Analysis & Synthesis report for DE0_Nano_SoC
Wed Apr 10 18:15:12 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 10. State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 22. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 23. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 24. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 25. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 26. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 27. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 30. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 31. Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 32. Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 34. Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 36. Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002
 37. Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003
 38. Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004
 39. Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0
 46. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 47. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 48. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 49. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 50. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 51. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 52. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 78. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 79. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 80. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 81. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 82. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 83. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 84. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 85. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 86. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 87. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 88. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 89. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 90. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 91. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 92. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 93. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 94. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|piezo_controller:piezo_controller_0
 95. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|rtc:realtime_clock_controll_0
 96. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator
 97. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator
 98. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator
 99. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator
100. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator
101. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
102. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
103. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent
104. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo
107. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent
108. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo
111. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent
112. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo
115. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent
116. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo
119. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent
120. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo
123. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_005|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
131. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
132. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter
133. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
134. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
135. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
136. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
137. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
138. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
139. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
140. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
141. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
142. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
143. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
144. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
145. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
146. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
147. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
148. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
149. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter
150. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
151. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
152. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
153. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
154. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
155. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
156. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
157. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
158. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
159. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
160. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
161. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
162. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
163. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
164. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
165. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
166. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter
167. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
168. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
169. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
170. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
171. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
172. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
173. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
174. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
175. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
176. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
177. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
178. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
179. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
180. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
181. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
182. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
183. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter
184. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
185. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
186. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
187. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
188. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
189. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
190. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
191. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
192. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
193. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
194. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
195. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
196. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
197. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
198. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
199. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
200. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter
201. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
202. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
203. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
204. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
205. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
206. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
207. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
208. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
209. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
210. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
211. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
212. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
213. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
214. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
215. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
216. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
217. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
224. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
225. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
230. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
231. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter
232. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
233. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter
234. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
235. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
236. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
237. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
238. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
239. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
240. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller
241. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
242. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
243. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_001
244. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
245. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
246. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_002
247. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
248. Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
249. Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller_002"
250. Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
251. Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller_001"
252. Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
253. Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller"
254. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_irq_mapper_001:irq_mapper_001"
255. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_irq_mapper:irq_mapper"
256. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
257. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter"
258. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
259. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter"
260. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
261. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
262. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
263. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
264. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
265. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
266. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
267. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
268. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
269. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
270. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
271. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
272. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
273. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode"
274. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
275. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
276. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo"
277. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo"
278. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent"
279. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo"
280. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo"
281. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent"
282. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo"
283. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo"
284. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent"
285. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo"
286. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo"
287. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent"
288. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo"
289. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo"
290. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent"
291. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
292. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
293. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator"
294. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator"
295. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator"
296. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator"
297. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator"
298. Port Connectivity Checks: "soc_system:soc_system_inst|rtc:realtime_clock_controll_0|clock_divider:cd1"
299. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst"
300. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst"
301. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst"
302. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst"
303. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst"
304. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst"
305. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst"
306. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst"
307. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst"
308. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst"
309. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst"
310. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst"
311. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst"
312. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst"
313. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst"
314. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst"
315. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst"
316. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst"
317. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst"
318. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst"
319. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst"
320. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst"
321. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst"
322. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst"
323. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst"
324. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst"
325. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst"
326. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst"
327. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst"
328. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst"
329. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst"
330. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst"
331. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst"
332. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst"
333. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst"
334. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst"
335. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst"
336. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst"
337. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst"
338. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst"
339. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst"
340. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst"
341. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst"
342. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst"
343. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst"
344. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst"
345. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst"
346. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst"
347. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst"
348. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst"
349. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst"
350. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst"
351. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst"
352. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst"
353. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst"
354. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst"
355. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst"
356. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst"
357. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst"
358. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst"
359. Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst"
360. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
361. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
362. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
363. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
364. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
365. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
366. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
367. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
368. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
369. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
370. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
371. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
372. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
373. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
374. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
375. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
376. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
377. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
378. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
379. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
380. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
381. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
382. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
383. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
384. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
385. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
386. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
387. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
388. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
389. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
390. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
391. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
392. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
393. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
394. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
395. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
396. Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
397. Port Connectivity Checks: "soc_system:soc_system_inst"
398. Post-Synthesis Netlist Statistics for Top Partition
399. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
400. Elapsed Time Per Partition
401. Analysis & Synthesis Messages
402. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 10 18:15:12 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; DE0_Nano_SoC                                ;
; Top-level Entity Name           ; DE0_Nano_SoC_top_level                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6449                                        ;
; Total pins                      ; 192                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6           ;                    ;
; Top-level entity name                                                           ; DE0_Nano_SoC_top_level ; DE0_Nano_SoC       ;
; Family name                                                                     ; Cyclone V              ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                    ;                    ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.82        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.2%      ;
;     Processor 3            ;  26.9%      ;
;     Processor 4            ;  26.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                     ; Library    ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; soc_system/synthesis/soc_system.v                                                                     ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v                                                                     ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_controller.v                                             ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                           ; soc_system ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                          ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                              ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                        ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_004.v                  ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                             ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; soc_system ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv                            ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                            ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/realtime_clock_controll.v                                             ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v                                             ; soc_system ;
; soc_system/synthesis/submodules/ptp_via_US.v                                                          ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v                                                          ; soc_system ;
; soc_system/synthesis/submodules/piezo_controller.vhd                                                  ; yes             ; User VHDL File               ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd                                                  ; soc_system ;
; soc_system/synthesis/submodules/piezo.vhd                                                             ; yes             ; User VHDL File               ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo.vhd                                                             ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                    ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0.v                                                    ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                             ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                             ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram.v                                                           ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v                                                           ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; soc_system ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                      ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                      ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                       ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                       ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                     ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; yes             ; User SystemVerilog HDL File  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; soc_system ;
; soc_system/synthesis/submodules/soc_system_fpga_led.v                                                 ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_fpga_led.v                                                 ; soc_system ;
; soc_system/synthesis/submodules/soc_system_fpga_key.v                                                 ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_fpga_key.v                                                 ; soc_system ;
; soc_system/synthesis/submodules/clock_divider.v                                                       ; yes             ; User Verilog HDL File        ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/clock_divider.v                                                       ; soc_system ;
; DE0_Nano_SoC_top_level.vhd                                                                            ; yes             ; Auto-Found VHDL File         ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd                                                                            ;            ;
; altddio_out.tdf                                                                                       ; yes             ; Megafunction                 ; /home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                       ;            ;
; aglobal180.inc                                                                                        ; yes             ; Megafunction                 ; /home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                                        ;            ;
; stratix_ddio.inc                                                                                      ; yes             ; Megafunction                 ; /home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                      ;            ;
; cyclone_ddio.inc                                                                                      ; yes             ; Megafunction                 ; /home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                      ;            ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                 ; /home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                           ;            ;
; stratix_lcell.inc                                                                                     ; yes             ; Megafunction                 ; /home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                     ;            ;
; db/ddio_out_uqe.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/db/ddio_out_uqe.tdf                                                                                   ;            ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6220                                                                                                                                                     ;
;                                             ;                                                                                                                                                          ;
; Combinational ALUT usage for logic          ; 10282                                                                                                                                                    ;
;     -- 7 input functions                    ; 23                                                                                                                                                       ;
;     -- 6 input functions                    ; 1873                                                                                                                                                     ;
;     -- 5 input functions                    ; 1330                                                                                                                                                     ;
;     -- 4 input functions                    ; 2936                                                                                                                                                     ;
;     -- <=3 input functions                  ; 4120                                                                                                                                                     ;
;                                             ;                                                                                                                                                          ;
; Dedicated logic registers                   ; 6263                                                                                                                                                     ;
;                                             ;                                                                                                                                                          ;
; I/O pins                                    ; 192                                                                                                                                                      ;
; I/O registers                               ; 186                                                                                                                                                      ;
;                                             ;                                                                                                                                                          ;
; Total DSP Blocks                            ; 0                                                                                                                                                        ;
;                                             ;                                                                                                                                                          ;
; Total DLLs                                  ; 1                                                                                                                                                        ;
; Maximum fan-out node                        ; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; Maximum fan-out                             ; 7557                                                                                                                                                     ;
; Total fan-out                               ; 66018                                                                                                                                                    ;
; Average fan-out                             ; 3.74                                                                                                                                                     ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE0_Nano_SoC_top_level                                                                       ; 10282 (34)          ; 6263 (22)                 ; 0                 ; 0          ; 192  ; 0            ; |DE0_Nano_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                 ; DE0_Nano_SoC_top_level                            ; work         ;
;    |soc_system:soc_system_inst|                                                               ; 10248 (0)           ; 6241 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |piezo_controller:piezo_controller_0|                                                   ; 8531 (3956)         ; 5043 (3030)               ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0                                                                                                                                                                                                                                                                                                  ; piezo_controller                                  ; soc_system   ;
;          |piezo:\piezo_gen:0:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:10:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:11:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:12:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:13:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:14:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:15:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:16:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:17:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:18:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:19:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:1:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:20:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:21:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:22:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:23:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:24:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:25:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:26:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:27:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:28:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:29:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:2:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:30:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:31:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:32:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:33:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:34:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:35:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:36:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:37:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:38:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:39:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:3:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:40:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:41:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:42:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:43:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:44:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:45:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:46:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:47:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:48:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:49:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:4:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:50:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:51:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:52:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:53:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:54:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:55:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:56:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:57:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:58:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:59:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:5:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:60:piezo_inst|                                                     ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:6:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:7:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:8:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:9:piezo_inst|                                                      ; 75 (75)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;       |rtc:realtime_clock_controll_0|                                                         ; 175 (124)           ; 166 (101)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0                                                                                                                                                                                                                                                                                                        ; rtc                                               ; soc_system   ;
;          |IO_time_ctl:tim1|                                                                   ; 51 (51)             ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1                                                                                                                                                                                                                                                                                       ; IO_time_ctl                                       ; soc_system   ;
;       |soc_system_fpga_key:fpga_key|                                                          ; 7 (7)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_fpga_key:fpga_key                                                                                                                                                                                                                                                                                                         ; soc_system_fpga_key                               ; soc_system   ;
;       |soc_system_fpga_led:fpga_led|                                                          ; 17 (17)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_fpga_led:fpga_led                                                                                                                                                                                                                                                                                                         ; soc_system_fpga_led                               ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 1516 (0)            ; 969 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|                                 ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|                                   ; 25 (25)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|                                 ; 13 (13)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|                                   ; 25 (25)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|                       ; 21 (21)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|                         ; 38 (38)             ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|                ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|                  ; 25 (25)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|      ; 38 (38)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|        ; 26 (26)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 128 (74)            ; 26 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 54 (54)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|                              ; 65 (0)              ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 65 (64)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                           ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|                              ; 69 (0)              ; 69 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 69 (68)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                           ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|                    ; 99 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 99 (99)             ; 91 (91)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;          |altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|             ; 41 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 41 (41)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;          |altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|   ; 135 (0)             ; 123 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 135 (134)           ; 123 (123)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:fpga_key_s1_agent|                                        ; 29 (11)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:fpga_led_s1_agent|                                        ; 29 (11)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:piezo_controller_0_s1_agent|                              ; 41 (9)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 32 (32)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|                       ; 20 (2)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|             ; 22 (5)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:fpga_key_s1_translator|                              ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:fpga_led_s1_translator|                              ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:piezo_controller_0_s1_translator|                    ; 6 (6)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator|             ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator|   ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|                ; 78 (78)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|                ; 44 (44)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                               ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 25 (21)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                   ; 40 (34)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                   ; 48 (42)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|                                   ; 56 (51)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 75 (70)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router_001|                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_0_router               ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                         ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_0_router               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                   ; 107 (107)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                           ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst                                                                                                                                                                                                            ; soc_system.qsys ;
; Altera ; altera_avalon_pio              ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_fpga_key:fpga_key                                                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_avalon_pio              ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_fpga_led:fpga_led                                                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_hps                     ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0                                                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_hps_io                  ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                      ; soc_system.qsys ;
; Altera ; altera_irq_mapper              ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_irq_mapper:irq_mapper                                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_irq_mapper              ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_irq_mapper_001:irq_mapper_001                                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_mm_interconnect         ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                            ; soc_system.qsys ;
; Altera ; error_adapter                  ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                        ; soc_system.qsys ;
; Altera ; error_adapter                  ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                        ; soc_system.qsys ;
; Altera ; error_adapter                  ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                        ; soc_system.qsys ;
; Altera ; error_adapter                  ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                    ; soc_system.qsys ;
; Altera ; error_adapter                  ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|soc_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent                                                                                                                 ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo                                                                                                          ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo                                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent                                                                                                                 ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo                                                                                                          ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo                                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent                                                                                                       ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo                                                                                                ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo                                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter                                                                                         ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter                                                                                         ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent                                                                                                ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo                                                                                         ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter                                                                                      ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator                                                                                      ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent                                                                                      ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo                                                                               ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo                                                                                 ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                              ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                          ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003                                                                                                          ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004                                                                                                          ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_005                                                                                                          ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006                                                                                                          ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                            ; soc_system.qsys ;
; Altera ; altera_reset_controller        ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller                                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_reset_controller        ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                 ; soc_system.qsys ;
; Altera ; altera_reset_controller        ; 18.0    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                 ; soc_system.qsys ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                         ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                         ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                         ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                         ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                         ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                         ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                          ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                          ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                          ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                    ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                    ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                    ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                                                ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                    ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                    ; Latch Enable Signal                                                           ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------+
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[0]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[1]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[2]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[3]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[4]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[5]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[6]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[7]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[8]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[9]  ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[10] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[11] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[12] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[13] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[14] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[15] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[16] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[17] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[18] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[19] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[20] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[21] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[22] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[23] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[24] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[25] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[26] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[27] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[28] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[29] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[31] ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30] ; yes                    ;
; Number of user-specified and inferred latches = 32                            ;                                                                               ;                        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40,68..70]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|av_readdata_pre[8..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|av_chipselect_pre                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_chipselect_pre                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator|av_readdata_pre[0..31]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[2..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[2..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..6]                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[56..67]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator|waitrequest_reset_override                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator|waitrequest_reset_override                                                                                           ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|waitrequest_reset_override                                                                                                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|waitrequest_reset_override                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|waitrequest_reset_override                                                                                                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator|waitrequest_reset_override                                                                                                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                           ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                           ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]                             ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                             ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                             ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]                             ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                            ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                      ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                      ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                      ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                      ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                        ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                     ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                     ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]           ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]           ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                       ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][2]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][1]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][30]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][5]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][28]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][4]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][3]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][0]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                      ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                        ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                        ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][60]                                                                                                                ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                        ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2]                                                                                                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[2]                                                                                                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                                                        ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                                                        ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][60]                                                                                                        ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][60]                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem[0][33]                                                                                                      ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][12]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][14]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][18]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][19]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][1]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][21]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][22]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][23]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][24]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][26]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][27]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][28]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][29]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][2]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][30]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][31]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][33]                                                                                                                ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][3]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][4]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][5]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][6]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][7]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][8]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][32]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][33]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][32]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][33]                                                                                                                                 ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                       ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|response_status_reg[1]                                                                                                    ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                    ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                               ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]   ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]   ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]   ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]   ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]   ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]           ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][63]                                                                                                        ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][64]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|write_delay_cnt[1]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]                             ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18..20] ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18..20]     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]                             ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]                            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0,1]              ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2..20]            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..6]          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..20]                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9..20]                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[20]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[19]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[18]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[17]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[16]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[15]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[14]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[13]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[12]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[11]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[10]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[9]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                              ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]             ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]           ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60,61]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..6]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                         ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][63]                                                                                                                  ; Merged with soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][64]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                             ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 809                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                            ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                         ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                         ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                         ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                               ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                               ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                               ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                               ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                               ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[67],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[66],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[65],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[64],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[63],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[62],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[61],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[60],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[59],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[58],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[57],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_last_field[56],                                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                               ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                               ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                               ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_response_status_field[1],                                                                                        ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|p0_reg_response_status_field[0],                                                                                        ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|mem[0][16],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                           ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                           ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                           ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                           ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                             ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                              ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                           ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                           ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                   ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]                           ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],  ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],      ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],      ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                         ;
;                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                         ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                         ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],                      ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                      ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[13]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[14]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[15]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[16]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[17]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[18]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[19]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[20]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],                      ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[12]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[11]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                   ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                       ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[10]                                                                                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                     ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                    ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                        ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|address_reg[9]                                                                                                          ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                            ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                            ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg           ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][64],                                                                                                               ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][64],                                                                                                               ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                                ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][64],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][64],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                 ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[10]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[10],                                                                                                                  ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],                 ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|av_readdata_pre[10]                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]           ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                 ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|av_readdata_pre[31]                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[30]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[30]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator|av_readdata_pre[0]                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|mem[0][0]                                                                                                               ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]            ; Lost Fanouts                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                  ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                  ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]          ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                    ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                    ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                     ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                                     ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                     ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                                     ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                           ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[20]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[20]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[11]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[11]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[12]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[12]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[13]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[13]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[14]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[14]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[15]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[15]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[16]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[16]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[17]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[17]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[18]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[18]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[19]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[19]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[9]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[9]                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[21]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[21]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[22]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[22]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[23]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[23]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[24]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[24]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[25]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[25]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[26]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[26]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[27]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[27]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[28]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[28]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                            ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[29]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[29]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                        ; Stuck at VCC                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                    ; Stuck at VCC                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                    ; Stuck at VCC                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                    ; Stuck at VCC                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                    ; Stuck at VCC                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]           ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[31]                                                                                                                                                                                                ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[31]                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                            ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[2]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[2]                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[3]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[3]                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[4]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[4]                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[5]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[5]                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[6]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[6]                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[7]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[7]                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|readdata[8]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|av_readdata_pre[8]                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6263  ;
; Number of registers using Synchronous Clear  ; 2211  ;
; Number of registers using Synchronous Load   ; 61    ;
; Number of registers using Asynchronous Clear ; 6097  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3719  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                           ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator|waitrequest_reset_override        ; 13      ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|avalon_slave_waitFlag                                                                                              ; 10      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                              ; 74      ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ; 7557    ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ; 46      ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; 484     ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator|waitrequest_reset_override ; 2       ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                     ; 1       ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                     ; 1       ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; 1       ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                     ; 1       ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                     ; 1       ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; 1       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|waitflag_status                                                                                                    ; 1       ;
; Total number of inverted registers = 19                                                                                                                                     ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator|wait_latency_counter[1]                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|out_data[45]                                                                                                                 ;
; 256:1              ; 16 bits   ; 2720 LEs      ; 1536 LEs             ; 1184 LEs               ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|AVS_ReadData                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[1]                                                                                                                                                                                                  ;
; 4:1                ; 976 bits  ; 1952 LEs      ; 976 LEs              ; 976 LEs                ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][12]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|wait_latency_counter[1]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator|wait_latency_counter[1]                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[1]                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|src_data[89]                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|out_data[18]                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|ShiftRight0                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector8                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr[15]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_fpga_led:fpga_led|data_out[2]                                                                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|src_channel[0]                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|mem                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr1[7]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr1[15]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[13]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst|ctr1[6]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr1[14]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr0[11]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[1]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr0[2]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst|ctr0[6]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr0[1]                                                                                                                                                                       ;
; 257:1              ; 15 bits   ; 2565 LEs      ; 30 LEs               ; 2535 LEs               ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|AVS_ReadData[11]                                                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr1[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[15]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr1[11]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[12]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr0[4]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr0[9]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr1[15]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[11]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[12]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr0[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[4]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr0[9]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr1[15]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[11]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr1[12]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr0[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[4]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr0[9]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[15]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr1[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr1[11]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[12]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst|ctr0[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[4]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[9]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[15]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[11]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr1[12]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr0[4]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr0[9]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr1[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr1[15]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[11]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst|ctr1[12]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr0[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[4]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[9]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr1[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst|ctr1[13]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr1[15]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr1[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[11]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[12]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[10]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr0[1]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst|ctr0[4]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[9]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[1]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[13]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[13]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr1[15]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr1[10]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[11]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[12]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr0[10]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr0[1]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr0[4]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr0[2]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr0[2]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr0[9]                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[2]                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|ret_val[0]                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|dealy_cnt[16]                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0|returnvalue[15]                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                ;
+---------------------------------------+-----------------------+------+-------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                 ;
; IP_TOOL_VERSION                       ; 18.0                  ; -    ; -                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                 ;
+---------------------------------------+-----------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                   ;
+---------------------------------------+----------------------------------+------+------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                    ;
; IP_TOOL_VERSION                       ; 18.0                             ; -    ; -                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                    ;
+---------------------------------------+----------------------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                   ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                    ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                 ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                  ;
; IP_TOOL_VERSION                       ; 18.0              ; -    ; -                                                                                                                                  ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                  ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                  ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                  ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                 ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                  ;
; IP_TOOL_VERSION                       ; 18.0              ; -    ; -                                                                                                                                  ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                  ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                  ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                  ;
+---------------------------------------+-------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                                        ;
; S2F_Width      ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                  ;
+----------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                        ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                ;
+----------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                               ;
+--------------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                             ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                             ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                     ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                     ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                     ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                     ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                     ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                     ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                     ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                     ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                     ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                     ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                     ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                     ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                     ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                     ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                     ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                     ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                     ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                     ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                                     ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                                     ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                     ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                     ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                     ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                             ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                             ;
; TB_RATE                              ; FULL             ; String                                                                                                                                             ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                             ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                             ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                             ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                             ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                             ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                             ;
+--------------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                         ;
+---------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                       ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                       ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                               ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                               ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                               ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                               ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                               ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                               ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                               ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                               ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                               ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                               ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                               ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                               ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                               ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                               ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                               ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                               ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                               ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                               ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                       ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                       ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                       ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                       ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                       ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                       ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                               ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                       ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                               ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                       ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                       ;
+---------------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                       ;
+---------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                     ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                             ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                             ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                             ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                     ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                     ;
+---------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                    ;
+-----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                  ;
+-----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                       ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                           ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                 ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                       ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                           ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                 ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                       ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                           ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                 ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                       ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                           ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                 ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                 ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                       ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                       ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                       ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                       ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                       ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                       ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                       ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                       ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                       ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                       ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                       ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                       ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                       ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                       ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                       ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                       ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                       ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                       ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                       ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                       ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                       ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                       ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                       ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                       ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                       ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                       ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                       ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                       ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                       ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                       ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                               ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                               ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                               ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                               ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                               ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                               ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                               ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                               ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                               ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                               ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                               ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                               ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                               ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                               ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                               ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                               ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                               ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                               ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                               ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                               ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                               ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                               ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                               ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                               ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                               ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                               ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                               ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                               ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                               ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                               ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                               ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                               ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                               ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                               ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                               ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                               ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                               ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                               ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                               ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                               ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                               ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                               ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                               ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                                                               ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                               ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                               ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                               ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                               ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                               ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                               ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                               ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                               ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                               ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                               ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                               ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                               ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                               ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                               ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                               ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                               ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                               ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                               ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                               ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                               ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                               ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                               ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                               ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                               ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                               ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                               ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                               ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                               ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                               ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                               ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                               ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                               ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                               ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                               ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                               ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                               ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                               ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                               ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                               ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                               ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                               ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                               ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                               ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                               ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                               ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                               ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                               ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                               ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                               ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                               ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                               ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                               ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                               ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                               ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                       ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                       ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                       ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                                       ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                       ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                       ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                      ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                      ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                      ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                      ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                      ;
+-----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                       ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                             ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                 ;
+----------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                       ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                               ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                       ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                               ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                       ;
+----------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|piezo_controller:piezo_controller_0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; piezo_count    ; 61    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|rtc:realtime_clock_controll_0 ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; CLOCK_SPEED_HZ ; 50000000 ; Signed Integer                                                            ;
; RTC_RESOLUTION ; 100      ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                               ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                               ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                               ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                               ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                               ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                               ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                               ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                               ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                               ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                               ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 103   ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                               ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                               ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_H               ; 110   ; Signed Integer                                                                                                                               ;
; PKT_CACHE_L               ; 107   ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                               ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                             ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                             ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                             ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                             ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 106   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 104   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 117   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 43    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 40    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 68    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_005|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                      ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                      ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 46    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 46    ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 38    ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 39    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 45    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 58    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 59    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 61    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 93    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 94    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 44    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 62    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 63    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 95    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 97    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 41    ; Signed Integer                                                                                                                                     ;
; IN_ST_DATA_W                  ; 98    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 111   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 112   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 113   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 115   ; Signed Integer                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 116   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 76    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 77    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 79    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 111   ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 112   ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 80    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 81    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 113   ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 115   ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 59    ; Signed Integer                                                                                                                                     ;
; IN_ST_DATA_W                  ; 116   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 44    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 98    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                     ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                                 ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_irq_mapper_001:irq_mapper_001" ;
+-------+-------+----------+----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                              ;
+-------+-------+----------+----------------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                               ;
; reset ; Input ; Info     ; Explicitly unconnected                                               ;
+-------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_irq_mapper:irq_mapper" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                       ;
; reset ; Input ; Info     ; Explicitly unconnected                                       ;
+-------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[31..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                       ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                         ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                      ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                         ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                   ;
; out_data[21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                      ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                      ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|rtc:realtime_clock_controll_0|clock_divider:cd1"            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst" ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                           ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                      ;
+--------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                          ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+
; piezo_duration[15] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                             ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                             ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                             ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                             ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                             ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                             ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                   ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                     ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                     ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                     ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                ;
+-----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                            ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                           ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                           ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                           ;
+-----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                     ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
+---------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system_inst"                                                                                        ;
+-------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; fpga_led_output_export[6..3]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_h2f_loan_io_in[66..55]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_h2f_loan_io_in[53..0]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_h2f_loan_io_out[40]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; hps_h2f_loan_io_oe[65..64]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; hps_h2f_loan_io_oe[52..51]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; hps_h2f_loan_io_oe[54]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; hps_h2f_loan_io_oe[40]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_divider_0_conduit_end_out_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition          ;
+------------------------------------------------------+-------+
; Type                                                 ; Count ;
+------------------------------------------------------+-------+
; arriav_ff                                            ; 6227  ;
;     CLR                                              ; 328   ;
;     CLR SCLR                                         ; 2081  ;
;     CLR SCLR SLD                                     ; 33    ;
;     ENA                                              ; 32    ;
;     ENA CLR                                          ; 3595  ;
;     ENA CLR SCLR                                     ; 32    ;
;     ENA CLR SLD                                      ; 28    ;
;     ENA SCLR                                         ; 32    ;
;     SCLR                                             ; 33    ;
;     plain                                            ; 33    ;
; arriav_hps_interface_boot_from_fpga                  ; 1     ;
; arriav_hps_interface_clocks_resets                   ; 1     ;
; arriav_hps_interface_dbg_apb                         ; 1     ;
; arriav_hps_interface_fpga2hps                        ; 1     ;
; arriav_hps_interface_fpga2sdram                      ; 1     ;
; arriav_hps_interface_hps2fpga                        ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight           ; 1     ;
; arriav_hps_interface_interrupts                      ; 1     ;
; arriav_hps_interface_loan_io                         ; 1     ;
; arriav_hps_interface_tpiu_trace                      ; 1     ;
; arriav_lcell_comb                                    ; 10281 ;
;     arith                                            ; 2172  ;
;         1 data inputs                                ; 2116  ;
;         2 data inputs                                ; 19    ;
;         3 data inputs                                ; 13    ;
;         4 data inputs                                ; 13    ;
;         5 data inputs                                ; 11    ;
;     extend                                           ; 23    ;
;         7 data inputs                                ; 23    ;
;     normal                                           ; 8072  ;
;         0 data inputs                                ; 1     ;
;         1 data inputs                                ; 16    ;
;         2 data inputs                                ; 515   ;
;         3 data inputs                                ; 1426  ;
;         4 data inputs                                ; 2922  ;
;         5 data inputs                                ; 1319  ;
;         6 data inputs                                ; 1873  ;
;     shared                                           ; 14    ;
;         1 data inputs                                ; 12    ;
;         2 data inputs                                ; 1     ;
;         4 data inputs                                ; 1     ;
; blackbox                                             ; 1     ;
;                 oc_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                        ; 192   ;
;                                                      ;       ;
; Max LUT depth                                        ; 6.00  ;
; Average LUT depth                                    ; 3.62  ;
+------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_oe                     ; 4                                                ;
; arriav_ddio_out                    ; 252                                              ;
; arriav_delay_chain                 ; 124                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_peripheral_emac         ; 1                                                ;
; arriav_hps_peripheral_gpio         ; 1                                                ;
; arriav_hps_peripheral_i2c          ; 1                                                ;
; arriav_hps_peripheral_sdmmc        ; 1                                                ;
; arriav_hps_peripheral_uart         ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 72                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 319                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; Top                                   ; 00:00:18     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:00     ;
+---------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 10 18:11:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano_SoC -c DE0_Nano_SoC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_004 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_006 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/realtime_clock_controll.v
    Info (12023): Found entity 1: rtc File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 1
    Info (12023): Found entity 2: IO_time_ctl File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 132
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/ptp_via_US.v
    Info (12023): Found entity 1: ptp_sync File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/piezo_controller.vhd
    Info (12022): Found design unit 1: piezo_controller-rtl File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 44
    Info (12023): Found entity 1: piezo_controller File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/piezo.vhd
    Info (12022): Found design unit 1: piezo-rtl File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo.vhd Line: 31
    Info (12023): Found entity 1: piezo File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_led.v
    Info (12023): Found entity 1: soc_system_fpga_led File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_fpga_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_key.v
    Info (12023): Found entity 1: soc_system_fpga_key File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_fpga_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/clock_divider.v
    Info (12023): Found entity 1: clock_divider File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/clock_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/clock_divider.v
    Info (12023): Found entity 1: clock_divider File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/clock_divider.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/realtime_clock_controll.v
    Info (12023): Found entity 1: rtc File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/realtime_clock_controll.v Line: 1
    Info (12023): Found entity 2: IO_time_ctl File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/realtime_clock_controll.v Line: 132
Info (12021): Found 1 design units, including 1 entities, in source file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ptp_via_US.v
    Info (12023): Found entity 1: ptp_sync File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ptp_via_US.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (12125): Using design file DE0_Nano_SoC_top_level.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DE0_Nano_SoC_top_level-rtl File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 87
    Info (12023): Found entity 1: DE0_Nano_SoC_top_level File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 15
Info (12127): Elaborating entity "DE0_Nano_SoC_top_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE0_Nano_SoC_top_level.vhd(181): object "clk_div" assigned a value but never read File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 181
Critical Warning (10920): VHDL Incomplete Partial Association warning at DE0_Nano_SoC_top_level.vhd(188): port or argument "hps_h2f_loan_io_in" has 66/67 unassociated elements File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 188
Critical Warning (10920): VHDL Incomplete Partial Association warning at DE0_Nano_SoC_top_level.vhd(188): port or argument "hps_h2f_loan_io_out" has 62/67 unassociated elements File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 188
Critical Warning (10920): VHDL Incomplete Partial Association warning at DE0_Nano_SoC_top_level.vhd(188): port or argument "hps_h2f_loan_io_oe" has 61/67 unassociated elements File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 188
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:soc_system_inst" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 188
Info (12128): Elaborating entity "clock_divider" for hierarchy "soc_system:soc_system_inst|clock_divider:clock_divider_0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 163
Info (12128): Elaborating entity "soc_system_fpga_key" for hierarchy "soc_system:soc_system_inst|soc_system_fpga_key:fpga_key" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 175
Info (12128): Elaborating entity "soc_system_fpga_led" for hierarchy "soc_system:soc_system_inst|soc_system_fpga_led:fpga_led" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 186
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 297
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 209
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 283
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 155
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 414
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "piezo_controller" for hierarchy "soc_system:soc_system_inst|piezo_controller:piezo_controller_0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 313
Warning (10492): VHDL Process Statement warning at piezo_controller.vhd(241): signal "phase_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 241
Info (12128): Elaborating entity "piezo" for hierarchy "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 85
Info (12128): Elaborating entity "ptp_sync" for hierarchy "soc_system:soc_system_inst|ptp_sync:ptp_simple_us_0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 326
Warning (10034): Output port "avalon_slave_readdata" at ptp_via_US.v(10) has no driver File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v Line: 10
Warning (10034): Output port "avalon_slave_waitrequest" at ptp_via_US.v(11) has no driver File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v Line: 11
Warning (10034): Output port "piezo_interface_out" at ptp_via_US.v(14) has no driver File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v Line: 14
Warning (12158): Entity "ptp_sync" contains only dangling pins File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 326
Info (12128): Elaborating entity "rtc" for hierarchy "soc_system:soc_system_inst|rtc:realtime_clock_controll_0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 343
Warning (10240): Verilog HDL Always Construct warning at realtime_clock_controll.v(111): inferring latch(es) for variable "rtc_trigger_data", which holds its previous value in one or more paths through the always construct File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[0]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[1]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[2]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[3]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[4]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[5]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[6]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[7]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[8]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[9]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[10]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[11]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[12]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[13]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[14]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[15]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[16]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[17]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[18]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[19]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[20]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[21]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[22]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[23]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[24]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[25]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[26]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[27]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[28]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[29]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[30]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (10041): Inferred latch for "rtc_trigger_data[31]" at realtime_clock_controll.v(111) File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 111
Info (12128): Elaborating entity "IO_time_ctl" for hierarchy "soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v Line: 50
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 413
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 602
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 730
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 794
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 858
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 986
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1070
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1111
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1152
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1734
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1775
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1816
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1832
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1864
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1928
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006_default_decode" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1978
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2078
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2278
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2319
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2383
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2498
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2631
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2738
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2804
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2833
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2949
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|soc_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:soc_system_inst|soc_system_irq_mapper:irq_mapper" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 420
Info (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "soc_system:soc_system_inst|soc_system_irq_mapper_001:irq_mapper_001" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 426
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:soc_system_inst|altera_reset_controller:rst_controller" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 489
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:soc_system_inst|altera_reset_controller:rst_controller_001" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v Line: 552
Warning (12241): 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][15]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][15]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][14]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][14]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][13]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][13]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][12]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][12]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][11]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][11]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][10]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][10]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][9]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][9]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][8]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][8]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][7]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][7]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][6]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][6]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][5]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][5]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][4]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][4]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][3]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][3]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][2]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][2]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][1]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][1]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
    Warning (13310): Register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][0]" is converted into an equivalent circuit using register "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][0]~synth" and latch "soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd Line: 239
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 29
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 39
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 39
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 39
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 39
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 40
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 40
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 40
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 40
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 49
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 55
    Warning (13010): Node "HPS_I2C0_SCLK~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 56
    Warning (13010): Node "HPS_I2C0_SDAT~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 57
    Warning (13010): Node "HPS_KEY_N~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 58
    Warning (13010): Node "HPS_LED~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 59
    Warning (13010): Node "HPS_SD_CMD~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 61
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 62
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 62
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 62
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 62
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 66
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 66
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 66
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 66
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 66
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 66
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 66
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 66
    Warning (13010): Node "HPS_LTC_GPIO[0]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 80
    Warning (13010): Node "HPS_LTC_GPIO[1]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 80
    Warning (13010): Node "HPS_LTC_GPIO[2]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 80
    Warning (13010): Node "HPS_LTC_GPIO[3]~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 80
    Warning (13010): Node "HPS_LTC_GPIO_ENABLE_N~synth" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 81
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 265 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/output_files/DE0_Nano_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RTC_TRIGGER2" File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 77
Info (21057): Implemented 13773 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 110 output pins
    Info (21060): Implemented 66 bidirectional pins
    Info (21061): Implemented 12932 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1083 warnings
    Info: Peak virtual memory: 1389 megabytes
    Info: Processing ended: Wed Apr 10 18:15:12 2019
    Info: Elapsed time: 00:03:34
    Info: Total CPU time (on all processors): 00:04:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/output_files/DE0_Nano_SoC.map.smsg.


