Luca Benini , Giovanni de Micheli , Enrico Macii , Donatella Sciuto , Cristina Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, Proceedings of the 7th Great Lakes Symposium on VLSI, p.77, March 13-15, 1997
L. Benini , A. Macii , E. Macii , M. Poncino , R. Scarsi, Synthesis of low-overhead interfaces for power-efficient communication over wide buses, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.128-133, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309898]
Cadence Corporation. http://www.cadence.com.
Naehyuck Chang , Kwanho Kim , Jinsung Cho, Bus encoding for low-power high-performance memory systems, Proceedings of the 37th Annual Design Automation Conference, p.800-805, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337778]
Wei-Chung Cheng , Massoud Pedram, Power-optimal encoding for DRAM address bus (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.250-252, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344616]
Komatsu, S., Ikeda, M., and Asada, K. 2000. Bus data encoding with adaptive code-book method for low power IP based design. In Proceedings of the International Workshop on IP based design and Synthesis.
Kretzschmar, C., Siegmund, R., and Mueller, D. 2001. Auto-optimizing bus encoding for reduced power dissipation in dynamically reconfigurable hardware. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms.
Kentron Technologies. Quad band memory (QBM): matching the fastest systems processors by doubling DDR memory bandwidth. http://www.kentrontech.com/PDF_Files/Presentations/.
Sumant Ramprasad , Naresh R. Shanbhag , Ibrahim N. Hajj, A coding framework for low-power address and data busses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.212-221, June 1999[doi>10.1109/92.766748]
The Mosis Service. http://www.mosis.com.
Enric Musoll , TomÃ¡s Lang , Jordi Cortadella, Exploiting the locality of memory references to reduce the address bus energy, Proceedings of the 1997 international symposium on Low power electronics and design, p.202-207, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263334]
M. R. Stan , W. P. Burleson, Coding a terminated bus for low power, Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95), p.70, March 16-18, 1995
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
Su, C.-L., Tsui, C.-Y., and Despain, A. M. 1994. Saving power in the control path of embedded processors. In Proceedings of the Design and Test of Computers. IEEE, Computer Society Press, Los Alamitos, Calif., 24--30.
Jun Yang , Rajiv Gupta, Frequent value locality and its applications, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.79-105, November 2002[doi>10.1145/581888.581894]
Youtao Zhang , Jun Yang , Rajiv Gupta, Frequent value locality and value-centric data cache design, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.150-159, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379235]
