$date
	Sun Oct 23 07:01:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#16768
b10 !
1"
#16770
b10 &
b10 %
1$
#16771
0"
#16774
b1 &
1#
b1 %
#16778
b0 &
b0 %
0#
0$
#1016291
b10000 !
1"
#1016294
b10000 &
b10000 %
1$
#1016295
0"
#1016298
b1000 &
b1000 %
#1016302
b100 &
b100 %
#1016306
b10 &
b10 %
#1016310
b1 &
1#
b1 %
#1016314
b0 &
b0 %
0#
0$
#2042409
b1010 !
1"
#2042410
b1010 &
b1010 %
1$
#2042411
0"
#2042414
b101 &
b101 %
#2042418
b10000 &
b10000 %
#2042422
b1000 &
b1000 %
#2042426
b100 &
b100 %
#2042430
b10 &
b10 %
#2042434
b1 &
b1 %
1#
#2042438
b0 &
0#
b0 %
0$
#4500012
