<stg><name>fir</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="10" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %acc = mul i32 %x_read, i32 11

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %acc = mul i32 %x_read, i32 11

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %acc = mul i32 %x_read, i32 11

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln14 = br void

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="21" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln14, void %.split, i4 15, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %acc_1 = phi i32 %acc_2, void %.split, i32 %acc, void

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln14 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln14 = icmp_eq  i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln14 = br i1 %icmp_ln14, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:0 %add_ln14 = add i4 %i, i4 15

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
.split:2 %zext_ln16 = zext i4 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %shift_reg_load = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="fir_int_int_c_addr"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.split:8 %fir_int_int_c_load = load i4 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %write_ln19 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_1

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
:1 %ret_ln20 = ret

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %shift_reg_load = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split:6 %store_ln16 = store i32 %shift_reg_load, i4 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.split:8 %fir_int_int_c_load = load i4 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul_ln17 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul_ln17 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="41" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %mul_ln17 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %acc_2 = add i32 %mul_ln17, i32 %acc_1

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="57" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="58" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="fir_int_int_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="x" to="x_read" fromId="57" toId="11">
</dataflow>
<dataflow id="63" from="x_read" to="acc" fromId="11" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_64" to="acc" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="x_read" to="acc" fromId="11" toId="13">
</dataflow>
<dataflow id="67" from="StgValue_64" to="acc" fromId="64" toId="13">
</dataflow>
<dataflow id="68" from="x_read" to="acc" fromId="11" toId="14">
</dataflow>
<dataflow id="69" from="StgValue_64" to="acc" fromId="64" toId="14">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="73" from="empty_1" to="spectopmodule_ln0" fromId="72" toId="15">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="76" from="y" to="specbitsmap_ln0" fromId="56" toId="16">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="77" toId="17">
</dataflow>
<dataflow id="79" from="y" to="specinterface_ln0" fromId="56" toId="17">
</dataflow>
<dataflow id="81" from="empty" to="specinterface_ln0" fromId="80" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="84" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="99" from="x" to="specbitsmap_ln0" fromId="57" toId="18">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="77" toId="19">
</dataflow>
<dataflow id="101" from="x" to="specinterface_ln0" fromId="57" toId="19">
</dataflow>
<dataflow id="102" from="empty" to="specinterface_ln0" fromId="80" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="19">
</dataflow>
<dataflow id="104" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="19">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="106" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="19">
</dataflow>
<dataflow id="107" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="19">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="19">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="117" from="add_ln14" to="i" fromId="27" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln0" to="i" fromId="44" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="120" from="StgValue_119" to="i" fromId="119" toId="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln14" to="i" fromId="20" toId="21">
</dataflow>
<dataflow id="122" from="acc_2" to="acc_1" fromId="43" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="br_ln0" to="acc_1" fromId="44" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="124" from="acc" to="acc_1" fromId="14" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln14" to="acc_1" fromId="20" toId="22">
</dataflow>
<dataflow id="126" from="i" to="zext_ln14" fromId="21" toId="23">
</dataflow>
<dataflow id="127" from="i" to="icmp_ln14" fromId="21" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_128" to="icmp_ln14" fromId="128" toId="24">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="130" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_132" to="empty" fromId="132" toId="25">
</dataflow>
<dataflow id="134" from="StgValue_132" to="empty" fromId="132" toId="25">
</dataflow>
<dataflow id="135" from="StgValue_132" to="empty" fromId="132" toId="25">
</dataflow>
<dataflow id="136" from="icmp_ln14" to="br_ln14" fromId="24" toId="26">
</dataflow>
<dataflow id="137" from="i" to="add_ln14" fromId="21" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_119" to="add_ln14" fromId="119" toId="27">
</dataflow>
<dataflow id="139" from="add_ln14" to="zext_ln16" fromId="27" toId="28">
</dataflow>
<dataflow id="140" from="shift_reg" to="shift_reg_addr" fromId="58" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_141" to="shift_reg_addr" fromId="141" toId="29">
</dataflow>
<dataflow id="143" from="zext_ln16" to="shift_reg_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="144" from="shift_reg_addr" to="shift_reg_load" fromId="29" toId="30">
</dataflow>
<dataflow id="145" from="fir_int_int_c" to="fir_int_int_c_addr" fromId="59" toId="31">
</dataflow>
<dataflow id="146" from="StgValue_141" to="fir_int_int_c_addr" fromId="141" toId="31">
</dataflow>
<dataflow id="147" from="zext_ln14" to="fir_int_int_c_addr" fromId="23" toId="31">
</dataflow>
<dataflow id="148" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="31" toId="32">
</dataflow>
<dataflow id="150" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln19" fromId="149" toId="33">
</dataflow>
<dataflow id="151" from="y" to="write_ln19" fromId="56" toId="33">
</dataflow>
<dataflow id="152" from="acc_1" to="write_ln19" fromId="22" toId="33">
</dataflow>
<dataflow id="153" from="shift_reg_addr" to="shift_reg_load" fromId="29" toId="35">
</dataflow>
<dataflow id="154" from="shift_reg" to="shift_reg_addr_1" fromId="58" toId="36">
</dataflow>
<dataflow id="155" from="StgValue_141" to="shift_reg_addr_1" fromId="141" toId="36">
</dataflow>
<dataflow id="156" from="zext_ln14" to="shift_reg_addr_1" fromId="23" toId="36">
</dataflow>
<dataflow id="157" from="shift_reg_load" to="store_ln16" fromId="35" toId="37">
</dataflow>
<dataflow id="158" from="shift_reg_addr_1" to="store_ln16" fromId="36" toId="37">
</dataflow>
<dataflow id="159" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="31" toId="38">
</dataflow>
<dataflow id="160" from="fir_int_int_c_load" to="mul_ln17" fromId="38" toId="39">
</dataflow>
<dataflow id="161" from="shift_reg_load" to="mul_ln17" fromId="35" toId="39">
</dataflow>
<dataflow id="162" from="fir_int_int_c_load" to="mul_ln17" fromId="38" toId="40">
</dataflow>
<dataflow id="163" from="shift_reg_load" to="mul_ln17" fromId="35" toId="40">
</dataflow>
<dataflow id="164" from="fir_int_int_c_load" to="mul_ln17" fromId="38" toId="41">
</dataflow>
<dataflow id="165" from="shift_reg_load" to="mul_ln17" fromId="35" toId="41">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="166" toId="42">
</dataflow>
<dataflow id="169" from="empty_2" to="specloopname_ln9" fromId="168" toId="42">
</dataflow>
<dataflow id="170" from="mul_ln17" to="acc_2" fromId="41" toId="43">
</dataflow>
<dataflow id="171" from="acc_1" to="acc_2" fromId="22" toId="43">
</dataflow>
<dataflow id="172" from="icmp_ln14" to="StgValue_5" fromId="24" toId="5">
</dataflow>
</dataflows>


</stg>
