
# Efinity Interface Designer SDC
# Version: 2021.1
# Date: 2021-03-18

# Copyright (C) 2017 - 2019 Efinix Inc. All rights reserved.

# Device: T20F256
# Project: divider_signed
# Timing Model: C4 (final)

# PLL Constraints
#################
create_clock -period 20.00 clk

