.syntax unified
.type poly_u16_mul_64_comba_mve, %function
.global poly_u16_mul_64_comba_mve
poly_u16_mul_64_comba_mve:
push {r4-r11,lr}
vldrh.u16 Q0, [r1, #-14]
vddup.u32 Q2,r2,#4
vldrw.u32 Q1, [Q2, #12]
vmladavx.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #-12]
vmladavx.s16 r12, Q3, Q1
vldrh.u16 Q4, [r1, #-10]
vmladavx.s16 r10, Q4, Q1
vldrh.u16 Q5, [r1, #-8]
vmladavx.s16 r8, Q5, Q1
vldrh.u16 Q6, [r1, #-6]
vmladavx.s16 r6, Q6, Q1
vldrh.u16 Q7, [r1, #-4]
vmladavx.s16 r4, Q7, Q1
vldrh.u16 Q0, [r1, #-2]
strh r14, [r0,#+0]
vmladavx.s16 r14, Q0, Q1
vldrh.u16 Q1, [r1, #0]
vldrw.u32 Q3, [Q2, #12]
strh r12, [r0,#+2]
vmladavx.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #-14]
vldrw.u32 Q5, [Q2, #28]
strh r10, [r0,#+4]
vmladavx.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #2]
vmladavax.s16 r10, Q6, Q3
vldrh.u16 Q7, [r1, #-12]
strh r8, [r0,#+6]
vmladavx.s16 r8, Q7, Q5
vldrh.u16 Q0, [r1, #4]
vmladavax.s16 r8, Q0, Q3
vldrh.u16 Q1, [r1, #-10]
strh r6, [r0,#+8]
vmladavx.s16 r6, Q1, Q5
vldrh.u16 Q3, [r1, #6]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #-8]
vldrw.u32 Q6, [Q2, #28]
strh r4, [r0,#+10]
vmladavx.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #8]
vmladavax.s16 r4, Q7, Q4
vldrh.u16 Q0, [r1, #-6]
strh r14, [r0,#+12]
vmladavx.s16 r14, Q0, Q6
vldrh.u16 Q1, [r1, #10]
vmladavax.s16 r14, Q1, Q4
vldrh.u16 Q3, [r1, #-4]
strh r12, [r0,#+14]
vmladavx.s16 r12, Q3, Q6
vldrh.u16 Q4, [r1, #12]
vldrw.u32 Q5, [Q2, #12]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #-2]
vldrw.u32 Q7, [Q2, #28]
strh r10, [r0,#+16]
vmladavx.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #14]
vmladavax.s16 r10, Q0, Q5
vldrh.u16 Q1, [r1, #0]
strh r8, [r0,#+18]
vmladavx.s16 r8, Q1, Q7
vldrh.u16 Q3, [r1, #16]
vmladavax.s16 r8, Q3, Q5
vldrh.u16 Q4, [r1, #-14]
vldrw.u32 Q5, [Q2, #44]
strh r6, [r0,#+20]
vmladavx.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #2]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q7, [r1, #18]
vldrw.u32 Q0, [Q2, #12]
vmladavax.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #-12]
strh r4, [r0,#+22]
vmladavx.s16 r4, Q1, Q5
vldrh.u16 Q3, [r1, #4]
vldrw.u32 Q4, [Q2, #28]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #20]
vmladavax.s16 r4, Q5, Q0
vldrh.u16 Q6, [r1, #-10]
vldrw.u32 Q7, [Q2, #44]
strh r14, [r0,#+24]
vmladavx.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #6]
vmladavax.s16 r14, Q0, Q4
vldrh.u16 Q1, [r1, #22]
vldrw.u32 Q3, [Q2, #12]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #-8]
strh r12, [r0,#+26]
vmladavx.s16 r12, Q4, Q7
vldrh.u16 Q5, [r1, #8]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #24]
vmladavax.s16 r12, Q7, Q3
vldrh.u16 Q0, [r1, #-6]
vldrw.u32 Q1, [Q2, #44]
strh r10, [r0,#+28]
vmladavx.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #10]
vmladavax.s16 r10, Q3, Q6
vldrh.u16 Q4, [r1, #26]
vldrw.u32 Q5, [Q2, #12]
vmladavax.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #-4]
strh r8, [r0,#+30]
vmladavx.s16 r8, Q6, Q1
vldrh.u16 Q7, [r1, #12]
vldrw.u32 Q0, [Q2, #28]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #28]
vmladavax.s16 r8, Q1, Q5
vldrh.u16 Q3, [r1, #-2]
vldrw.u32 Q4, [Q2, #44]
strh r6, [r0,#+32]
vmladavx.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #14]
vmladavax.s16 r6, Q5, Q0
vldrh.u16 Q6, [r1, #30]
vldrw.u32 Q7, [Q2, #12]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #0]
strh r4, [r0,#+34]
vmladavx.s16 r4, Q0, Q4
vldrh.u16 Q1, [r1, #16]
vldrw.u32 Q3, [Q2, #28]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #32]
vmladavax.s16 r4, Q4, Q7
vldrh.u16 Q5, [r1, #-14]
vldrw.u32 Q6, [Q2, #60]
strh r14, [r0,#+36]
vmladavx.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #2]
vldrw.u32 Q0, [Q2, #44]
vmladavax.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #18]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q3, [r1, #34]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #-12]
strh r12, [r0,#+38]
vmladavx.s16 r12, Q5, Q6
vldrh.u16 Q6, [r1, #4]
vmladavax.s16 r12, Q6, Q0
vldrh.u16 Q7, [r1, #20]
vldrw.u32 Q0, [Q2, #28]
vmladavax.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #36]
vmladavax.s16 r12, Q1, Q4
vldrh.u16 Q3, [r1, #-10]
vldrw.u32 Q4, [Q2, #60]
strh r10, [r0,#+40]
vmladavx.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #6]
vldrw.u32 Q6, [Q2, #44]
vmladavax.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #22]
vmladavax.s16 r10, Q7, Q0
vldrh.u16 Q0, [r1, #38]
vldrw.u32 Q1, [Q2, #12]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #-8]
strh r8, [r0,#+42]
vmladavx.s16 r8, Q3, Q4
vldrh.u16 Q4, [r1, #8]
vmladavax.s16 r8, Q4, Q6
vldrh.u16 Q5, [r1, #24]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #40]
vmladavax.s16 r8, Q7, Q1
vldrh.u16 Q0, [r1, #-6]
vldrw.u32 Q1, [Q2, #60]
strh r6, [r0,#+44]
vmladavx.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #10]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #26]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q6, [r1, #42]
vldrw.u32 Q7, [Q2, #12]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #-4]
strh r4, [r0,#+46]
vmladavx.s16 r4, Q0, Q1
vldrh.u16 Q1, [r1, #12]
vmladavax.s16 r4, Q1, Q4
vldrh.u16 Q3, [r1, #28]
vldrw.u32 Q4, [Q2, #28]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #44]
vmladavax.s16 r4, Q5, Q7
vldrh.u16 Q6, [r1, #-2]
vldrw.u32 Q7, [Q2, #60]
strh r14, [r0,#+48]
vmladavx.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #14]
vldrw.u32 Q1, [Q2, #44]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #30]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q4, [r1, #46]
vldrw.u32 Q5, [Q2, #12]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #0]
strh r12, [r0,#+50]
vmladavx.s16 r12, Q6, Q7
vldrh.u16 Q7, [r1, #16]
vmladavax.s16 r12, Q7, Q1
vldrh.u16 Q0, [r1, #32]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #48]
vmladavax.s16 r12, Q3, Q5
vldrh.u16 Q4, [r1, #-14]
vldrw.u32 Q5, [Q2, #76]
strh r10, [r0,#+52]
vmladavx.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #2]
vldrw.u32 Q7, [Q2, #60]
vmladavax.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #18]
vldrw.u32 Q1, [Q2, #44]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #34]
vldrw.u32 Q4, [Q2, #28]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #50]
vldrw.u32 Q6, [Q2, #12]
vmladavax.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #-12]
vldrw.u32 Q0, [Q2, #76]
strh r8, [r0,#+54]
vmladavx.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #4]
vldrw.u32 Q3, [Q2, #60]
vmladavax.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #20]
vldrw.u32 Q5, [Q2, #44]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #36]
vldrw.u32 Q7, [Q2, #28]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #52]
vldrw.u32 Q1, [Q2, #12]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #-10]
vldrw.u32 Q4, [Q2, #76]
strh r6, [r0,#+56]
vmladavx.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #6]
vldrw.u32 Q6, [Q2, #60]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #22]
vldrw.u32 Q0, [Q2, #44]
vmladavax.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #38]
vldrw.u32 Q3, [Q2, #28]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #54]
vldrw.u32 Q5, [Q2, #12]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #-8]
vldrw.u32 Q7, [Q2, #76]
strh r4, [r0,#+58]
vmladavx.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #8]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #24]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #40]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #56]
vldrw.u32 Q0, [Q2, #12]
vmladavax.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #-6]
vldrw.u32 Q3, [Q2, #76]
strh r14, [r0,#+60]
vmladavx.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #10]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #26]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #42]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #58]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #-4]
vldrw.u32 Q6, [Q2, #76]
strh r12, [r0,#+62]
vmladavx.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #12]
vldrw.u32 Q0, [Q2, #60]
vmladavax.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #28]
vldrw.u32 Q3, [Q2, #44]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #44]
vldrw.u32 Q5, [Q2, #28]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #60]
vldrw.u32 Q7, [Q2, #12]
vmladavax.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #-2]
vldrw.u32 Q1, [Q2, #76]
strh r10, [r0,#+64]
vmladavx.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #14]
vldrw.u32 Q4, [Q2, #60]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #30]
vldrw.u32 Q6, [Q2, #44]
vmladavax.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #46]
vldrw.u32 Q0, [Q2, #28]
vmladavax.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #62]
vldrw.u32 Q3, [Q2, #12]
vmladavax.s16 r10, Q1, Q3
vldrh.u16 Q4, [r1, #0]
vldrw.u32 Q5, [Q2, #76]
strh r8, [r0,#+66]
vmladavx.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #16]
vldrw.u32 Q7, [Q2, #60]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #32]
vldrw.u32 Q1, [Q2, #44]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #48]
vldrw.u32 Q4, [Q2, #28]
vmladavax.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #64]
vldrw.u32 Q6, [Q2, #12]
vmladavax.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #-14]
vldrw.u32 Q0, [Q2, #92]
strh r6, [r0,#+68]
vmladavx.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #2]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #18]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #34]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #50]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #66]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #-12]
vldrw.u32 Q6, [Q2, #92]
strh r4, [r0,#+70]
vmladavx.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #4]
vldrw.u32 Q0, [Q2, #76]
vmladavax.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #20]
vldrw.u32 Q3, [Q2, #60]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #36]
vldrw.u32 Q5, [Q2, #44]
vmladavax.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #52]
vldrw.u32 Q7, [Q2, #28]
vmladavax.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #68]
vldrw.u32 Q1, [Q2, #12]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #-10]
vldrw.u32 Q4, [Q2, #92]
strh r14, [r0,#+72]
vmladavx.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #6]
vldrw.u32 Q6, [Q2, #76]
vmladavax.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #22]
vldrw.u32 Q0, [Q2, #60]
vmladavax.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #38]
vldrw.u32 Q3, [Q2, #44]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #54]
vldrw.u32 Q5, [Q2, #28]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #70]
vldrw.u32 Q7, [Q2, #12]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #-8]
vldrw.u32 Q1, [Q2, #92]
strh r12, [r0,#+74]
vmladavx.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #8]
vldrw.u32 Q4, [Q2, #76]
vmladavax.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #24]
vldrw.u32 Q6, [Q2, #60]
vmladavax.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #40]
vldrw.u32 Q0, [Q2, #44]
vmladavax.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #56]
vldrw.u32 Q3, [Q2, #28]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #72]
vldrw.u32 Q5, [Q2, #12]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #-6]
vldrw.u32 Q7, [Q2, #92]
strh r10, [r0,#+76]
vmladavx.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #10]
vldrw.u32 Q1, [Q2, #76]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #26]
vldrw.u32 Q4, [Q2, #60]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #42]
vldrw.u32 Q6, [Q2, #44]
vmladavax.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #58]
vldrw.u32 Q0, [Q2, #28]
vmladavax.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #74]
vldrw.u32 Q3, [Q2, #12]
vmladavax.s16 r10, Q1, Q3
vldrh.u16 Q4, [r1, #-4]
vldrw.u32 Q5, [Q2, #92]
strh r8, [r0,#+78]
vmladavx.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #12]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #28]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #44]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #60]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #76]
vldrw.u32 Q0, [Q2, #12]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #-2]
vldrw.u32 Q3, [Q2, #92]
strh r6, [r0,#+80]
vmladavx.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #14]
vldrw.u32 Q5, [Q2, #76]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #30]
vldrw.u32 Q7, [Q2, #60]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #46]
vldrw.u32 Q1, [Q2, #44]
vmladavax.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #62]
vldrw.u32 Q4, [Q2, #28]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #78]
vldrw.u32 Q6, [Q2, #12]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #0]
vldrw.u32 Q0, [Q2, #92]
strh r4, [r0,#+82]
vmladavx.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #16]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #32]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #48]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #64]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #80]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #-14]
vldrw.u32 Q6, [Q2, #108]
strh r14, [r0,#+84]
vmladavx.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #2]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #18]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #34]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #50]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #66]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #82]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #-12]
vldrw.u32 Q6, [Q2, #108]
strh r12, [r0,#+86]
vmladavx.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #4]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #20]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #36]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #52]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #68]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #84]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #-10]
vldrw.u32 Q6, [Q2, #108]
strh r10, [r0,#+88]
vmladavx.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #6]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #22]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r10, Q1, Q3
vldrh.u16 Q4, [r1, #38]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #54]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #70]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #86]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #-8]
vldrw.u32 Q6, [Q2, #108]
strh r8, [r0,#+90]
vmladavx.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #8]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #24]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #40]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #56]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #72]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #88]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #-6]
vldrw.u32 Q6, [Q2, #108]
strh r6, [r0,#+92]
vmladavx.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #10]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #26]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #42]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #58]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #74]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #90]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #-4]
vldrw.u32 Q6, [Q2, #108]
strh r4, [r0,#+94]
vmladavx.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #12]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #28]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #44]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #60]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #76]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #92]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #-2]
vldrw.u32 Q6, [Q2, #108]
strh r14, [r0,#+96]
vmladavx.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #14]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #30]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #46]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #62]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #78]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #94]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #0]
vldrw.u32 Q6, [Q2, #108]
strh r12, [r0,#+98]
vmladavx.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #16]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #32]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #48]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #64]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #80]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #96]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #-14]
vldrw.u32 Q6, [Q2, #124]
strh r10, [r0,#+100]
vmladavx.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #2]
vldrw.u32 Q0, [Q2, #108]
vmladavax.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #18]
vldrw.u32 Q3, [Q2, #92]
vmladavax.s16 r10, Q1, Q3
vldrh.u16 Q4, [r1, #34]
vldrw.u32 Q5, [Q2, #76]
vmladavax.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #50]
vldrw.u32 Q7, [Q2, #60]
vmladavax.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #66]
vldrw.u32 Q1, [Q2, #44]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #82]
vldrw.u32 Q4, [Q2, #28]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #98]
vldrw.u32 Q6, [Q2, #12]
vmladavax.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #-12]
vldrw.u32 Q0, [Q2, #124]
strh r8, [r0,#+102]
vmladavx.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #4]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #20]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #36]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #52]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #68]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #84]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #100]
vldrw.u32 Q0, [Q2, #12]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #-10]
vldrw.u32 Q3, [Q2, #124]
strh r6, [r0,#+104]
vmladavx.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #6]
vldrw.u32 Q5, [Q2, #108]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #22]
vldrw.u32 Q7, [Q2, #92]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #38]
vldrw.u32 Q1, [Q2, #76]
vmladavax.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #54]
vldrw.u32 Q4, [Q2, #60]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #70]
vldrw.u32 Q6, [Q2, #44]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #86]
vldrw.u32 Q0, [Q2, #28]
vmladavax.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #102]
vldrw.u32 Q3, [Q2, #12]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #-8]
vldrw.u32 Q5, [Q2, #124]
strh r4, [r0,#+106]
vmladavx.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #8]
vldrw.u32 Q7, [Q2, #108]
vmladavax.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #24]
vldrw.u32 Q1, [Q2, #92]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #40]
vldrw.u32 Q4, [Q2, #76]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #56]
vldrw.u32 Q6, [Q2, #60]
vmladavax.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #72]
vldrw.u32 Q0, [Q2, #44]
vmladavax.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #88]
vldrw.u32 Q3, [Q2, #28]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #104]
vldrw.u32 Q5, [Q2, #12]
vmladavax.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #-6]
vldrw.u32 Q7, [Q2, #124]
strh r14, [r0,#+108]
vmladavx.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #10]
vldrw.u32 Q1, [Q2, #108]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #26]
vldrw.u32 Q4, [Q2, #92]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #42]
vldrw.u32 Q6, [Q2, #76]
vmladavax.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #58]
vldrw.u32 Q0, [Q2, #60]
vmladavax.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #74]
vldrw.u32 Q3, [Q2, #44]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #90]
vldrw.u32 Q5, [Q2, #28]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #106]
vldrw.u32 Q7, [Q2, #12]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #-4]
vldrw.u32 Q1, [Q2, #124]
strh r12, [r0,#+110]
vmladavx.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #12]
vldrw.u32 Q4, [Q2, #108]
vmladavax.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #28]
vldrw.u32 Q6, [Q2, #92]
vmladavax.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #44]
vldrw.u32 Q0, [Q2, #76]
vmladavax.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #60]
vldrw.u32 Q3, [Q2, #60]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #76]
vldrw.u32 Q5, [Q2, #44]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #92]
vldrw.u32 Q7, [Q2, #28]
vmladavax.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #108]
vldrw.u32 Q1, [Q2, #12]
vmladavax.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #-2]
vldrw.u32 Q4, [Q2, #124]
strh r10, [r0,#+112]
vmladavx.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #14]
vldrw.u32 Q6, [Q2, #108]
vmladavax.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #30]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #46]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r10, Q1, Q3
vldrh.u16 Q4, [r1, #62]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #78]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #94]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #110]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #0]
vldrw.u32 Q6, [Q2, #124]
strh r8, [r0,#+114]
vmladavx.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #16]
vldrw.u32 Q0, [Q2, #108]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #32]
vldrw.u32 Q3, [Q2, #92]
vmladavax.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #48]
vldrw.u32 Q5, [Q2, #76]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #64]
vldrw.u32 Q7, [Q2, #60]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #80]
vldrw.u32 Q1, [Q2, #44]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #96]
vldrw.u32 Q4, [Q2, #28]
vmladavax.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #112]
vldrw.u32 Q6, [Q2, #12]
vmladavax.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #2]
vldrw.u32 Q0, [Q2, #124]
strh r6, [r0,#+116]
vmladavx.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #18]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #34]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #50]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #66]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #82]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #98]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #114]
vldrw.u32 Q0, [Q2, #12]
vmladavax.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #4]
vldrw.u32 Q3, [Q2, #124]
strh r4, [r0,#+118]
vmladavx.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #20]
vldrw.u32 Q5, [Q2, #108]
vmladavax.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #36]
vldrw.u32 Q7, [Q2, #92]
vmladavax.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #52]
vldrw.u32 Q1, [Q2, #76]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #68]
vldrw.u32 Q4, [Q2, #60]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #84]
vldrw.u32 Q6, [Q2, #44]
vmladavax.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #100]
vldrw.u32 Q0, [Q2, #28]
vmladavax.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #116]
vldrw.u32 Q3, [Q2, #12]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #6]
vldrw.u32 Q5, [Q2, #124]
strh r14, [r0,#+120]
vmladavx.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #22]
vldrw.u32 Q7, [Q2, #108]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #38]
vldrw.u32 Q1, [Q2, #92]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #54]
vldrw.u32 Q4, [Q2, #76]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #70]
vldrw.u32 Q6, [Q2, #60]
vmladavax.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #86]
vldrw.u32 Q0, [Q2, #44]
vmladavax.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #102]
vldrw.u32 Q3, [Q2, #28]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #118]
vldrw.u32 Q5, [Q2, #12]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #8]
vldrw.u32 Q7, [Q2, #124]
strh r12, [r0,#+122]
vmladavx.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #24]
vldrw.u32 Q1, [Q2, #108]
vmladavax.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #40]
vldrw.u32 Q4, [Q2, #92]
vmladavax.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #56]
vldrw.u32 Q6, [Q2, #76]
vmladavax.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #72]
vldrw.u32 Q0, [Q2, #60]
vmladavax.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #88]
vldrw.u32 Q3, [Q2, #44]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #104]
vldrw.u32 Q5, [Q2, #28]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #120]
vldrw.u32 Q7, [Q2, #12]
vmladavax.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #10]
vldrw.u32 Q1, [Q2, #124]
strh r10, [r0,#+124]
vmladavx.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #26]
vldrw.u32 Q4, [Q2, #108]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #42]
vldrw.u32 Q6, [Q2, #92]
vmladavax.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #58]
vldrw.u32 Q0, [Q2, #76]
vmladavax.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #74]
vldrw.u32 Q3, [Q2, #60]
vmladavax.s16 r10, Q1, Q3
vldrh.u16 Q4, [r1, #90]
vldrw.u32 Q5, [Q2, #44]
vmladavax.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #106]
vldrw.u32 Q7, [Q2, #28]
vmladavax.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #122]
vldrw.u32 Q1, [Q2, #12]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #12]
vldrw.u32 Q4, [Q2, #124]
strh r8, [r0,#+126]
vmladavx.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #28]
vldrw.u32 Q6, [Q2, #108]
vmladavax.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #44]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #60]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #76]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #92]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #108]
vldrw.u32 Q1, [Q2, #28]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #124]
vldrw.u32 Q4, [Q2, #12]
vmladavax.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #14]
vldrw.u32 Q6, [Q2, #124]
strh r6, [r0,#+128]
vmladavx.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #30]
vldrw.u32 Q0, [Q2, #108]
vmladavax.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #46]
vldrw.u32 Q3, [Q2, #92]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #62]
vldrw.u32 Q5, [Q2, #76]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #78]
vldrw.u32 Q7, [Q2, #60]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #94]
vldrw.u32 Q1, [Q2, #44]
vmladavax.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #110]
vldrw.u32 Q4, [Q2, #28]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #126]
vldrw.u32 Q6, [Q2, #12]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #16]
vldrw.u32 Q0, [Q2, #124]
strh r4, [r0,#+130]
vmladavx.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #32]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #48]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #64]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #80]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #96]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #112]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #18]
vldrw.u32 Q0, [Q2, #124]
strh r14, [r0,#+132]
vmladavx.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #34]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #50]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #66]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #82]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #98]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #114]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #20]
vldrw.u32 Q0, [Q2, #124]
strh r12, [r0,#+134]
vmladavx.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #36]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #52]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #68]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #84]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #100]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #116]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #22]
vldrw.u32 Q0, [Q2, #124]
strh r10, [r0,#+136]
vmladavx.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #38]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r10, Q1, Q3
vldrh.u16 Q4, [r1, #54]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #70]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #86]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #102]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #118]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #24]
vldrw.u32 Q0, [Q2, #124]
strh r8, [r0,#+138]
vmladavx.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #40]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #56]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #72]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #88]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #104]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #120]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #26]
vldrw.u32 Q0, [Q2, #124]
strh r6, [r0,#+140]
vmladavx.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #42]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #58]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #74]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #90]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #106]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #122]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #28]
vldrw.u32 Q0, [Q2, #124]
strh r4, [r0,#+142]
vmladavx.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #44]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #60]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #76]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #92]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #108]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #124]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #30]
vldrw.u32 Q0, [Q2, #124]
strh r14, [r0,#+144]
vmladavx.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #46]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #62]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #78]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #94]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #110]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #126]
vldrw.u32 Q6, [Q2, #28]
vmladavax.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #32]
vldrw.u32 Q0, [Q2, #124]
strh r12, [r0,#+146]
vmladavx.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #48]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #64]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #80]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #96]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #112]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #34]
vldrw.u32 Q6, [Q2, #124]
strh r10, [r0,#+148]
vmladavx.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #50]
vldrw.u32 Q0, [Q2, #108]
vmladavax.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #66]
vldrw.u32 Q3, [Q2, #92]
vmladavax.s16 r10, Q1, Q3
vldrh.u16 Q4, [r1, #82]
vldrw.u32 Q5, [Q2, #76]
vmladavax.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #98]
vldrw.u32 Q7, [Q2, #60]
vmladavax.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #114]
vldrw.u32 Q1, [Q2, #44]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #36]
vldrw.u32 Q4, [Q2, #124]
strh r8, [r0,#+150]
vmladavx.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #52]
vldrw.u32 Q6, [Q2, #108]
vmladavax.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #68]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #84]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #100]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #116]
vldrw.u32 Q7, [Q2, #44]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #38]
vldrw.u32 Q1, [Q2, #124]
strh r6, [r0,#+152]
vmladavx.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #54]
vldrw.u32 Q4, [Q2, #108]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #70]
vldrw.u32 Q6, [Q2, #92]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #86]
vldrw.u32 Q0, [Q2, #76]
vmladavax.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #102]
vldrw.u32 Q3, [Q2, #60]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #118]
vldrw.u32 Q5, [Q2, #44]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #40]
vldrw.u32 Q7, [Q2, #124]
strh r4, [r0,#+154]
vmladavx.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #56]
vldrw.u32 Q1, [Q2, #108]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #72]
vldrw.u32 Q4, [Q2, #92]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #88]
vldrw.u32 Q6, [Q2, #76]
vmladavax.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #104]
vldrw.u32 Q0, [Q2, #60]
vmladavax.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #120]
vldrw.u32 Q3, [Q2, #44]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #42]
vldrw.u32 Q5, [Q2, #124]
strh r14, [r0,#+156]
vmladavx.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #58]
vldrw.u32 Q7, [Q2, #108]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #74]
vldrw.u32 Q1, [Q2, #92]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #90]
vldrw.u32 Q4, [Q2, #76]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #106]
vldrw.u32 Q6, [Q2, #60]
vmladavax.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #122]
vldrw.u32 Q0, [Q2, #44]
vmladavax.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #44]
vldrw.u32 Q3, [Q2, #124]
strh r12, [r0,#+158]
vmladavx.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #60]
vldrw.u32 Q5, [Q2, #108]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #76]
vldrw.u32 Q7, [Q2, #92]
vmladavax.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #92]
vldrw.u32 Q1, [Q2, #76]
vmladavax.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #108]
vldrw.u32 Q4, [Q2, #60]
vmladavax.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #124]
vldrw.u32 Q6, [Q2, #44]
vmladavax.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #46]
vldrw.u32 Q0, [Q2, #124]
strh r10, [r0,#+160]
vmladavx.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #62]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r10, Q1, Q3
vldrh.u16 Q4, [r1, #78]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #94]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #110]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #126]
vldrw.u32 Q4, [Q2, #44]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #48]
vldrw.u32 Q6, [Q2, #124]
strh r8, [r0,#+162]
vmladavx.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #64]
vldrw.u32 Q0, [Q2, #108]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #80]
vldrw.u32 Q3, [Q2, #92]
vmladavax.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #96]
vldrw.u32 Q5, [Q2, #76]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #112]
vldrw.u32 Q7, [Q2, #60]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #50]
vldrw.u32 Q1, [Q2, #124]
strh r6, [r0,#+164]
vmladavx.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #66]
vldrw.u32 Q4, [Q2, #108]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #82]
vldrw.u32 Q6, [Q2, #92]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #98]
vldrw.u32 Q0, [Q2, #76]
vmladavax.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #114]
vldrw.u32 Q3, [Q2, #60]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #52]
vldrw.u32 Q5, [Q2, #124]
strh r4, [r0,#+166]
vmladavx.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #68]
vldrw.u32 Q7, [Q2, #108]
vmladavax.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #84]
vldrw.u32 Q1, [Q2, #92]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #100]
vldrw.u32 Q4, [Q2, #76]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #116]
vldrw.u32 Q6, [Q2, #60]
vmladavax.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #54]
vldrw.u32 Q0, [Q2, #124]
strh r14, [r0,#+168]
vmladavx.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #70]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #86]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #102]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #118]
vldrw.u32 Q1, [Q2, #60]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #56]
vldrw.u32 Q4, [Q2, #124]
strh r12, [r0,#+170]
vmladavx.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #72]
vldrw.u32 Q6, [Q2, #108]
vmladavax.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #88]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #104]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #120]
vldrw.u32 Q5, [Q2, #60]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #58]
vldrw.u32 Q7, [Q2, #124]
strh r10, [r0,#+172]
vmladavx.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #74]
vldrw.u32 Q1, [Q2, #108]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #90]
vldrw.u32 Q4, [Q2, #92]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #106]
vldrw.u32 Q6, [Q2, #76]
vmladavax.s16 r10, Q5, Q6
vldrh.u16 Q7, [r1, #122]
vldrw.u32 Q0, [Q2, #60]
vmladavax.s16 r10, Q7, Q0
vldrh.u16 Q1, [r1, #60]
vldrw.u32 Q3, [Q2, #124]
strh r8, [r0,#+174]
vmladavx.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #76]
vldrw.u32 Q5, [Q2, #108]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #92]
vldrw.u32 Q7, [Q2, #92]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #108]
vldrw.u32 Q1, [Q2, #76]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #124]
vldrw.u32 Q4, [Q2, #60]
vmladavax.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #62]
vldrw.u32 Q6, [Q2, #124]
strh r6, [r0,#+176]
vmladavx.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #78]
vldrw.u32 Q0, [Q2, #108]
vmladavax.s16 r6, Q7, Q0
vldrh.u16 Q1, [r1, #94]
vldrw.u32 Q3, [Q2, #92]
vmladavax.s16 r6, Q1, Q3
vldrh.u16 Q4, [r1, #110]
vldrw.u32 Q5, [Q2, #76]
vmladavax.s16 r6, Q4, Q5
vldrh.u16 Q6, [r1, #126]
vldrw.u32 Q7, [Q2, #60]
vmladavax.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #64]
vldrw.u32 Q1, [Q2, #124]
strh r4, [r0,#+178]
vmladavx.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #80]
vldrw.u32 Q4, [Q2, #108]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #96]
vldrw.u32 Q6, [Q2, #92]
vmladavax.s16 r4, Q5, Q6
vldrh.u16 Q7, [r1, #112]
vldrw.u32 Q0, [Q2, #76]
vmladavax.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #66]
vldrw.u32 Q3, [Q2, #124]
strh r14, [r0,#+180]
vmladavx.s16 r14, Q1, Q3
vldrh.u16 Q4, [r1, #82]
vldrw.u32 Q5, [Q2, #108]
vmladavax.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #98]
vldrw.u32 Q7, [Q2, #92]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #114]
vldrw.u32 Q1, [Q2, #76]
vmladavax.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #68]
vldrw.u32 Q4, [Q2, #124]
strh r12, [r0,#+182]
vmladavx.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #84]
vldrw.u32 Q6, [Q2, #108]
vmladavax.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #100]
vldrw.u32 Q0, [Q2, #92]
vmladavax.s16 r12, Q7, Q0
vldrh.u16 Q1, [r1, #116]
vldrw.u32 Q3, [Q2, #76]
vmladavax.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #70]
vldrw.u32 Q5, [Q2, #124]
strh r10, [r0,#+184]
vmladavx.s16 r10, Q4, Q5
vldrh.u16 Q6, [r1, #86]
vldrw.u32 Q7, [Q2, #108]
vmladavax.s16 r10, Q6, Q7
vldrh.u16 Q0, [r1, #102]
vldrw.u32 Q1, [Q2, #92]
vmladavax.s16 r10, Q0, Q1
vldrh.u16 Q3, [r1, #118]
vldrw.u32 Q4, [Q2, #76]
vmladavax.s16 r10, Q3, Q4
vldrh.u16 Q5, [r1, #72]
vldrw.u32 Q6, [Q2, #124]
strh r8, [r0,#+186]
vmladavx.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #88]
vldrw.u32 Q0, [Q2, #108]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #104]
vldrw.u32 Q3, [Q2, #92]
vmladavax.s16 r8, Q1, Q3
vldrh.u16 Q4, [r1, #120]
vldrw.u32 Q5, [Q2, #76]
vmladavax.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #74]
vldrw.u32 Q7, [Q2, #124]
strh r6, [r0,#+188]
vmladavx.s16 r6, Q6, Q7
vldrh.u16 Q0, [r1, #90]
vldrw.u32 Q1, [Q2, #108]
vmladavax.s16 r6, Q0, Q1
vldrh.u16 Q3, [r1, #106]
vldrw.u32 Q4, [Q2, #92]
vmladavax.s16 r6, Q3, Q4
vldrh.u16 Q5, [r1, #122]
vldrw.u32 Q6, [Q2, #76]
vmladavax.s16 r6, Q5, Q6
vldrh.u16 Q7, [r1, #76]
vldrw.u32 Q0, [Q2, #124]
strh r4, [r0,#+190]
vmladavx.s16 r4, Q7, Q0
vldrh.u16 Q1, [r1, #92]
vldrw.u32 Q3, [Q2, #108]
vmladavax.s16 r4, Q1, Q3
vldrh.u16 Q4, [r1, #108]
vldrw.u32 Q5, [Q2, #92]
vmladavax.s16 r4, Q4, Q5
vldrh.u16 Q6, [r1, #124]
vldrw.u32 Q7, [Q2, #76]
vmladavax.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #78]
vldrw.u32 Q1, [Q2, #124]
strh r14, [r0,#+192]
vmladavx.s16 r14, Q0, Q1
vldrh.u16 Q3, [r1, #94]
vldrw.u32 Q4, [Q2, #108]
vmladavax.s16 r14, Q3, Q4
vldrh.u16 Q5, [r1, #110]
vldrw.u32 Q6, [Q2, #92]
vmladavax.s16 r14, Q5, Q6
vldrh.u16 Q7, [r1, #126]
vldrw.u32 Q0, [Q2, #76]
vmladavax.s16 r14, Q7, Q0
vldrh.u16 Q1, [r1, #80]
vldrw.u32 Q3, [Q2, #124]
strh r12, [r0,#+194]
vmladavx.s16 r12, Q1, Q3
vldrh.u16 Q4, [r1, #96]
vldrw.u32 Q5, [Q2, #108]
vmladavax.s16 r12, Q4, Q5
vldrh.u16 Q6, [r1, #112]
vldrw.u32 Q7, [Q2, #92]
vmladavax.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #82]
strh r10, [r0,#+196]
vmladavx.s16 r10, Q0, Q3
vldrh.u16 Q1, [r1, #98]
vmladavax.s16 r10, Q1, Q5
vldrh.u16 Q3, [r1, #114]
vmladavax.s16 r10, Q3, Q7
vldrh.u16 Q4, [r1, #84]
vldrw.u32 Q5, [Q2, #124]
strh r8, [r0,#+198]
vmladavx.s16 r8, Q4, Q5
vldrh.u16 Q6, [r1, #100]
vldrw.u32 Q7, [Q2, #108]
vmladavax.s16 r8, Q6, Q7
vldrh.u16 Q0, [r1, #116]
vldrw.u32 Q1, [Q2, #92]
vmladavax.s16 r8, Q0, Q1
vldrh.u16 Q3, [r1, #86]
strh r6, [r0,#+200]
vmladavx.s16 r6, Q3, Q5
vldrh.u16 Q4, [r1, #102]
vmladavax.s16 r6, Q4, Q7
vldrh.u16 Q5, [r1, #118]
vmladavax.s16 r6, Q5, Q1
vldrh.u16 Q6, [r1, #88]
vldrw.u32 Q7, [Q2, #124]
strh r4, [r0,#+202]
vmladavx.s16 r4, Q6, Q7
vldrh.u16 Q0, [r1, #104]
vldrw.u32 Q1, [Q2, #108]
vmladavax.s16 r4, Q0, Q1
vldrh.u16 Q3, [r1, #120]
vldrw.u32 Q4, [Q2, #92]
vmladavax.s16 r4, Q3, Q4
vldrh.u16 Q5, [r1, #90]
strh r14, [r0,#+204]
vmladavx.s16 r14, Q5, Q7
vldrh.u16 Q6, [r1, #106]
vmladavax.s16 r14, Q6, Q1
vldrh.u16 Q7, [r1, #122]
vmladavax.s16 r14, Q7, Q4
vldrh.u16 Q0, [r1, #92]
vldrw.u32 Q1, [Q2, #124]
strh r12, [r0,#+206]
vmladavx.s16 r12, Q0, Q1
vldrh.u16 Q3, [r1, #108]
vldrw.u32 Q4, [Q2, #108]
vmladavax.s16 r12, Q3, Q4
vldrh.u16 Q5, [r1, #124]
vldrw.u32 Q6, [Q2, #92]
vmladavax.s16 r12, Q5, Q6
vldrh.u16 Q7, [r1, #94]
strh r10, [r0,#+208]
vmladavx.s16 r10, Q7, Q1
vldrh.u16 Q0, [r1, #110]
vmladavax.s16 r10, Q0, Q4
vldrh.u16 Q1, [r1, #126]
vmladavax.s16 r10, Q1, Q6
vldrh.u16 Q3, [r1, #96]
vldrw.u32 Q4, [Q2, #124]
strh r8, [r0,#+210]
vmladavx.s16 r8, Q3, Q4
vldrh.u16 Q5, [r1, #112]
vldrw.u32 Q6, [Q2, #108]
vmladavax.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #98]
strh r6, [r0,#+212]
vmladavx.s16 r6, Q7, Q4
vldrh.u16 Q0, [r1, #114]
vmladavax.s16 r6, Q0, Q6
vldrh.u16 Q1, [r1, #100]
strh r4, [r0,#+214]
vmladavx.s16 r4, Q1, Q4
vldrh.u16 Q3, [r1, #116]
vmladavax.s16 r4, Q3, Q6
vldrh.u16 Q4, [r1, #102]
vldrw.u32 Q5, [Q2, #124]
strh r14, [r0,#+216]
vmladavx.s16 r14, Q4, Q5
vldrh.u16 Q6, [r1, #118]
vldrw.u32 Q7, [Q2, #108]
vmladavax.s16 r14, Q6, Q7
vldrh.u16 Q0, [r1, #104]
strh r12, [r0,#+218]
vmladavx.s16 r12, Q0, Q5
vldrh.u16 Q1, [r1, #120]
vmladavax.s16 r12, Q1, Q7
vldrh.u16 Q3, [r1, #106]
strh r10, [r0,#+220]
vmladavx.s16 r10, Q3, Q5
vldrh.u16 Q4, [r1, #122]
vmladavax.s16 r10, Q4, Q7
vldrh.u16 Q5, [r1, #108]
vldrw.u32 Q6, [Q2, #124]
strh r8, [r0,#+222]
vmladavx.s16 r8, Q5, Q6
vldrh.u16 Q7, [r1, #124]
vldrw.u32 Q0, [Q2, #108]
vmladavax.s16 r8, Q7, Q0
vldrh.u16 Q1, [r1, #110]
strh r6, [r0,#+224]
vmladavx.s16 r6, Q1, Q6
vldrh.u16 Q3, [r1, #126]
vmladavax.s16 r6, Q3, Q0
vldrh.u16 Q4, [r1, #112]
strh r4, [r0,#+226]
vmladavx.s16 r4, Q4, Q6
vldrh.u16 Q5, [r1, #114]
strh r14, [r0,#+228]
vmladavx.s16 r14, Q5, Q6
vldrh.u16 Q6, [r1, #116]
vldrw.u32 Q7, [Q2, #124]
strh r12, [r0,#+230]
vmladavx.s16 r12, Q6, Q7
vldrh.u16 Q0, [r1, #118]
strh r10, [r0,#+232]
vmladavx.s16 r10, Q0, Q7
vldrh.u16 Q1, [r1, #120]
strh r8, [r0,#+234]
vmladavx.s16 r8, Q1, Q7
vldrh.u16 Q3, [r1, #122]
strh r6, [r0,#+236]
vmladavx.s16 r6, Q3, Q7
vldrh.u16 Q4, [r1, #124]
strh r4, [r0,#+238]
vmladavx.s16 r4, Q4, Q7
vldrh.u16 Q5, [r1, #126]
strh r14, [r0,#+240]
vmladavx.s16 r14, Q5, Q7
strh r14, [r0,#+252]
pop {r4-r11,lr}
bx lr