Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Jun 30 16:13:46 2018
| Host         : A00134636 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file ramp_control_sets_placed.rpt
| Design       : ramp
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               9 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+------------------+------------------+----------------+
|   Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG | CS_i_1_n_0    | rst_IBUF         |                1 |              1 |
|  clock_IBUF_BUFG | SDI4_out      | rst_IBUF         |                1 |              1 |
|  clock_IBUF_BUFG | LDAC_i_1_n_0  | rst_IBUF         |                1 |              1 |
|  clock_IBUF_BUFG | counter20     | rst_IBUF         |                2 |              5 |
|  clock_IBUF_BUFG |               | rst_IBUF         |                2 |              9 |
|  clock_IBUF_BUFG | ramp_counter  | rst_IBUF         |                3 |             12 |
+------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 5      |                     1 |
| 9      |                     1 |
| 12     |                     1 |
+--------+-----------------------+


