#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 17 18:04:12 2021
# Process ID: 54576
# Current directory: D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.runs/synth_1
# Command line: vivado.exe -log leftRight.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source leftRight.tcl
# Log file: D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.runs/synth_1/leftRight.vds
# Journal file: D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source leftRight.tcl -notrace
Command: synth_design -top leftRight -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 853.770 ; gain = 178.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leftRight' [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:42]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:48]
WARNING: [Synth 8-614] signal 'left' is read in the process but is not in the sensitivity list [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:48]
WARNING: [Synth 8-614] signal 'left_s' is read in the process but is not in the sensitivity list [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:48]
WARNING: [Synth 8-614] signal 'counter_s' is read in the process but is not in the sensitivity list [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:48]
WARNING: [Synth 8-614] signal 'right' is read in the process but is not in the sensitivity list [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:48]
WARNING: [Synth 8-614] signal 'right_s' is read in the process but is not in the sensitivity list [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'leftRight' (1#1) [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:42]
WARNING: [Synth 8-3331] design leftRight has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 916.941 ; gain = 241.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 916.941 ; gain = 241.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 916.941 ; gain = 241.918
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc]
WARNING: [Vivado 12-584] No ports matched 'tmdsb[3]'. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds[3]'. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmdsb[0]'. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds[0]'. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmdsb[1]'. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds[1]'. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmdsb[2]'. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds[2]'. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/constrs_1/imports/Code/Lab1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leftRight_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leftRight_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 986.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 986.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 986.965 ; gain = 311.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 986.965 ; gain = 311.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 986.965 ; gain = 311.941
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'counter_s_reg' [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'left_s_reg' [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'right_s_reg' [D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.srcs/sources_1/new/leftRight.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 986.965 ; gain = 311.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module leftRight 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design leftRight has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 986.965 ; gain = 311.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1011.109 ; gain = 336.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1011.109 ; gain = 336.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1020.656 ; gain = 345.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1036.453 ; gain = 361.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1036.453 ; gain = 361.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1036.453 ; gain = 361.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1036.453 ; gain = 361.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1036.453 ; gain = 361.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1036.453 ; gain = 361.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     2|
|4     |LUT4 |     3|
|5     |LUT5 |     2|
|6     |LUT6 |     2|
|7     |LD   |     2|
|8     |LDC  |     8|
|9     |IBUF |     3|
|10    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    34|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1036.453 ; gain = 361.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1036.453 ; gain = 291.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1036.453 ; gain = 361.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1056.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 2 instances
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 19 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1056.949 ; gain = 691.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1056.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/UNL_Spring_2021/CSCE_436/Homework_6/Debouncer/Debouncer.runs/synth_1/leftRight.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file leftRight_utilization_synth.rpt -pb leftRight_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 17 18:05:02 2021...
