
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118100                       # Number of seconds simulated
sim_ticks                                118100483403                       # Number of ticks simulated
final_tick                               1175959304716                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  33672                       # Simulator instruction rate (inst/s)
host_op_rate                                    42622                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3615197                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903584                       # Number of bytes of host memory used
host_seconds                                 32667.79                       # Real time elapsed on the host
sim_insts                                  1100000001                       # Number of instructions simulated
sim_ops                                    1392352231                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       373760                       # Number of bytes read from this memory
system.physmem.bytes_read::total               374912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       374912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            374912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2920                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2929                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2929                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2929                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst         9754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      3164763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3174517                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst         9754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               9754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3174517                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3174517                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3174517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst         9754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      3164763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6349034                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                141777292                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23173104                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     19082351                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1933404                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9397897                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          8670600                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2438050                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        87525                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    104501842                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              128060343                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23173104                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11108650                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              27194626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6267103                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        4309233                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12107416                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1575022                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    140307333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.111826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.553123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        113112707     80.62%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2781536      1.98%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2365616      1.69%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2382395      1.70%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2268046      1.62%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1125165      0.80%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           778839      0.56%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1977942      1.41%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13515087      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    140307333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.163447                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.903250                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        103336653                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5719542                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          26847121                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        108846                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4295162                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3731217                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          6471                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      154466365                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         51227                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4295162                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        103851019                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3305892                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1268248                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          26430925                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1156079                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      153016404                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           144                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         399368                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        623128                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         6929                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    214087255                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     713238012                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    713238012                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     168259218                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         45828030                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        33671                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17649                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3793082                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     15191243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7903115                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       308207                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1679259                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          149155155                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        33670                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         139210501                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       107869                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     25230688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     57199602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1626                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    140307333                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.992183                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.586863                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     82940449     59.11%     59.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     23712564     16.90%     76.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11947385      8.52%     84.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7814780      5.57%     90.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6900827      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2704241      1.93%     96.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3071283      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1119816      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        95988      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    140307333                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          975706     74.70%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     74.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         157821     12.08%     86.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        172721     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     114973253     82.59%     82.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2013224      1.45%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14362378     10.32%     94.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7845624      5.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      139210501                       # Type of FU issued
system.switch_cpus.iq.rate                   0.981896                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1306248                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009383                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    420142452                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    174420178                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    135093925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      140516749                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       200259                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2979114                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          673                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       161445                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4295162                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2659774                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        246317                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    149188825                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1164932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      15191243                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7903115                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        17648                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         196000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         12996                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          673                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1150622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1085140                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2235762                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     136834849                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      14112623                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2375652                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21956780                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19292130                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7844157                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.965139                       # Inst execution rate
system.switch_cpus.iew.wb_sent              135100736                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             135093925                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          81526756                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         221165530                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.952860                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.368623                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     26774086                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1958476                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    136012171                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.900081                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.714825                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     86913015     63.90%     63.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     22506536     16.55%     80.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     10809313      7.95%     88.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4814769      3.54%     91.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3763686      2.77%     94.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1539155      1.13%     95.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1563058      1.15%     96.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1097532      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3005107      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    136012171                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122421916                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               19953796                       # Number of memory references committed
system.switch_cpus.commit.loads              12212126                       # Number of loads committed
system.switch_cpus.commit.membars               16022                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17573934                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110146122                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3005107                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            282203066                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           302687472                       # The number of ROB writes
system.switch_cpus.timesIdled                   54160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1469959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.417773                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.417773                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.705332                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.705332                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        618353651                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       186417469                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       145835926                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          32044                       # number of misc regfile writes
system.l2.replacements                           2929                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1193741                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134001                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.908448                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         115592.898705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       8.997426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1529.103869                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    163                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data                  13778                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.881904                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000069                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.011666                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001244                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.105118                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        93466                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   93466                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44338                       # number of Writeback hits
system.l2.Writeback_hits::total                 44338                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         93466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    93466                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        93466                       # number of overall hits
system.l2.overall_hits::total                   93466                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst            9                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2920                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2929                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2920                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2929                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2920                       # number of overall misses
system.l2.overall_misses::total                  2929                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1854783                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    569987977                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       571842760                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1854783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    569987977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        571842760                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1854783                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    569987977                       # number of overall miss cycles
system.l2.overall_miss_latency::total       571842760                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        96386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               96395                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44338                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44338                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        96386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                96395                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        96386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               96395                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.030295                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.030385                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.030295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030385                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.030295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030385                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst       206087                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 195201.361986                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 195234.810516                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst       206087                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 195201.361986                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 195234.810516                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst       206087                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 195201.361986                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 195234.810516                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2929                       # number of writebacks
system.l2.writebacks::total                      2929                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2920                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2929                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2929                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2929                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1331475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    399391925                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    400723400                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1331475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    399391925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    400723400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1331475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    399391925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    400723400                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.030295                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.030385                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.030295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030385                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.030295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030385                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 147941.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 136778.056507                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 136812.359167                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 147941.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 136778.056507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 136812.359167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 147941.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 136778.056507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 136812.359167                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                548.997421                       # Cycle average of tags in use
system.cpu.icache.total_refs               1012115068                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    549                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1843561.143898                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst     8.997421                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            540                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.014419                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.865385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.879804                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12107407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12107407                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12107407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12107407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12107407                       # number of overall hits
system.cpu.icache.overall_hits::total        12107407                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            9                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             9                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            9                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              9                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            9                       # number of overall misses
system.cpu.icache.overall_misses::total             9                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2023983                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2023983                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2023983                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2023983                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2023983                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2023983                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12107416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12107416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12107416                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12107416                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12107416                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12107416                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst       224887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       224887                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst       224887                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       224887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst       224887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       224887                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            9                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1929683                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1929683                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1929683                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1929683                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1929683                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1929683                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 214409.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 214409.222222                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 214409.222222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 214409.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 214409.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 214409.222222                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  96386                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                191234921                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  96642                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1978.797221                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   234.491992                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      21.508008                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.915984                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.084016                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10970430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10970430                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7709410                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7709410                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17237                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17237                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     18679840                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18679840                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     18679840                       # number of overall hits
system.cpu.dcache.overall_hits::total        18679840                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       397425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        397425                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       397540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         397540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       397540                       # number of overall misses
system.cpu.dcache.overall_misses::total        397540                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  32625423042                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32625423042                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     12226042                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12226042                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  32637649084                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32637649084                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  32637649084                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32637649084                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     11367855                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11367855                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     19077380                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19077380                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     19077380                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19077380                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.034960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034960                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.020838                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020838                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.020838                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020838                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 82092.025016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82092.025016                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 106313.408696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106313.408696                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 82099.031755                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82099.031755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 82099.031755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82099.031755                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        44338                       # number of writebacks
system.cpu.dcache.writebacks::total             44338                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       301039                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       301039                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       301154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       301154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       301154                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       301154                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        96386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        96386                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        96386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        96386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        96386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        96386                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   6849132644                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6849132644                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   6849132644                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6849132644                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   6849132644                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6849132644                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005052                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71059.413649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71059.413649                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 71059.413649                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71059.413649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 71059.413649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71059.413649                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
