# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../proyectoVHDL.srcs/sources_1/ip/axi_iic_0/sim/axi_iic_0.vhd" \
"../../../../proyectoVHDL.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
