{
    "f30f58dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFADD.VV        v19, v19, v20, none"
        ],
        "disassembly": "addss xmm3, xmm4"
    },
    "f30f58d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFADD.VV        v18, v18, v18, none"
        ],
        "disassembly": "addss xmm2, xmm2"
    },
    "f30f580f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFADD.VV        v17, v17, v2, none"
        ],
        "disassembly": "addss xmm1, [rdi]"
    },
    "f30f5cdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFSUB.VV        v19, v19, v20, none"
        ],
        "disassembly": "subss xmm3, xmm4"
    },
    "f30f5cd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFSUB.VV        v18, v18, v18, none"
        ],
        "disassembly": "subss xmm2, xmm2"
    },
    "f30f5c0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFSUB.VV        v17, v17, v2, none"
        ],
        "disassembly": "subss xmm1, [rdi]"
    },
    "f30f59dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMUL.VV        v19, v19, v20, none"
        ],
        "disassembly": "mulss xmm3, xmm4"
    },
    "f30f59d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMUL.VV        v18, v18, v18, none"
        ],
        "disassembly": "mulss xmm2, xmm2"
    },
    "f30f590f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMUL.VV        v17, v17, v2, none"
        ],
        "disassembly": "mulss xmm1, [rdi]"
    },
    "f30f5edc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFDIV.VV        v19, v19, v20, none"
        ],
        "disassembly": "divss xmm3, xmm4"
    },
    "f30f5ed2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFDIV.VV        v18, v18, v18, none"
        ],
        "disassembly": "divss xmm2, xmm2"
    },
    "f30f5e0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFDIV.VV        v17, v17, v2, none"
        ],
        "disassembly": "divss xmm1, [rdi]"
    },
    "f30f53dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v2, ra",
            "VFDIV.VV        v19, v2, v20, none"
        ],
        "disassembly": "rcpss xmm3, xmm4"
    },
    "f30f53d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v2, ra",
            "VFDIV.VV        v18, v2, v18, none"
        ],
        "disassembly": "rcpss xmm2, xmm2"
    },
    "f30f530f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v3, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v2, ra",
            "VFDIV.VV        v17, v2, v3, none"
        ],
        "disassembly": "rcpss xmm1, [rdi]"
    },
    "f30f51dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFSQRT.V        v19, v20, none"
        ],
        "disassembly": "sqrtss xmm3, xmm4"
    },
    "f30f51d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFSQRT.V        v18, v18, none"
        ],
        "disassembly": "sqrtss xmm2, xmm2"
    },
    "f30f510f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFSQRT.V        v17, v2, none"
        ],
        "disassembly": "sqrtss xmm1, [rdi]"
    },
    "f30f5ddc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMIN.VV        v19, v19, v20, none"
        ],
        "disassembly": "minss xmm3, xmm4"
    },
    "f30f5dd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMIN.VV        v18, v18, v18, none"
        ],
        "disassembly": "minss xmm2, xmm2"
    },
    "f30f5d0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMIN.VV        v17, v17, v2, none"
        ],
        "disassembly": "minss xmm1, [rdi]"
    },
    "f30f5fdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMAX.VV        v19, v19, v20, none"
        ],
        "disassembly": "maxss xmm3, xmm4"
    },
    "f30f5fd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMAX.VV        v18, v18, v18, none"
        ],
        "disassembly": "maxss xmm2, xmm2"
    },
    "f30f5f0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMAX.VV        v17, v17, v2, none"
        ],
        "disassembly": "maxss xmm1, [rdi]"
    },
    "f30f52dc": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v2, ra",
            "VFSQRT.V        v3, v20, none",
            "VFDIV.VV        v19, v2, v3, none"
        ],
        "disassembly": "rsqrtss xmm3, xmm4"
    },
    "f30f52d2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v2, ra",
            "VFSQRT.V        v3, v18, none",
            "VFDIV.VV        v18, v2, v3, none"
        ],
        "disassembly": "rsqrtss xmm2, xmm2"
    },
    "f30f520f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v4, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v2, ra",
            "VFSQRT.V        v3, v4, none",
            "VFDIV.VV        v17, v2, v3, none"
        ],
        "disassembly": "rsqrtss xmm1, [rdi]"
    },
    "0f58dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFADD.VV        v19, v19, v20, none"
        ],
        "disassembly": "addps xmm3, xmm4"
    },
    "0f58d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFADD.VV        v18, v18, v18, none"
        ],
        "disassembly": "addps xmm2, xmm2"
    },
    "0f580f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFADD.VV        v17, v17, v2, none"
        ],
        "disassembly": "addps xmm1, [rdi]"
    },
    "0f5cdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFSUB.VV        v19, v19, v20, none"
        ],
        "disassembly": "subps xmm3, xmm4"
    },
    "0f5cd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFSUB.VV        v18, v18, v18, none"
        ],
        "disassembly": "subps xmm2, xmm2"
    },
    "0f5c0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFSUB.VV        v17, v17, v2, none"
        ],
        "disassembly": "subps xmm1, [rdi]"
    },
    "0f59dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v19, v19, v20, none"
        ],
        "disassembly": "mulps xmm3, xmm4"
    },
    "0f59d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v18, v18, v18, none"
        ],
        "disassembly": "mulps xmm2, xmm2"
    },
    "0f590f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMUL.VV        v17, v17, v2, none"
        ],
        "disassembly": "mulps xmm1, [rdi]"
    },
    "0f5edc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFDIV.VV        v19, v19, v20, none"
        ],
        "disassembly": "divps xmm3, xmm4"
    },
    "0f5ed2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFDIV.VV        v18, v18, v18, none"
        ],
        "disassembly": "divps xmm2, xmm2"
    },
    "0f5e0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFDIV.VV        v17, v17, v2, none"
        ],
        "disassembly": "divps xmm1, [rdi]"
    },
    "0f53dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v2, ra",
            "VFDIV.VV        v19, v2, v20, none"
        ],
        "disassembly": "rcpps xmm3, xmm4"
    },
    "0f53d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v2, ra",
            "VFDIV.VV        v18, v2, v18, none"
        ],
        "disassembly": "rcpps xmm2, xmm2"
    },
    "0f530f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v3, ra",
            "VFDIV.VV        v17, v3, v2, none"
        ],
        "disassembly": "rcpps xmm1, [rdi]"
    },
    "0f51dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFSQRT.V        v19, v20, none"
        ],
        "disassembly": "sqrtps xmm3, xmm4"
    },
    "0f51d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFSQRT.V        v18, v18, none"
        ],
        "disassembly": "sqrtps xmm2, xmm2"
    },
    "0f510f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFSQRT.V        v17, v2, none"
        ],
        "disassembly": "sqrtps xmm1, [rdi]"
    },
    "0f5ddc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMIN.VV        v19, v19, v20, none"
        ],
        "disassembly": "minps xmm3, xmm4"
    },
    "0f5dd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMIN.VV        v18, v18, v18, none"
        ],
        "disassembly": "minps xmm2, xmm2"
    },
    "0f5d0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMIN.VV        v17, v17, v2, none"
        ],
        "disassembly": "minps xmm1, [rdi]"
    },
    "0f5fdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMAX.VV        v19, v19, v20, none"
        ],
        "disassembly": "maxps xmm3, xmm4"
    },
    "0f5fd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMAX.VV        v18, v18, v18, none"
        ],
        "disassembly": "maxps xmm2, xmm2"
    },
    "0f5f0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFMAX.VV        v17, v17, v2, none"
        ],
        "disassembly": "maxps xmm1, [rdi]"
    },
    "0f52dc": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v3, ra",
            "VFSQRT.V        v2, v20, none",
            "VFDIV.VV        v19, v3, v2, none"
        ],
        "disassembly": "rsqrtps xmm3, xmm4"
    },
    "0f52d2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v3, ra",
            "VFSQRT.V        v2, v18, none",
            "VFDIV.VV        v18, v3, v2, none"
        ],
        "disassembly": "rsqrtps xmm2, xmm2"
    },
    "0f520f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v4, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x3f800(260096)",
            "VMV.V.X         v3, ra",
            "VFSQRT.V        v2, v4, none",
            "VFDIV.VV        v17, v3, v2, none"
        ],
        "disassembly": "rsqrtps xmm1, [rdi]"
    },
    "0f54dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v19, v19, v20, none"
        ],
        "disassembly": "andps xmm3, xmm4"
    },
    "0f54d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v18, v18, v18, none"
        ],
        "disassembly": "andps xmm2, xmm2"
    },
    "0f540f": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VAND.VV         v17, v17, v2, none"
        ],
        "disassembly": "andps xmm1, [rdi]"
    },
    "0f56dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VOR.VV          v19, v19, v20, none"
        ],
        "disassembly": "orps xmm3, xmm4"
    },
    "0f56d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VOR.VV          v18, v18, v18, none"
        ],
        "disassembly": "orps xmm2, xmm2"
    },
    "0f560f": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VOR.VV          v17, v17, v2, none"
        ],
        "disassembly": "orps xmm1, [rdi]"
    },
    "0f57dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VV         v19, v19, v20, none"
        ],
        "disassembly": "xorps xmm3, xmm4"
    },
    "0f57d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VV         v18, v18, v18, none"
        ],
        "disassembly": "xorps xmm2, xmm2"
    },
    "0f570f": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VXOR.VV         v17, v17, v2, none"
        ],
        "disassembly": "xorps xmm1, [rdi]"
    },
    "0f55dc": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VI         v2, v19, 0xffffffff(-1), none",
            "VAND.VV         v19, v2, v20, none"
        ],
        "disassembly": "andnps xmm3, xmm4"
    },
    "0f55d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VI         v2, v18, 0xffffffff(-1), none",
            "VAND.VV         v18, v2, v18, none"
        ],
        "disassembly": "andnps xmm2, xmm2"
    },
    "0f550f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, a0, none, 1",
            "VXOR.VI         v2, v17, 0xffffffff(-1), none",
            "VAND.VV         v17, v2, v3, none"
        ],
        "disassembly": "andnps xmm1, [rdi]"
    },
    "0f2fdc": {
        "instruction_count": 15,
        "expected_asm": [
            "SB              zero, s11, 0x1ca(458)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDIW           s8, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FEQ.S           s7, f28, f29",
            "FEQ.S           t1, f28, f28",
            "FEQ.S           ra, f29, f29",
            "FLT.S           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "comiss xmm3, xmm4"
    },
    "0f2fd2": {
        "instruction_count": 15,
        "expected_asm": [
            "SB              zero, s11, 0x1ca(458)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDIW           s8, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FEQ.S           s7, f28, f29",
            "FEQ.S           t1, f28, f28",
            "FEQ.S           ra, f29, f29",
            "FLT.S           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "comiss xmm2, xmm2"
    },
    "0f2f0f": {
        "instruction_count": 15,
        "expected_asm": [
            "SB              zero, s11, 0x1ca(458)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDIW           s8, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v17",
            "FLW             f29, a0, 0x0(0)",
            "FEQ.S           s7, f28, f29",
            "FEQ.S           t3, f28, f28",
            "FEQ.S           t1, f29, f29",
            "FLT.S           s5, f28, f29",
            "AND             t1, t1, t3",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "OR              s5, s5, t1",
            "OR              s7, s7, t1"
        ],
        "disassembly": "comiss xmm1, [rdi]"
    },
    "0f2edc": {
        "instruction_count": 15,
        "expected_asm": [
            "SB              zero, s11, 0x1ca(458)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDIW           s8, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FEQ.S           s7, f28, f29",
            "FEQ.S           t1, f28, f28",
            "FEQ.S           ra, f29, f29",
            "FLT.S           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "ucomiss xmm3, xmm4"
    },
    "0f2ed2": {
        "instruction_count": 15,
        "expected_asm": [
            "SB              zero, s11, 0x1ca(458)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDIW           s8, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FEQ.S           s7, f28, f29",
            "FEQ.S           t1, f28, f28",
            "FEQ.S           ra, f29, f29",
            "FLT.S           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "ucomiss xmm2, xmm2"
    },
    "0f2e0f": {
        "instruction_count": 15,
        "expected_asm": [
            "SB              zero, s11, 0x1ca(458)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDIW           s8, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v17",
            "FLW             f29, a0, 0x0(0)",
            "FEQ.S           s7, f28, f29",
            "FEQ.S           t3, f28, f28",
            "FEQ.S           t1, f29, f29",
            "FLT.S           s5, f28, f29",
            "AND             t1, t1, t3",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "OR              s5, s5, t1",
            "OR              s7, s7, t1"
        ],
        "disassembly": "ucomiss xmm1, [rdi]"
    },
    "f3480f2ad8": {
        "instruction_count": 3,
        "expected_asm": [
            "FCVT.S.L        f28, t0, dyn",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.S.F        v19, f28"
        ],
        "disassembly": "cvtsi2ss xmm3, rax"
    },
    "f30f2ad0": {
        "instruction_count": 4,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "FCVT.S.W        f28, ra, dyn",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.S.F        v18, f28"
        ],
        "disassembly": "cvtsi2ss xmm2, eax"
    },
    "f30f2a0f": {
        "instruction_count": 4,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "FCVT.S.W        f28, ra, dyn",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.S.F        v17, f28"
        ],
        "disassembly": "cvtsi2ss xmm1, [rdi]"
    },
    "f3480f2dc3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "FCVT.L.S        t0, f28, dyn"
        ],
        "disassembly": "cvtss2si rax, xmm3"
    },
    "f30f2dc2": {
        "instruction_count": 5,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "FCVT.W.S        ra, f28, dyn",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "cvtss2si eax, xmm2"
    },
    "f30f2d07": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v2",
            "FCVT.W.S        ra, f28, dyn",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "cvtss2si eax, [rdi]"
    },
    "f3480f2d07": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v2",
            "FCVT.L.S        t0, f28, dyn"
        ],
        "disassembly": "cvtss2si rax, dword ptr [rdi]"
    },
    "f3480f2cc3": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "FCVT.L.S        t0, f28, rtz",
            "FCLASS.S        ra, f28",
            "ANDI            ra, ra, 0x381(897)",
            "BEQ             ra, zero, 0x10(16)",
            "ADDIW           t0, zero, 0x1(1)",
            "SLLI            t0, t0, 0x1f(31)",
            "SLLI            t0, t0, 0x20(32)"
        ],
        "disassembly": "cvttss2si rax, xmm3"
    },
    "f30f2cc2": {
        "instruction_count": 10,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "FCVT.W.S        ra, f28, rtz",
            "FCLASS.S        t1, f28",
            "ANDI            t1, t1, 0x381(897)",
            "BEQ             t1, zero, 0xc(12)",
            "ADDIW           ra, zero, 0x1(1)",
            "SLLI            ra, ra, 0x1f(31)",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "cvttss2si eax, xmm2"
    },
    "f30f2c07": {
        "instruction_count": 12,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v2",
            "FCVT.W.S        ra, f28, rtz",
            "FCLASS.S        t1, f28",
            "ANDI            t1, t1, 0x381(897)",
            "BEQ             t1, zero, 0xc(12)",
            "ADDIW           ra, zero, 0x1(1)",
            "SLLI            ra, ra, 0x1f(31)",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "cvttss2si eax, [rdi]"
    },
    "f3480f2c07": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v2",
            "FCVT.L.S        t0, f28, rtz",
            "FCLASS.S        ra, f28",
            "ANDI            ra, ra, 0x381(897)",
            "BEQ             ra, zero, 0x10(16)",
            "ADDIW           t0, zero, 0x1(1)",
            "SLLI            t0, t0, 0x1f(31)",
            "SLLI            t0, t0, 0x20(32)"
        ],
        "disassembly": "cvttss2si rax, dword ptr [rdi]"
    },
    "660fe4dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMULHU.VV       v19, v19, v20, none"
        ],
        "disassembly": "pmulhuw xmm3, xmm4"
    },
    "660fe4d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMULHU.VV       v18, v18, v18, none"
        ],
        "disassembly": "pmulhuw xmm2, xmm2"
    },
    "660fe40f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMULHU.VV       v17, v17, v2, none"
        ],
        "disassembly": "pmulhuw xmm1, [rdi]"
    },
    "660ff6dc": {
        "instruction_count": 15,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VWSUBU.VV       v2, v19, v20, none",
            "VSETIVLI        zero, 16, e16, m2, tu, mu",
            "VSRA.VI         v4, v2, 0xf(15), none",
            "VXOR.VV         v2, v2, v4, none",
            "VSUB.VV         v2, v2, v4, none",
            "VSLIDEDOWN.VI   v6, v2, 0x8(8), none",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.I         v4, 0x0(0)",
            "VMV.V.I         v5, 0x0(0)",
            "VREDSUM.VS      v4, v2, v4, none",
            "VREDSUM.VS      v5, v6, v5, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDE1UP.VX    v2, v5, zero, none",
            "VOR.VV          v19, v2, v4, none"
        ],
        "disassembly": "psadbw xmm3, xmm4"
    },
    "660ff6d2": {
        "instruction_count": 15,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VWSUBU.VV       v2, v18, v18, none",
            "VSETIVLI        zero, 16, e16, m2, tu, mu",
            "VSRA.VI         v4, v2, 0xf(15), none",
            "VXOR.VV         v2, v2, v4, none",
            "VSUB.VV         v2, v2, v4, none",
            "VSLIDEDOWN.VI   v6, v2, 0x8(8), none",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.I         v4, 0x0(0)",
            "VMV.V.I         v5, 0x0(0)",
            "VREDSUM.VS      v4, v2, v4, none",
            "VREDSUM.VS      v5, v6, v5, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDE1UP.VX    v2, v5, zero, none",
            "VOR.VV          v18, v2, v4, none"
        ],
        "disassembly": "psadbw xmm2, xmm2"
    },
    "660ff60f": {
        "instruction_count": 16,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v7, a0, none, 1",
            "VWSUBU.VV       v2, v17, v7, none",
            "VSETIVLI        zero, 16, e16, m2, tu, mu",
            "VSRA.VI         v4, v2, 0xf(15), none",
            "VXOR.VV         v2, v2, v4, none",
            "VSUB.VV         v2, v2, v4, none",
            "VSLIDEDOWN.VI   v6, v2, 0x8(8), none",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.I         v4, 0x0(0)",
            "VMV.V.I         v5, 0x0(0)",
            "VREDSUM.VS      v4, v2, v4, none",
            "VREDSUM.VS      v5, v6, v5, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDE1UP.VX    v2, v5, zero, none",
            "VOR.VV          v17, v2, v4, none"
        ],
        "disassembly": "psadbw xmm1, [rdi]"
    },
    "660fe0dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VAADDU.VV       v19, v19, v20, none"
        ],
        "disassembly": "pavgb xmm3, xmm4"
    },
    "660fe0d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VAADDU.VV       v18, v18, v18, none"
        ],
        "disassembly": "pavgb xmm2, xmm2"
    },
    "660fe00f": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VAADDU.VV       v17, v17, v2, none"
        ],
        "disassembly": "pavgb xmm1, [rdi]"
    },
    "660fe3dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VAADDU.VV       v19, v19, v20, none"
        ],
        "disassembly": "pavgw xmm3, xmm4"
    },
    "660fe3d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VAADDU.VV       v18, v18, v18, none"
        ],
        "disassembly": "pavgw xmm2, xmm2"
    },
    "660fe30f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VAADDU.VV       v17, v17, v2, none"
        ],
        "disassembly": "pavgw xmm1, [rdi]"
    },
    "660fdedc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMAXU.VV        v19, v19, v20, none"
        ],
        "disassembly": "pmaxub xmm3, xmm4"
    },
    "660fded2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMAXU.VV        v18, v18, v18, none"
        ],
        "disassembly": "pmaxub xmm2, xmm2"
    },
    "660fde0f": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VMAXU.VV        v17, v17, v2, none"
        ],
        "disassembly": "pmaxub xmm1, [rdi]"
    },
    "660feedc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMAX.VV         v19, v19, v20, none"
        ],
        "disassembly": "pmaxsw xmm3, xmm4"
    },
    "660feed2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMAX.VV         v18, v18, v18, none"
        ],
        "disassembly": "pmaxsw xmm2, xmm2"
    },
    "660fee0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMAX.VV         v17, v17, v2, none"
        ],
        "disassembly": "pmaxsw xmm1, [rdi]"
    },
    "660fdadc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMINU.VV        v19, v19, v20, none"
        ],
        "disassembly": "pminub xmm3, xmm4"
    },
    "660fdad2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMINU.VV        v18, v18, v18, none"
        ],
        "disassembly": "pminub xmm2, xmm2"
    },
    "660fda0f": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VMINU.VV        v17, v17, v2, none"
        ],
        "disassembly": "pminub xmm1, [rdi]"
    },
    "660feadc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMIN.VV         v19, v19, v20, none"
        ],
        "disassembly": "pminsw xmm3, xmm4"
    },
    "660fead2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMIN.VV         v18, v18, v18, none"
        ],
        "disassembly": "pminsw xmm2, xmm2"
    },
    "660fea0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMIN.VV         v17, v17, v2, none"
        ],
        "disassembly": "pminsw xmm1, [rdi]"
    },
    "f30f10dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v19, v20"
        ],
        "disassembly": "movss xmm3, xmm4"
    },
    "f30f10d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v18, v18"
        ],
        "disassembly": "movss xmm2, xmm2"
    },
    "f30f110f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VSE8.V          v17, a0, none, 1"
        ],
        "disassembly": "movss [rdi], xmm1"
    },
    "f30f100f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v17, 0x0(0)",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VMV.V.V         v17, v2"
        ],
        "disassembly": "movss xmm1, dword ptr [rdi]"
    },
    "0f28dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v19, v20"
        ],
        "disassembly": "movaps xmm3, xmm4"
    },
    "0f28d2": {
        "instruction_count": 0,
        "expected_asm": [],
        "disassembly": "movaps xmm2, xmm2"
    },
    "0f290f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v17, a0, none, 1"
        ],
        "disassembly": "movaps [rdi], xmm1"
    },
    "0f280f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v17, a0, none, 1"
        ],
        "disassembly": "movaps xmm1, [rdi]"
    },
    "0f10dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v19, v20"
        ],
        "disassembly": "movups xmm3, xmm4"
    },
    "0f10d2": {
        "instruction_count": 0,
        "expected_asm": [],
        "disassembly": "movups xmm2, xmm2"
    },
    "0f110f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v17, a0, none, 1"
        ],
        "disassembly": "movups [rdi], xmm1"
    },
    "0f100f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v17, a0, none, 1"
        ],
        "disassembly": "movups xmm1, [rdi]"
    },
    "0f131f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VSE8.V          v19, a0, none, 1"
        ],
        "disassembly": "movlps [rdi], xmm3"
    },
    "0f121f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "movlps xmm3, [rdi]"
    },
    "0f171f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEDOWN.VI   v2, v19, 0x1(1), none",
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VSE8.V          v2, a0, none, 1"
        ],
        "disassembly": "movhps qword ptr [rdi], xmm3"
    },
    "0f161f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v19, v2, 0x1(1), none"
        ],
        "disassembly": "movhps xmm3, [rdi]"
    },
    "0f16dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v19, v20, 0x1(1), none"
        ],
        "disassembly": "movlhps xmm3, xmm4"
    },
    "0f16d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.V         v2, v18",
            "VSLIDEUP.VI     v18, v2, 0x1(1), none"
        ],
        "disassembly": "movlhps xmm2, xmm2"
    },
    "0f12dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VSLIDEDOWN.VI   v19, v20, 0x1(1), none"
        ],
        "disassembly": "movhlps xmm3, xmm4"
    },
    "0f12d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VSLIDEDOWN.VI   v18, v18, 0x1(1), none"
        ],
        "disassembly": "movhlps xmm2, xmm2"
    },
    "0f50c2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMSLT.VX        v2, v18, zero, none",
            "VMV.X.S         ra, v2",
            "ANDI            ra, ra, 0xf(15)",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "movmskps eax, xmm2"
    },
    "480f50c2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMSLT.VX        v2, v18, zero, none",
            "VMV.X.S         ra, v2",
            "ANDI            ra, ra, 0xf(15)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "movmskps rax, xmm2"
    },
    "660fd7c2": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMSLT.VX        v2, v18, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.X.S         ra, v2",
            "ZEXT.H          ra, ra",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "pmovmskb eax, xmm2"
    },
    "66480fd7c2": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMSLT.VX        v2, v18, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.X.S         ra, v2",
            "ZEXT.H          ra, ra",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "pmovmskb eax, xmm2"
    },
    "f30fc2dc00": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FEQ.S           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, xmm4, 0x00"
    },
    "f30fc2dc01": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FLT.S           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, xmm4, 0x01"
    },
    "f30fc2dc02": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FLE.S           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, xmm4, 0x02"
    },
    "f30fc2dc03": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, xmm4, 0x03"
    },
    "f30fc2dc04": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FEQ.S           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, xmm4, 0x04"
    },
    "f30fc2dc05": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLE.S           t1, f29, f28",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, xmm4, 0x05"
    },
    "f30fc2dc06": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLT.S           t1, f29, f28",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, xmm4, 0x06"
    },
    "f30fc2dc07": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v20",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTIU           ra, ra, 0x1(1)",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, xmm4, 0x07"
    },
    "f30fc2d200": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FEQ.S           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v18, ra"
        ],
        "disassembly": "cmpss xmm2, xmm2, 0x00"
    },
    "f30fc2d201": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FLT.S           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v18, ra"
        ],
        "disassembly": "cmpss xmm2, xmm2, 0x01"
    },
    "f30fc2d202": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FLE.S           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v18, ra"
        ],
        "disassembly": "cmpss xmm2, xmm2, 0x02"
    },
    "f30fc2d203": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "SUB             ra, zero, ra",
            "VMV.S.X         v18, ra"
        ],
        "disassembly": "cmpss xmm2, xmm2, 0x03"
    },
    "f30fc2d204": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FEQ.S           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v18, ra"
        ],
        "disassembly": "cmpss xmm2, xmm2, 0x04"
    },
    "f30fc2d205": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLE.S           t1, f29, f28",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v18, ra"
        ],
        "disassembly": "cmpss xmm2, xmm2, 0x05"
    },
    "f30fc2d206": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLT.S           t1, f29, f28",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v18, ra"
        ],
        "disassembly": "cmpss xmm2, xmm2, 0x06"
    },
    "f30fc2d207": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v18",
            "VFMV.F.S        f29, v18",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTIU           ra, ra, 0x1(1)",
            "SUB             ra, zero, ra",
            "VMV.S.X         v18, ra"
        ],
        "disassembly": "cmpss xmm2, xmm2, 0x07"
    },
    "f30fc21f00": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v2",
            "FEQ.S           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, [rdi], 0x00"
    },
    "f30fc21f01": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v2",
            "FLT.S           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, [rdi], 0x01"
    },
    "f30fc21f02": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v2",
            "FLE.S           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, [rdi], 0x02"
    },
    "f30fc21f03": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v2",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, [rdi], 0x03"
    },
    "f30fc21f04": {
        "instruction_count": 16,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v2",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FEQ.S           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, [rdi], 0x04"
    },
    "f30fc21f05": {
        "instruction_count": 15,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v2",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLE.S           t1, f29, f28",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, [rdi], 0x05"
    },
    "f30fc21f06": {
        "instruction_count": 15,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v2",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLT.S           t1, f29, f28",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, [rdi], 0x06"
    },
    "f30fc21f07": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f28, v19",
            "VFMV.F.S        f29, v2",
            "FCLASS.S        ra, f28",
            "FCLASS.S        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTIU           ra, ra, 0x1(1)",
            "SUB             ra, zero, ra",
            "VMV.S.X         v19, ra"
        ],
        "disassembly": "cmpss xmm3, [rdi], 0x07"
    },
    "0fc2dc00": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFEQ.VV        v0, v19, v20, none",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, xmm4, 0x00"
    },
    "0fc2dc01": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFLT.VV        v0, v19, v20, none",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, xmm4, 0x01"
    },
    "0fc2dc02": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFLE.VV        v0, v19, v20, none",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, xmm4, 0x02"
    },
    "0fc2dc03": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v19, v19, none",
            "VMFNE.VV        v4, v20, v20, none",
            "VMOR.MM         v0, v3, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, xmm4, 0x03"
    },
    "0fc2dc04": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v19, v19, none",
            "VMFNE.VV        v4, v20, v20, none",
            "VMFNE.VV        v0, v19, v20, none",
            "VMOR.MM         v0, v0, v3",
            "VMOR.MM         v0, v0, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, xmm4, 0x04"
    },
    "0fc2dc05": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v19, v19, none",
            "VMFNE.VV        v4, v20, v20, none",
            "VMFLE.VV        v0, v20, v19, none",
            "VMOR.MM         v0, v0, v3",
            "VMOR.MM         v0, v0, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, xmm4, 0x05"
    },
    "0fc2dc06": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v19, v19, none",
            "VMFNE.VV        v4, v20, v20, none",
            "VMFLT.VV        v0, v20, v19, none",
            "VMOR.MM         v0, v0, v3",
            "VMOR.MM         v0, v0, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, xmm4, 0x06"
    },
    "0fc2dc07": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFEQ.VV        v3, v19, v19, none",
            "VMFEQ.VV        v4, v20, v20, none",
            "VMAND.MM        v0, v3, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, xmm4, 0x07"
    },
    "0fc2d200": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFEQ.VV        v0, v18, v18, none",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "cmpps xmm2, xmm2, 0x00"
    },
    "0fc2d201": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFLT.VV        v0, v18, v18, none",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "cmpps xmm2, xmm2, 0x01"
    },
    "0fc2d202": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFLE.VV        v0, v18, v18, none",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "cmpps xmm2, xmm2, 0x02"
    },
    "0fc2d203": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v18, v18, none",
            "VMFNE.VV        v4, v18, v18, none",
            "VMOR.MM         v0, v3, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "cmpps xmm2, xmm2, 0x03"
    },
    "0fc2d204": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v18, v18, none",
            "VMFNE.VV        v4, v18, v18, none",
            "VMFNE.VV        v0, v18, v18, none",
            "VMOR.MM         v0, v0, v3",
            "VMOR.MM         v0, v0, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "cmpps xmm2, xmm2, 0x04"
    },
    "0fc2d205": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v18, v18, none",
            "VMFNE.VV        v4, v18, v18, none",
            "VMFLE.VV        v0, v18, v18, none",
            "VMOR.MM         v0, v0, v3",
            "VMOR.MM         v0, v0, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "cmpps xmm2, xmm2, 0x05"
    },
    "0fc2d206": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v18, v18, none",
            "VMFNE.VV        v4, v18, v18, none",
            "VMFLT.VV        v0, v18, v18, none",
            "VMOR.MM         v0, v0, v3",
            "VMOR.MM         v0, v0, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "cmpps xmm2, xmm2, 0x06"
    },
    "0fc2d207": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFEQ.VV        v3, v18, v18, none",
            "VMFEQ.VV        v4, v18, v18, none",
            "VMAND.MM        v0, v3, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "cmpps xmm2, xmm2, 0x07"
    },
    "0fc21f00": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v5, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFEQ.VV        v0, v19, v5, none",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, [rdi], 0x00"
    },
    "0fc21f01": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v5, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFLT.VV        v0, v19, v5, none",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, [rdi], 0x01"
    },
    "0fc21f02": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v5, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFLE.VV        v0, v19, v5, none",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, [rdi], 0x02"
    },
    "0fc21f03": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v5, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v19, v19, none",
            "VMFNE.VV        v4, v5, v5, none",
            "VMOR.MM         v0, v3, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, [rdi], 0x03"
    },
    "0fc21f04": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v5, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v19, v19, none",
            "VMFNE.VV        v4, v5, v5, none",
            "VMFNE.VV        v0, v19, v5, none",
            "VMOR.MM         v0, v0, v3",
            "VMOR.MM         v0, v0, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, [rdi], 0x04"
    },
    "0fc21f05": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v5, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v19, v19, none",
            "VMFNE.VV        v4, v5, v5, none",
            "VMFLE.VV        v0, v5, v19, none",
            "VMOR.MM         v0, v0, v3",
            "VMOR.MM         v0, v0, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, [rdi], 0x05"
    },
    "0fc21f06": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v5, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFNE.VV        v3, v19, v19, none",
            "VMFNE.VV        v4, v5, v5, none",
            "VMFLT.VV        v0, v5, v19, none",
            "VMOR.MM         v0, v0, v3",
            "VMOR.MM         v0, v0, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, [rdi], 0x06"
    },
    "0fc21f07": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v5, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMFEQ.VV        v3, v19, v19, none",
            "VMFEQ.VV        v4, v5, v5, none",
            "VMAND.MM        v0, v3, v4",
            "VMV.V.I         v2, 0x0(0)",
            "VOR.VI          v2, v2, 0xffffffff(-1), v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "cmpps xmm3, [rdi], 0x07"
    },
    "0fc6dc00": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VRGATHEREI16.VV v3, v19, v2, none",
            "VRGATHEREI16.VV v4, v20, v2, none",
            "VSLIDEUP.VI     v3, v4, 0x2(2), none",
            "VMV.V.V         v19, v3"
        ],
        "disassembly": "shufps xmm3, xmm4, 0x00"
    },
    "0fc6d200": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VRGATHER.VI     v2, v18, 0x0(0), none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "shufps xmm2, xmm2, 0x00"
    },
    "0fc61f00": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VRGATHEREI16.VV v3, v19, v2, none",
            "VMV.V.I         v5, 0x0(0)",
            "VLUXEI8.V       v4, v5, a0, none, 1",
            "VSLIDEUP.VI     v3, v4, 0x2(2), none",
            "VMV.V.V         v19, v3"
        ],
        "disassembly": "shufps xmm3, [rdi], 0x00"
    },
    "0fc6dce4": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x10(16)",
            "VMV.V.X         v2, ra",
            "VRGATHEREI16.VV v3, v19, v2, none",
            "LUI             t1, 0x30(48)",
            "ADDIW           t1, t1, 0x2(2)",
            "VMV.V.X         v2, t1",
            "VRGATHEREI16.VV v4, v20, v2, none",
            "VSLIDEUP.VI     v3, v4, 0x2(2), none",
            "VMV.V.V         v19, v3"
        ],
        "disassembly": "shufps xmm3, xmm4, 0xE4"
    },
    "0fc6d2e4": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "LUI             ra, 0x18(24)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "VMV.S.X         v3, ra",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VRGATHEREI16.VV v2, v18, v3, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "shufps xmm2, xmm2, 0xE4"
    },
    "0fc61fe4": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "LUI             ra, 0x10(16)",
            "VMV.V.X         v2, ra",
            "VRGATHEREI16.VV v3, v19, v2, none",
            "LUI             t3, 0x1(1)",
            "ADDIW           t3, t3, 0xfffffc08(-1016)",
            "VMV.V.X         v5, t3",
            "VLUXEI8.V       v4, v5, a0, none, 1",
            "VSLIDEUP.VI     v3, v4, 0x2(2), none",
            "VMV.V.V         v19, v3"
        ],
        "disassembly": "shufps xmm3, [rdi], 0xE4"
    },
    "0f15dc": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v0, 0x5(5)",
            "VIOTA.M         v3, v0, none",
            "VADD.VI         v3, v3, 0x2(2), none",
            "VRGATHER.VV     v2, v19, v3, v0.t",
            "VMV.V.I         v0, 0xa(10)",
            "VIOTA.M         v3, v0, none",
            "VADD.VI         v3, v3, 0x2(2), none",
            "VRGATHER.VV     v2, v20, v3, v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "unpckhps xmm3, xmm4"
    },
    "0f15d2": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v0, 0x5(5)",
            "VIOTA.M         v3, v0, none",
            "VADD.VI         v3, v3, 0x2(2), none",
            "VRGATHER.VV     v2, v18, v3, v0.t",
            "VMV.V.I         v0, 0xa(10)",
            "VIOTA.M         v3, v0, none",
            "VADD.VI         v3, v3, 0x2(2), none",
            "VRGATHER.VV     v2, v18, v3, v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "unpckhps xmm2, xmm2"
    },
    "0f151f": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v4, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v0, 0x5(5)",
            "VIOTA.M         v3, v0, none",
            "VADD.VI         v3, v3, 0x2(2), none",
            "VRGATHER.VV     v2, v19, v3, v0.t",
            "VMV.V.I         v0, 0xa(10)",
            "VIOTA.M         v3, v0, none",
            "VADD.VI         v3, v3, 0x2(2), none",
            "VRGATHER.VV     v2, v4, v3, v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "unpckhps xmm3, [rdi]"
    },
    "0f14dc": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VWADDU.VX       v2, v19, zero, none",
            "VWADDU.VX       v4, v20, zero, none",
            "VSLIDE1UP.VX    v6, v4, zero, none",
            "VOR.VV          v19, v6, v2, none"
        ],
        "disassembly": "unpcklps xmm3, xmm4"
    },
    "0f14d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VWADDU.VX       v2, v18, zero, none",
            "VSLIDE1UP.VX    v6, v2, zero, none",
            "VOR.VV          v18, v6, v2, none"
        ],
        "disassembly": "unpcklps xmm2, xmm2"
    },
    "0f141f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v7, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VWADDU.VX       v2, v19, zero, none",
            "VWADDU.VX       v4, v7, zero, none",
            "VSLIDE1UP.VX    v6, v4, zero, none",
            "VOR.VV          v19, v6, v2, none"
        ],
        "disassembly": "unpcklps xmm3, [rdi]"
    }
}