/*
 * Copyright 2018-2021 NXP
 *
 * SPDX-License-Identifier: BSD-3-clause
 * Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:
 * 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF 
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/

#include "sysdep.h"
#include "apex-opc.h"

const apex_opc_info_t apex_APC_32b_opc_info[] =
{
		/*Load and Store instructions*/
	{        "lb", 0, 0x18000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{       "lbu", 0, 0x1A000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{  		 "lh", 0, 0x1C000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{       "lhu", 0, 0x20000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{        "lw", 0, 0x22000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{      	 "sb", 0, 0x26000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{        "sh", 0, 0x28000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{        "sw", 0, 0x2A000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{    "lbpost", 0, 0x00000022U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{	"lbupost", 0, 0x00000023U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  	 "lhpost", 0, 0x00000024U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  	"lhupost", 0, 0x00000025U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{    	"lhi", 0, 0x1E000000U, OPERAND_FIRST|OPERAND_IMM},
	{    "lwpost", 0, 0x00000026U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{    "sbpost", 0, 0x00000027U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{    "shpost", 0, 0x00000028U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{    "swpost", 0, 0x00000029U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
			/*ACP Integer instructions*/
	{		"add", 0, 0x00000003U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "addx", 0, 0x00000004U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{	   "addi", 0, 0x04000000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{     "addix", 0, 0x04200000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{     "addui", 0, 0x06000000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{    "adduix", 0, 0x06200000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{     	"sub", 0, 0x0000001BU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "subx", 0, 0x0000001CU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "subi", 0, 0x04400000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{     "subix", 0, 0x04600000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{     "subui", 0, 0x06400000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{    "subuix", 0, 0x06600000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{       "sll", 0, 0x00000015U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "slli", 0, 0x0000001FU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "ssll", 0, 0x00000031U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{     "sslli", 0, 0x00000034U, OPERAND_SECOND|OPERAND_THIRD_EXT_1},
	{ 	   "ssla", 0, 0x00000032U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{     "sslai", 0, 0x00000035U, OPERAND_SECOND|OPERAND_THIRD_EXT_1},
	{       "sra", 0, 0x00000019U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "srai", 0, 0x00000020U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{       "srl", 0, 0x0000001AU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "srli", 0, 0x00000021U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{        "rl", 0, 0x00000033U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{       "rli", 0, 0x00000036U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "srlo", 0, 0x00000042U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{   "add_sll", 0, 0x02000001U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "add_sra", 0, 0x02000002U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "add_srl", 0, 0x02000003U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{  "addx_sll", 0, 0x02000005U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{  "addx_sra", 0, 0x02000006U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{  "addx_srl", 0, 0x02000007U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "sub_sll", 0, 0x02000009U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "sub_sra", 0, 0x0200000AU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "sub_srl", 0, 0x0200000BU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{  "subx_sll", 0, 0x0200000DU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{  "subx_sra", 0, 0x0200000EU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{  "subx_srl", 0, 0x0200000FU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "and_sll", 0, 0x02000011U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "and_sra", 0, 0x02000012U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "and_srl", 0, 0x02000013U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{    "or_sll", 0, 0x02000015U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{    "or_sra", 0, 0x02000016U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{    "or_srl", 0, 0x02000017U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "xor_sll", 0, 0x02000019U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "xor_sra", 0, 0x0200001AU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "xor_srl", 0, 0x0200001BU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "xtd_sll", 0, 0x0200001DU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "xtd_sra", 0, 0x0200001EU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   "xtd_srl", 0, 0x0200001FU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{   	"xtd", 0, 0x0000001EU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "xtdi", 0, 0x07600000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{    "hadduu", 0, 0x00000038U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{    "haddss", 0, 0x00000039U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{   "rhadduu", 0, 0x0000003AU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{   "rhaddss", 0, 0x0000003BU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  "abs_diff", 0, 0x0000003CU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{ "abs_diffu", 0, 0x0000003DU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{   "add_sat", 0, 0x0000003EU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  "add_satu", 0, 0x0000003FU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{   "sub_sat", 0, 0x00000040U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  "sub_satu", 0, 0x00000041U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{       "clb", 0, 0x00000007U, OPERAND_FIRST|OPERAND_SECOND},
	{       "clz", 0, 0x0000002FU, OPERAND_FIRST|OPERAND_SECOND},
	{      "pcnt", 0, 0x00000030U, OPERAND_FIRST|OPERAND_SECOND},
	{       "abs", 0, 0x00000037U, OPERAND_FIRST|OPERAND_SECOND},
	{       "sel", 0, 0x34000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD|OPERAND_FOURTH},
	{  "mulss_lo", 0, 0x00000044U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  "mulss_hi", 0, 0x00000144U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  "mulsu_lo", 0, 0x00000045U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  "mulsu_hi", 0, 0x00000145U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  "muluu_lo", 0, 0x00000046U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{  "muluu_hi", 0, 0x00000146U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{    "lmulss", 0, 0x00000009U, OPERAND_SECOND|OPERAND_THIRD},
	{    "lmulsu", 0, 0x0000000AU, OPERAND_SECOND|OPERAND_THIRD},
	{    "lmuluu", 0, 0x0000000BU, OPERAND_SECOND|OPERAND_THIRD},
		/*ACP Logical instructions*/
	{       "and", 0, 0x00000005U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "andi", 0, 0x06800000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{      "andi", 0, 0x2C000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{        "or", 0, 0x0000000DU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{       "ori", 0, 0x06A00000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{       "ori", 0, 0x27000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{       "xor", 0, 0x0000001DU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "xori", 0, 0x06C00000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{      "xori", 0, 0x30000000U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_C},
	{       "neg", 0, 0x00000006U, OPERAND_FIRST|OPERAND_SECOND},
		/*ACP Comparision instructions*/
	{       "seq", 0, 0x0000000EU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "seqi", 0, 0x04800000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{       "sne", 0, 0x00000018U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "snei", 0, 0x05200000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{       "sge", 0, 0x0000000FU, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "sgei", 0, 0x04A00000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{      "sgeu", 0, 0x00000010U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{     "sgeui", 0, 0x06E00000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{       "sgt", 0, 0x00000011U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "sgti", 0, 0x04C00000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{      "sgtu", 0, 0x00000012U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{     "sgtui", 0, 0x07000000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{       "sle", 0, 0x00000013U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "slei", 0, 0x04E00000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{      "sleu", 0, 0x00000014U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{     "sleui", 0, 0x07000000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{       "slt", 0, 0x00000016U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{      "slti", 0, 0x05000000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{      "sltu", 0, 0x00000017U, OPERAND_FIRST|OPERAND_SECOND|OPERAND_THIRD},
	{     "sltui", 0, 0x07400000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
				/*Control instructions*/
	{      "beqz", 0, 0x08000000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{      "bnez", 0, 0x0A000000U, SHIFT_LEFT(OPERAND_SECOND,1)|OPERAND_IMM},
	{         "j", 0, 0x10000000U, OPERAND_LARGE_IMM},
	{        "jr", 0, 0x16000000U, OPERAND_FIRST},
	{       "jal", 0, 0x12000000U, OPERAND_LARGE_IMM},
	{      "jalr", 0, 0x16000000U, OPERAND_FIRST},
	{        "do", 0, 0x0C000000U, OPERAND_FIRST|OPERAND_IMM},
	{       "doi", 0, 0x0E000000U, OPERAND_I1|OPERAND_I2},
	{     "swbrk", 0, 0x00000000U, 0x00000000U},
	{       "nop", 0, 0x00000000U, 0x00000000U},
	{      "Wait", 0, 0x32000000U, OPERAND_IMM},
	{       	/*On-Chip debugger Instructions*/
			 "mv", 0, 0x0000002EU, OPERAND_SECOND},
	{     "sltui", 0, 0x0000002DU, OPERAND_FIRST},
				/*Vector Stack Instructions*/
	{   "vcspush", 0, 0x00000000U, 0x00000000U},
	{    "vcspop", 0, 0x00000000U, 0x00000000U},
	{   "vcsflip", 0, 0x00000000U, 0x00000000U},
	{   "vcsfpop", 0, 0x00000000U, 0x00000000U},
	{    "vcsref", 0, 0x00000000U, 0x00000000U},
	{"vcsinvrefine", 0, 0x00000000U, 0x00000000U},
	{"vcsptr_get", 0, 0x00000000U, 0x00000000U},
	{"vcsptr_inc", 0, 0x00000000U, 0x00000000U},
	{"vcsptr_set", 0, 0x00000000U, 0x00000000U},
	{   "vcs_set", 0, 0x00000000U, 0x00000000U},
	{      "vcmv", 0, 0x00000000U, 0x00000000U},
	{     "vcinv", 0, 0x00000000U, 0x00000000U},
	{ "vcspush_l", 0, 0x00000000U, 0x00000000U},
	{ "vcspush_l", 0, 0x00000000U, 0x00000000U},
	{    "vcspop", 0, 0x00000000U, 0x00000000U},
	{   "vcsflip", 0, 0x00000000U, 0x00000000U},
	{   "vcsfpop", 0, 0x00000000U, 0x00000000U},
	{    "vcsnop", 0, 0x00000000U, 0x00000000U},
				/*Vector Memory LD/ST instructions*/
	{    	"vlb", 0, 0x00000000U, 0x00000000U},
	{      "vlbu", 0, 0x00000000U, 0x00000000U},
	{       "vlw", 0, 0x00000000U, 0x00000000U},
	{    	"vsb", 0, 0x00000000U, 0x00000000U},
	{    	"vsw", 0, 0x00000000U, 0x00000000U},
	{      "vclb", 0, 0x00000000U, 0x00000000U},
	{      "vclw", 0, 0x00000000U, 0x00000000U},
	{      "vcsw", 0, 0x00000000U, 0x00000000U},
	{   "vlbpost", 0, 0x00000000U, 0x00000000U},
	{  "vlbupost", 0, 0x00000000U, 0x00000000U},
	{   "vlwpost", 0, 0x00000000U, 0x00000000U},
	{   "vsbpost", 0, 0x00000000U, 0x00000000U},
	{   "vswpost", 0, 0x00000000U, 0x00000000U},
	{      "vilb", 0, 0x00000000U, 0x00000000U},
	{     "vilbu", 0, 0x00000000U, 0x00000000U},
	{      "vilw", 0, 0x00000000U, 0x00000000U},
	{      "visb", 0, 0x00000000U, 0x00000000U},
	{      "visw", 0, 0x00000000U, 0x00000000U},
			/*Vector ALU instructions*/
	{      "vadd", 0, 0x00000000U, 0x00000000U},
	{     "vaddx", 0, 0x00000000U, 0x00000000U},
	{      "vadd", 0, 0x00000000U, 0x00000000U},
	{     "vaddx", 0, 0x00000000U, 0x00000000U},
	{      "vadd", 0, 0x00000000U, 0x00000000U},
	{     "vaddx", 0, 0x00000000U, 0x00000000U},
	{      "vadd", 0, 0x00000000U, 0x00000000U},
	{     "vaddx", 0, 0x00000000U, 0x00000000U},
	{      "vadd", 0, 0x00000000U, 0x00000000U},
	{     "vaddx", 0, 0x00000000U, 0x00000000U},
	{      "vsub", 0, 0x00000000U, 0x00000000U},
	{     "vsubx", 0, 0x00000000U, 0x00000000U},
	{      "vsub", 0, 0x00000000U, 0x00000000U},
	{     "vsubx", 0, 0x00000000U, 0x00000000U},
	{     "vsubr", 0, 0x00000000U, 0x00000000U},
	{      "vsub", 0, 0x00000000U, 0x00000000U},
	{     "vsubx", 0, 0x00000000U, 0x00000000U},
	{      "vsub", 0, 0x00000000U, 0x00000000U},
	{     "vsubx", 0, 0x00000000U, 0x00000000U},
	{      "vand", 0, 0x00000000U, 0x00000000U},
	{       "vor", 0, 0x00000000U, 0x00000000U},
	{      "vxor", 0, 0x00000000U, 0x00000000U},
	{       "vor", 0, 0x00000000U, 0x00000000U},
	{      "vxor", 0, 0x00000000U, 0x00000000U},
	{      "vand", 0, 0x00000000U, 0x00000000U},
	{       "vor", 0, 0x00000000U, 0x00000000U},
	{      "vxor", 0, 0x00000000U, 0x00000000U},
	{      "vxtd", 0, 0x00000000U, 0x00000000U},
	{      "vxtd", 0, 0x00000000U, 0x00000000U},
	{      "vxtd", 0, 0x00000000U, 0x00000000U},
	{   "vhadduu", 0, 0x00000000U, 0x00000000U},
	{   "vhadduu", 0, 0x00000000U, 0x00000000U},
	{   "vhaddss", 0, 0x00000000U, 0x00000000U},
	{   "vhaddss", 0, 0x00000000U, 0x00000000U},
	{  "vrhadduu", 0, 0x00000000U, 0x00000000U},
	{  "vrhadduu", 0, 0x00000000U, 0x00000000U},
	{  "vrhaddss", 0, 0x00000000U, 0x00000000U},
	{  "vrhaddss", 0, 0x00000000U, 0x00000000U},
	{ "vabs_diff", 0, 0x00000000U, 0x00000000U},
	{ "vabs_diff", 0, 0x00000000U, 0x00000000U},
	{"vabs_diffu", 0, 0x00000000U, 0x00000000U},
	{"vabs_diffu", 0, 0x00000000U, 0x00000000U},
	{  "vadd_sat", 0, 0x00000000U, 0x00000000U},
	{  "vadd_sat", 0, 0x00000000U, 0x00000000U},
	{ "vadd_satu", 0, 0x00000000U, 0x00000000U},
	{ "vadd_satu", 0, 0x00000000U, 0x00000000U},
	{  "vsub_sat", 0, 0x00000000U, 0x00000000U},
	{  "vsub_sat", 0, 0x00000000U, 0x00000000U},
	{ "vsub_satu", 0, 0x00000000U, 0x00000000U},
	{ "vsub_satu", 0, 0x00000000U, 0x00000000U},
	{      "vsat", 0, 0x00000000U, 0x00000000U},
	{      "vsat", 0, 0x00000000U, 0x00000000U},
	{      "vsat", 0, 0x00000000U, 0x00000000U},
	{      "vsat", 0, 0x00000000U, 0x00000000U},
	{      "vabs", 0, 0x00000000U, 0x00000000U},
	{      "vclz", 0, 0x00000000U, 0x00000000U},
	{      "vcld", 0, 0x00000000U, 0x00000000U},
	{     "vpcnt", 0, 0x00000000U, 0x00000000U},
	{   "vacc32u", 0, 0x00000000U, 0x00000000U},
	{"vacc32u_sl8", 0, 0x00000000U, 0x00000000U},
	{   "vacc32s", 0, 0x00000000U, 0x00000000U},
	{"vacc32s_sl8", 0, 0x00000000U, 0x00000000U},
	{      "vasb", 0, 0x00000000U, 0x00000000U},
	{      "vasb", 0, 0x00000000U, 0x00000000U},
	{      "vasb", 0, 0x00000000U, 0x00000000U},
	{     "vasbs", 0, 0x00000000U, 0x00000000U},
	{     "vasbs", 0, 0x00000000U, 0x00000000U},
	{     "vasbs", 0, 0x00000000U, 0x00000000U},
			/*Vector multiplication instructions*/
	{ "vmul_lulu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_lslu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_lsls", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hulu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_huls", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hslu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hsls", 0, 0x00000000U, 0x00000000U},
	{ "vmul_huhu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hshu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hshs", 0, 0x00000000U, 0x00000000U},
	{      "vmul", 0, 0x00000000U, 0x00000000U},
	{ "vmul_lulu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_lslu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_lsls", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hulu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_huls", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hslu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hsls", 0, 0x00000000U, 0x00000000U},
	{ "vmul_huhu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hshu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hshs", 0, 0x00000000U, 0x00000000U},
	{      "vmul", 0, 0x00000000U, 0x00000000U},
	{ "vmul_lslu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hulu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_huls", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hslu", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hsls", 0, 0x00000000U, 0x00000000U},
	{ "vmul_hshu", 0, 0x00000000U, 0x00000000U},
	{     "vimul", 0, 0x00000000U, 0x00000000U},
	{      "vsll", 0, 0x00000000U, 0x00000000U},
	{      "vsra", 0, 0x00000000U, 0x00000000U},
	{      "vsrl", 0, 0x00000000U, 0x00000000U},
	{     "vssla", 0, 0x00000000U, 0x00000000U},
	{     "vssll", 0, 0x00000000U, 0x00000000U},
	{       "vrl", 0, 0x00000000U, 0x00000000U},
	{      "vsll", 0, 0x00000000U, 0x00000000U},
	{      "vsra", 0, 0x00000000U, 0x00000000U},
	{      "vsrl", 0, 0x00000000U, 0x00000000U},
	{     "vssla", 0, 0x00000000U, 0x00000000U},
	{     "vssll", 0, 0x00000000U, 0x00000000U},
	{       "vrl", 0, 0x00000000U, 0x00000000U},
	{      "vsll", 0, 0x00000000U, 0x00000000U},
	{      "vsra", 0, 0x00000000U, 0x00000000U},
	{     "vssla", 0, 0x00000000U, 0x00000000U},
	{     "vssll", 0, 0x00000000U, 0x00000000U},
	{      "vsrl", 0, 0x00000000U, 0x00000000U},
	{       "vrl", 0, 0x00000000U, 0x00000000U},
	{   "vsrl_ov", 0, 0x00000000U, 0x00000000U},
	{   "vsll_ov", 0, 0x00000000U, 0x00000000U},
	{   "vsrl_vc", 0, 0x00000000U, 0x00000000U},
	{   "vsll_vc", 0, 0x00000000U, 0x00000000U},
	{    "vsllxi", 0, 0x00000000U, 0x00000000U},
	{    "vsraxi", 0, 0x00000000U, 0x00000000U},
	{    "vsrlxi", 0, 0x00000000U, 0x00000000U},
	{     "vsllx", 0, 0x00000000U, 0x00000000U},
	{     "vsrax", 0, 0x00000000U, 0x00000000U},
	{     "vsrlx", 0, 0x00000000U, 0x00000000U},
	{     "vsllx", 0, 0x00000000U, 0x00000000U},
	{     "vsrax", 0, 0x00000000U, 0x00000000U},
	{     "vsrlx", 0, 0x00000000U, 0x00000000U},
	{       "vmv", 0, 0x00000000U, 0x00000000U},
	{      "vmv2", 0, 0x00000000U, 0x00000000U},
	{       "vli", 0, 0x00000000U, 0x00000000U},
	{     "vmrhi", 0, 0x00000000U, 0x00000000U},
	{      "vmrh", 0, 0x00000000U, 0x00000000U},
	{      "vmrb", 0, 0x00000000U, 0x00000000U},
	{     "vmrbu", 0, 0x00000000U, 0x00000000U},
			/*Vector condition register instructions*/
	{     "vcand", 0, 0x00000000U, 0x00000000U},
	{      "vcor", 0, 0x00000000U, 0x00000000U},
	{     "vcxor", 0, 0x00000000U, 0x00000000U},
	{      "vcsr", 0, 0x00000000U, 0x00000000U},
	{      "vcsl", 0, 0x00000000U, 0x00000000U},
	{     "vcand", 0, 0x00000000U, 0x00000000U},
	{      "vcor", 0, 0x00000000U, 0x00000000U},
	{     "vcxor", 0, 0x00000000U, 0x00000000U},
	{     "vcinv", 0, 0x00000000U, 0x00000000U},
	{      "vcmv", 0, 0x00000000U, 0x00000000U},
	{      "vcsr", 0, 0x00000000U, 0x00000000U},
	{      "vcsl", 0, 0x00000000U, 0x00000000U},
	{      "vmvc", 0, 0x00000000U, 0x00000000U},
	{      "vmvc", 0, 0x00000000U, 0x00000000U},
	{       "vwe", 0, 0x00000000U, 0x00000000U},
	{       "vwe", 0, 0x00000000U, 0x00000000U},
	{       "vwe", 0, 0x00000000U, 0x00000000U},
	{       "vwe", 0, 0x00000000U, 0x00000000U},
	{       "vwe", 0, 0x00000000U, 0x00000000U},
	{      "vexi", 0, 0x00000000U, 0x00000000U},
	{     "vexiu", 0, 0x00000000U, 0x00000000U},
	{      "vexr", 0, 0x00000000U, 0x00000000U},
	{     "vexru", 0, 0x00000000U, 0x00000000U},
	{    "vex_vc", 0, 0x00000000U, 0x00000000U},
	{      "vput", 0, 0x00000000U, 0x00000000U},
	{      "vany", 0, 0x00000000U, 0x00000000U},
	{      "vall", 0, 0x00000000U, 0x00000000U},
	{      "vany", 0, 0x00000000U, 0x00000000U},
	{      "vall", 0, 0x00000000U, 0x00000000U},
	{      "vany", 0, 0x00000000U, 0x00000000U},
	{      "vall", 0, 0x00000000U, 0x00000000U},
	{      "vseq", 0, 0x00000000U, 0x00000000U},
	{      "vsne", 0, 0x00000000U, 0x00000000U},
	{      "vsge", 0, 0x00000000U, 0x00000000U},
	{      "vsgt", 0, 0x00000000U, 0x00000000U},
	{      "vsle", 0, 0x00000000U, 0x00000000U},
	{      "vslt", 0, 0x00000000U, 0x00000000U},
	{     "vsgeu", 0, 0x00000000U, 0x00000000U},
	{     "vsgtu", 0, 0x00000000U, 0x00000000U},
	{     "vsleu", 0, 0x00000000U, 0x00000000U},
	{     "vsltu", 0, 0x00000000U, 0x00000000U},
	{      "vseq", 0, 0x00000000U, 0x00000000U},
	{      "vsne", 0, 0x00000000U, 0x00000000U},
	{      "vsge", 0, 0x00000000U, 0x00000000U},
	{      "vsgt", 0, 0x00000000U, 0x00000000U},
	{      "vsle", 0, 0x00000000U, 0x00000000U},
	{      "vslt", 0, 0x00000000U, 0x00000000U},
	{     "vsgeu", 0, 0x00000000U, 0x00000000U},
	{     "vsgtu", 0, 0x00000000U, 0x00000000U},
			/*Vector pointer modification instructions*/
	{      "padd", 0, 0x00000000U, 0x00000000U},
	{       "add", 0, 0x00000000U, 0x00000000U},
	{       "add", 0, 0x00000000U, 0x00000000U},
	{       "mov", 0, 0x00000000U, 0x00000000U},
			/*Vector to vector movement*/
	{     "vmrlv", 0, 0x00000000U, 0x00000000U},
	{     "vmrrv", 0, 0x00000000U, 0x00000000U},
	{     "vmrlr", 0, 0x00000000U, 0x00000000U},
	{     "vmrrr", 0, 0x00000000U, 0x00000000U},
			/*Vector swap*/
	{     "vspge", 0, 0x00000000U, 0x00000000U},
	{     "vspgt", 0, 0x00000000U, 0x00000000U},
	{     "vsple", 0, 0x00000000U, 0x00000000U},
	{     "vsplt", 0, 0x00000000U, 0x00000000U},
	{    "vspgeu", 0, 0x00000000U, 0x00000000U},
	{    "vspgtu", 0, 0x00000000U, 0x00000000U},
	{    "vspleu", 0, 0x00000000U, 0x00000000U},
	{    "vspltU", 0, 0x00000000U, 0x00000000U},
	{  "VSWAP_Op", 0, 0x00000000U, 0x00000000U},
	{      "vsel", 0, 0x00000000U, 0x00000000U},
	{      "vsel", 0, 0x00000000U, 0x00000000U},
	{     "vsleu", 0, 0x00000000U, 0x00000000U},
	{     "vsltu", 0, 0x00000000U, 0x00000000U},
	{      "vsle", 0, 0x00000000U, 0x00000000U},
	{      "vsle", 0, 0x00000000U, 0x00000000U},
			/*Scalar-Vector combined instructions*/
	//TODO:
	{ NULL, 0, 0, 0}
};
