<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="1372">Wafer (electronics)</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Wafer (electronics)</h1>
<hr/>

<p>A <strong>wafer</strong>, also called a <strong>slice</strong> or <strong><a href="Substrate_(electronics)" title="wikilink">substrate</a></strong>,<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a> is a thin slice of <a href="semiconductor_material" title="wikilink">semiconductor material</a>, such as a <a href="crystalline_silicon" title="wikilink">crystalline silicon</a>, used in <a class="uri" href="electronics" title="wikilink">electronics</a> for the <a href="Semiconductor_fabrication" title="wikilink">fabrication</a> of <a href="integrated_circuits" title="wikilink">integrated circuits</a> and in <a class="uri" href="photovoltaics" title="wikilink">photovoltaics</a> for conventional, wafer-based <a href="solar_cell" title="wikilink">solar cells</a>. The wafer serves as the <a href="substrate_(semiconductor)" title="wikilink">substrate</a> for <a class="uri" href="microelectronic" title="wikilink">microelectronic</a> devices built in and over the wafer and undergoes many <a class="uri" href="microfabrication" title="wikilink">microfabrication</a> process steps such as <a href="doping_(semiconductors)" title="wikilink">doping</a> or <a href="ion_implantation" title="wikilink">ion implantation</a>, <a href="Etching_(microfabrication)" title="wikilink">etching</a>, <a href="Thin-film_deposition" title="wikilink">deposition</a> of various materials, and <a href="Photolithography" title="wikilink">photolithographic</a> patterning. Finally the individual microcircuits are separated (<a href="wafer_dicing" title="wikilink">dicing</a>) and <a href="Integrated_circuit_packaging" title="wikilink">packaged</a>.</p>
<h2 id="history">History</h2>

<p>By 1960, silicon wafers were being manufactured in the U.S. by companies such as <a href="MEMC_Electronic_Materials" title="wikilink">MEMC</a>/<a class="uri" href="SunEdison" title="wikilink">SunEdison</a>. In 1965, American engineers Eric O. Ernst, Donald J. Hurd, and Gerard Seeley, while working under <a class="uri" href="IBM" title="wikilink">IBM</a>, filed Patent US3423629A<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a> for the first high-capacity <a href="epitaxy" title="wikilink">epitaxial</a> apparatus.</p>
<h2 id="formation">Formation</h2>
<figure><b>(Figure)</b>
<figcaption>The <a href="Czochralski_process" title="wikilink">Czochralski process</a>.</figcaption>
</figure>
<figure><b>(Figure)</b>
<figcaption>, , , and  wafers</figcaption>
</figure>

<p>Wafers are formed of highly pure (99.9999999% purity),<a class="footnoteRef" href="#fn3" id="fnref3"><sup>3</sup></a> nearly defect-free single <a class="uri" href="crystalline" title="wikilink">crystalline</a> material.<a class="footnoteRef" href="#fn4" id="fnref4"><sup>4</sup></a> One process for forming crystalline wafers is known as <a href="Czochralski_process" title="wikilink">Czochralski growth</a> invented by the Polish chemist <a href="Jan_Czochralski" title="wikilink">Jan Czochralski</a>. In this process, a cylindrical <a class="uri" href="ingot" title="wikilink">ingot</a> of high purity mono crystalline semiconductor, such as silicon or <a class="uri" href="germanium" title="wikilink">germanium</a>, called a <a href="Boule_(crystal)" title="wikilink">boule</a>, is formed by pulling a <a href="seed_crystal" title="wikilink">seed crystal</a> from a '<a href="Zone_melting" title="wikilink">melt</a>'.<a class="footnoteRef" href="#fn5" id="fnref5"><sup>5</sup></a><a class="footnoteRef" href="#fn6" id="fnref6"><sup>6</sup></a> Donor impurity atoms, such as <a class="uri" href="boron" title="wikilink">boron</a> or <a class="uri" href="phosphorus" title="wikilink">phosphorus</a> in the case of silicon, can be added to the molten <a href="Intrinsic_semiconductor" title="wikilink">intrinsic</a> material in precise amounts in order to <a href="Doping_(semiconductor)" title="wikilink">dope</a> the crystal, thus changing it into <a href="N-type_semiconductor" title="wikilink">n-type</a> or <a href="P-type_semiconductor" title="wikilink">p-type</a> <a href="extrinsic_semiconductor" title="wikilink">extrinsic semiconductor</a>.</p>

<p>The boule is then <a href="wikt:sliced" title="wikilink">sliced</a> with a wafer saw (<a href="wire_saw" title="wikilink">wire saw</a>) and <a href="polishing" title="wikilink">polished</a> to form wafers.<a class="footnoteRef" href="#fn7" id="fnref7"><sup>7</sup></a> The size of wafers for photovoltaics is 100–200 mm square and the thickness is 200–300 μm. In the future, 160 μm will be the standard.<a class="footnoteRef" href="#fn8" id="fnref8"><sup>8</sup></a> Electronics use wafer sizes from 100–450 mm diameter. (The largest wafers made have a diameter of 450 mm but are not yet in general use.)</p>
<h2 id="cleaning-texturing-and-etching">Cleaning, texturing and etching</h2>

<p>Wafers are cleaned with <a href="weak_acid" title="wikilink">weak acids</a> to remove unwanted particles, or repair damage caused during the sawing process. When used for <a href="solar_cell" title="wikilink">solar cells</a>, the wafers are textured to create a rough surface to increase their efficiency. The generated PSG (<a href="phosphosilicate_glass" title="wikilink">phosphosilicate glass</a>) is removed from the edge of the wafer in the <a class="uri" href="etching" title="wikilink">etching</a>.<a class="footnoteRef" href="#fn9" id="fnref9"><sup>9</sup></a></p>
<h2 id="wafer-properties">Wafer properties</h2>
<h3 id="standard-wafer-sizes">Standard wafer sizes</h3>
<figure><b>(Figure)</b>
<figcaption>Solar wafers on the conveyor</figcaption>
</figure>
<figure><b>(Figure)</b>
<figcaption>Completed solar wafer</figcaption>
</figure>

<p>Silicon wafers are available in a variety of diameters from 25.4 mm (1 inch) to 300 mm (11.8 inches).<a class="footnoteRef" href="#fn10" id="fnref10"><sup>10</sup></a> <a href="Semiconductor_fabrication_plant" title="wikilink">Semiconductor fabrication plants</a> (also known as <em>fabs</em>) are defined by the diameter of wafers that they are tooled to produce. The diameter has gradually increased to improve throughput and reduce cost with the current state-of-the-art fab using , with a proposal to adopt .<a class="footnoteRef" href="#fn11" id="fnref11"><sup>11</sup></a><a class="footnoteRef" href="#fn12" id="fnref12"><sup>12</sup></a> <a class="uri" href="Intel" title="wikilink">Intel</a>, <a class="uri" href="TSMC" title="wikilink">TSMC</a> and <a class="uri" href="Samsung" title="wikilink">Samsung</a> are separately conducting research to the advent of  "<a class="uri" href="prototype" title="wikilink">prototype</a>" (research) <a href="fab_(semiconductors)" title="wikilink">fabs</a>, though serious hurdles remain.</p>
<ul>
<li></li>
<li>

<p>. Thickness 275 <a class="uri" href="µm" title="wikilink">µm</a>.</p></li>
<li>

<p>. Thickness 375 µm.</p></li>
<li>

<p>. Thickness 525 µm.</p></li>
<li>

<p>or 125 mm (4.9 inch). Thickness 625 µm.</p></li>
<li>150 mm (5.9 inch, usually referred to as "6 inch"). Thickness 675 µm.</li>
<li>200 mm (7.9 inch). Thickness 725 µm.</li>
<li>300 mm (11.8 inch). Thickness 775 µm.</li>
<li>

<p>(17.7 inch). Thickness 925 µm (proposed).<a class="footnoteRef" href="#fn13" id="fnref13"><sup>13</sup></a></p></li>
</ul>

<p>Wafers grown using materials other than silicon will have different thicknesses than a silicon wafer of the same diameter. Wafer thickness is determined by the <a href="mechanical_strength" title="wikilink">mechanical strength</a> of the material used; the wafer must be thick enough to support its own weight without cracking during handling.</p>
<h4 id="historical-increases-of-wafer-size">Historical increases of wafer size</h4>

<p>A unit <a href="wafer_fabrication" title="wikilink">wafer fabrication</a> step, such as an etch step, can produce more chips proportional to the increase in wafer area, while the cost of the unit fabrication step goes up more slowly than the wafer area. This was the cost basis for increasing wafer size. Conversion to 300 mm wafers from 200 mm wafers began in earnest in 2000, and reduced the price per die about 30-40%.<a class="footnoteRef" href="#fn14" id="fnref14"><sup>14</sup></a> However, this was not without significant problems for the industry.</p>
<h4 id="proposed-450mm-transition">Proposed 450mm transition</h4>

<p>There is considerable resistance to the 450 mm transition despite the possible productivity improvement, because of concern about insufficient return on investment.<a class="footnoteRef" href="#fn15" id="fnref15"><sup>15</sup></a> Higher cost semiconductor fabrication equipment for larger wafers increases the cost of 450 mm fabs (semiconductor fabrication facilities or factories). Lithographer <a href="Chris_Mack_(scientist)" title="wikilink">Chris Mack</a> claimed in 2012 that the overall price per die for 450 mm wafers would be reduced by only 10-20% compared to 300 mm wafers, because over 50% of total wafer processing costs are lithography-related. Converting to larger 450 mm wafers would reduce price per die only for process operations such as etch where cost is related to wafer count, not wafer area. Cost for processes such as lithography is proportional to wafer area, and larger wafers would not reduce the lithography contribution to die cost.<a class="footnoteRef" href="#fn16" id="fnref16"><sup>16</sup></a> Nikon plans to deliver 450-mm lithography equipment in 2015, with volume production in 2017.<a class="footnoteRef" href="#fn17" id="fnref17"><sup>17</sup></a><a class="footnoteRef" href="#fn18" id="fnref18"><sup>18</sup></a> In November 2013 <a href="ASML_Holding" title="wikilink">ASML</a> paused development of 450-mm lithography equipment, citing uncertain timing of chipmaker demand.<a class="footnoteRef" href="#fn19" id="fnref19"><sup>19</sup></a></p>

<p>The time-line for 450 mm has not been fixed. Mark Durcan, CEO of <a href="Micron_Technology" title="wikilink">Micron Technology</a>, said in February 2014 that he expects 450 mm adoption to be delayed indefinitely or discontinued. “I am not convinced that 450mm will ever happen but, to the extent that it does, it’s a long way out in the future. There is not a lot of necessity for Micron, at least over the next five years, to be spending a lot of money on 450mm. There is a lot of investment that needs to go on in the equipment community to make that happen. And the value at the end of the day – so that customers would buy that equipment – I think is dubious.”<a class="footnoteRef" href="#fn20" id="fnref20"><sup>20</sup></a> As of March 2014, Intel Corporation expects 450 mm deployment by 2020 (by the end of this decade).<a class="footnoteRef" href="#fn21" id="fnref21"><sup>21</sup></a> Mark LaPedus of semiengineering.com reported in mid-2014 that chipmakers had delayed adoption of 450 mm “for the foreseeable future.” According to this report some observers expect 2018 to 2020, while “G. Dan Hutcheson, chief executive of VLSI Research, doesn’t see 450mm fabs moving into production until 2020 to 2025.”<a class="footnoteRef" href="#fn22" id="fnref22"><sup>22</sup></a></p>

<p>The step up to 300 mm required a major changes, with <a href="automatic_factory" title="wikilink">fully automated factories</a> using 300 mm wafers versus barely automated factories for the 200 mm wafers. These major investments were undertaken in the <a href="economic_downturn" title="wikilink">economic downturn</a> following the <a href="dot-com_bubble" title="wikilink">dot-com bubble</a>, resulting in huge resistance to upgrading to 450 mm by the original timeframe. Other initial technical problems in the ramp up to 300 mm included vibrational effects, gravitational bending (sag), and problems with flatness. Among the new problems in the ramp up to 450 mm are that the crystal ingots will be 3 times heavier (total weight a metric ton) and take 2-4 times longer to cool, and the process time will be double.<a class="footnoteRef" href="#fn23" id="fnref23"><sup>23</sup></a> All told, the development of 450 mm wafers requires significant engineering, time, and cost to overcome.</p>
<h3 id="analytical-die-count-estimation">Analytical die count estimation</h3>

<p>In order to minimize the cost per <a href="die_(integrated_circuit)" title="wikilink">die</a>, manufacturers wish to maximize the number of dies that can be made from a single wafer; dies always have a square or rectangular shape due to the constraint of <a href="wafer_dicing" title="wikilink">wafer dicing</a>. In general, this is a <a href="Computational_complexity_theory" title="wikilink">computationally complex</a> problem with no analytical solution, dependent on both the area of the dies as well as their <a href="aspect_ratio" title="wikilink">aspect ratio</a> (square or rectangular) and other considerations such as <a href="Die_preparation#Semiconductor-die_cutting" title="wikilink">scribeline</a> size and the space occupied by alignment and test structures. Note that gross DPW formulas account only for wafer area that is lost because it cannot be used to make physically complete dies; gross DPW calculations do <em>not</em> account for yield loss due to defects or parametric issues.</p>
<figure><b>(Figure)</b>
<figcaption>Wafermap showing fully patterned dies, and partially patterned dies which don't fully lie within the wafer.</figcaption>
</figure>

<p>Nevertheless, the number of gross die per wafer (<strong>DPW</strong>) can be estimated starting with the <a href="first-order_approximation" title="wikilink">first-order approximation</a> or wafer-to-die area ratio,</p>

<p>
<math display="block" id="Wafer_(electronics):0">
<semantics>
<mrow>
<mrow>
<mi>D</mi>
<mi>P</mi>
<mi>W</mi>
</mrow>
<mo>=</mo>
<mrow>
<mo>⌊</mo>
<mfrac>
<mrow>
<mi>π</mi>
<msup>
<mi>d</mi>
<mn>2</mn>
</msup>
</mrow>
<mrow>
<mn>4</mn>
<mi>S</mi>
</mrow>
</mfrac>
<mo>⌋</mo>
</mrow>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<apply>
<times></times>
<ci>D</ci>
<ci>P</ci>
<ci>W</ci>
</apply>
<apply>
<floor></floor>
<apply>
<divide></divide>
<apply>
<times></times>
<ci>π</ci>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>d</ci>
<cn type="integer">2</cn>
</apply>
</apply>
<apply>
<times></times>
<cn type="integer">4</cn>
<ci>S</ci>
</apply>
</apply>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   DPW=\left\lfloor\frac{\pi d^{2}}{4S}\right\rfloor
  </annotation>
</semantics>
</math>

, where 

<math display="inline" id="Wafer_(electronics):1">
<semantics>
<mi>d</mi>
<annotation-xml encoding="MathML-Content">
<ci>d</ci>
</annotation-xml>
<annotation encoding="application/x-tex">
   d
  </annotation>
</semantics>
</math>

 is the wafer diameter (typically in mm) and 

<math display="inline" id="Wafer_(electronics):2">
<semantics>
<mi>S</mi>
<annotation-xml encoding="MathML-Content">
<ci>S</ci>
</annotation-xml>
<annotation encoding="application/x-tex">
   S
  </annotation>
</semantics>
</math>

 the size of each die (mm<sup>2</sup>). This formula simply states that the number of dies which can fit on the wafer <a href="pigeonhole_principle" title="wikilink">cannot exceed</a> the area of the wafer divided by the area of each individual die. It will always overestimate the true best-case gross DPW, since it includes the area of partially patterned dies which do not fully lie on the wafer surface (see figure). These partially patterned dies don't represent complete <a href="integrated_circuit" title="wikilink">ICs</a>, so they cannot be sold as functional parts.</p>

<p>Refinements of this simple formula typically add an edge correction, to account for partial dies on the edge, which in general will be more significant when the area of the die is large compared to the total area of the wafer. In the other limiting case (infinitesimally small dies or infinitely large wafers), the edge correction is negligible.</p>

<p>The correction factor or correction term generally takes one of the forms cited by De Vries,<a class="footnoteRef" href="#fn24" id="fnref24"><sup>24</sup></a></p>

<p>
<math display="block" id="Wafer_(electronics):3">
<semantics>
<mrow>
<mrow>
<mi>D</mi>
<mi>P</mi>
<mi>W</mi>
</mrow>
<mo>=</mo>
<mrow>
<mfrac>
<mrow>
<mi>π</mi>
<msup>
<mi>d</mi>
<mn>2</mn>
</msup>
</mrow>
<mrow>
<mn>4</mn>
<mi>S</mi>
</mrow>
</mfrac>
<mo>-</mo>
<mfrac>
<mrow>
<mi>π</mi>
<mi>d</mi>
</mrow>
<msqrt>
<mrow>
<mn>2</mn>
<mi>S</mi>
</mrow>
</msqrt>
</mfrac>
</mrow>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<apply>
<times></times>
<ci>D</ci>
<ci>P</ci>
<ci>W</ci>
</apply>
<apply>
<minus></minus>
<apply>
<divide></divide>
<apply>
<times></times>
<ci>π</ci>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>d</ci>
<cn type="integer">2</cn>
</apply>
</apply>
<apply>
<times></times>
<cn type="integer">4</cn>
<ci>S</ci>
</apply>
</apply>
<apply>
<divide></divide>
<apply>
<times></times>
<ci>π</ci>
<ci>d</ci>
</apply>
<apply>
<root></root>
<apply>
<times></times>
<cn type="integer">2</cn>
<ci>S</ci>
</apply>
</apply>
</apply>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   DPW=\frac{\displaystyle\pi d^{2}}{4S}-\frac{\displaystyle\pi d}{\sqrt{2S}}
  </annotation>
</semantics>
</math>

 (area ratio - circumference/(die diagonal length))</p>
<dl>
<dd>or 

<math display="inline" id="Wafer_(electronics):4">
<semantics>
<mrow>
<mrow>
<mi>D</mi>
<mi>P</mi>
<mi>W</mi>
</mrow>
<mo>=</mo>
<mrow>
<mrow>
<mo>(</mo>
<mfrac>
<mrow>
<mi>π</mi>
<msup>
<mi>d</mi>
<mn>2</mn>
</msup>
</mrow>
<mrow>
<mn>4</mn>
<mi>S</mi>
</mrow>
</mfrac>
<mo>)</mo>
</mrow>
<mrow>
<mi>exp</mi>
<mrow>
<mo stretchy="false">(</mo>
<mrow>
<mo>-</mo>
<mrow>
<mrow>
<mn>2</mn>
<msqrt>
<mi>S</mi>
</msqrt>
</mrow>
<mo>/</mo>
<mi>d</mi>
</mrow>
</mrow>
<mo stretchy="false">)</mo>
</mrow>
</mrow>
</mrow>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<apply>
<times></times>
<ci>D</ci>
<ci>P</ci>
<ci>W</ci>
</apply>
<apply>
<times></times>
<apply>
<divide></divide>
<apply>
<times></times>
<ci>π</ci>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>d</ci>
<cn type="integer">2</cn>
</apply>
</apply>
<apply>
<times></times>
<cn type="integer">4</cn>
<ci>S</ci>
</apply>
</apply>
<apply>
<exp></exp>
<apply>
<minus></minus>
<apply>
<divide></divide>
<apply>
<times></times>
<cn type="integer">2</cn>
<apply>
<root></root>
<ci>S</ci>
</apply>
</apply>
<ci>d</ci>
</apply>
</apply>
</apply>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   DPW=\left(\frac{\displaystyle\pi d^{2}}{4S}\right)\exp(-2\sqrt{S}/d)
  </annotation>
</semantics>
</math>

 (area ratio scaled by an exponential factor)
</dd>
<dd>or 

<math display="inline" id="Wafer_(electronics):5">
<semantics>
<mrow>
<mrow>
<mi>D</mi>
<mi>P</mi>
<mi>W</mi>
</mrow>
<mo>=</mo>
<mrow>
<mfrac>
<mrow>
<mi>π</mi>
<msup>
<mi>d</mi>
<mn>2</mn>
</msup>
</mrow>
<mrow>
<mn>4</mn>
<mi>S</mi>
</mrow>
</mfrac>
<msup>
<mrow>
<mo>(</mo>
<mrow>
<mn>1</mn>
<mo>-</mo>
<mfrac>
<mrow>
<mn>2</mn>
<msqrt>
<mi>S</mi>
</msqrt>
</mrow>
<mi>d</mi>
</mfrac>
</mrow>
<mo>)</mo>
</mrow>
<mn>2</mn>
</msup>
</mrow>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<apply>
<times></times>
<ci>D</ci>
<ci>P</ci>
<ci>W</ci>
</apply>
<apply>
<times></times>
<apply>
<divide></divide>
<apply>
<times></times>
<ci>π</ci>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>d</ci>
<cn type="integer">2</cn>
</apply>
</apply>
<apply>
<times></times>
<cn type="integer">4</cn>
<ci>S</ci>
</apply>
</apply>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<apply>
<minus></minus>
<cn type="integer">1</cn>
<apply>
<divide></divide>
<apply>
<times></times>
<cn type="integer">2</cn>
<apply>
<root></root>
<ci>S</ci>
</apply>
</apply>
<ci>d</ci>
</apply>
</apply>
<cn type="integer">2</cn>
</apply>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   DPW=\frac{\displaystyle\pi d^{2}}{4S}\left(1-\frac{\displaystyle 2\sqrt{S}}{d}%
\right)^{2}
  </annotation>
</semantics>
</math>

 (area ratio scaled by a polynomial factor)
</dd>
</dl>

<p>Studies comparing these analytical formulas to <a href="brute-force_search" title="wikilink">brute-force</a> computational results show that the formulas can be made more accurate, over practical ranges of die sizes and aspect ratios, by adjusting the coefficients of the corrections to values above or below unity, and by replacing the linear die dimension 

<math display="inline" id="Wafer_(electronics):6">
<semantics>
<msqrt>
<mi>S</mi>
</msqrt>
<annotation-xml encoding="MathML-Content">
<apply>
<root></root>
<ci>S</ci>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   \sqrt{S}
  </annotation>
</semantics>
</math>

 with 

<math display="inline" id="Wafer_(electronics):7">
<semantics>
<mrow>
<mrow>
<mo stretchy="false">(</mo>
<mrow>
<mi>H</mi>
<mo>+</mo>
<mi>W</mi>
</mrow>
<mo stretchy="false">)</mo>
</mrow>
<mo>/</mo>
<mn>2</mn>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<divide></divide>
<apply>
<plus></plus>
<ci>H</ci>
<ci>W</ci>
</apply>
<cn type="integer">2</cn>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   (H+W)/2
  </annotation>
</semantics>
</math>

 (average side length) in the case of dies with large aspect ratio:<a class="footnoteRef" href="#fn25" id="fnref25"><sup>25</sup></a></p>

<p>
<math display="block" id="Wafer_(electronics):8">
<semantics>
<mrow>
<mrow>
<mi>D</mi>
<mi>P</mi>
<mi>W</mi>
</mrow>
<mo>=</mo>
<mrow>
<mfrac>
<mrow>
<mi>π</mi>
<msup>
<mi>d</mi>
<mn>2</mn>
</msup>
</mrow>
<mrow>
<mn>4</mn>
<mi>S</mi>
</mrow>
</mfrac>
<mo>-</mo>
<mrow>
<msup>
<mn>0.58</mn>
<mo>*</mo>
</msup>
<mfrac>
<mrow>
<mi>π</mi>
<mi>d</mi>
</mrow>
<msqrt>
<mi>S</mi>
</msqrt>
</mfrac>
</mrow>
</mrow>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<apply>
<times></times>
<ci>D</ci>
<ci>P</ci>
<ci>W</ci>
</apply>
<apply>
<minus></minus>
<apply>
<divide></divide>
<apply>
<times></times>
<ci>π</ci>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>d</ci>
<cn type="integer">2</cn>
</apply>
</apply>
<apply>
<times></times>
<cn type="integer">4</cn>
<ci>S</ci>
</apply>
</apply>
<apply>
<times></times>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<cn type="float">0.58</cn>
<times></times>
</apply>
<apply>
<divide></divide>
<apply>
<times></times>
<ci>π</ci>
<ci>d</ci>
</apply>
<apply>
<root></root>
<ci>S</ci>
</apply>
</apply>
</apply>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   DPW=\frac{\displaystyle\pi d^{2}}{4S}-0.58^{*}\frac{\displaystyle\pi d}{\sqrt{%
S}}
  </annotation>
</semantics>
</math>
</p>
<dl>
<dd>or 

<math display="inline" id="Wafer_(electronics):9">
<semantics>
<mrow>
<mrow>
<mi>D</mi>
<mi>P</mi>
<mi>W</mi>
</mrow>
<mo>=</mo>
<mrow>
<mrow>
<mo>(</mo>
<mfrac>
<mrow>
<mi>π</mi>
<msup>
<mi>d</mi>
<mn>2</mn>
</msup>
</mrow>
<mrow>
<mn>4</mn>
<mi>S</mi>
</mrow>
</mfrac>
<mo>)</mo>
</mrow>
<mrow>
<mi>exp</mi>
<mrow>
<mo stretchy="false">(</mo>
<mrow>
<mo>-</mo>
<mrow>
<mrow>
<msup>
<mn>2.32</mn>
<mo>*</mo>
</msup>
<msqrt>
<mi>S</mi>
</msqrt>
</mrow>
<mo>/</mo>
<mi>d</mi>
</mrow>
</mrow>
<mo stretchy="false">)</mo>
</mrow>
</mrow>
</mrow>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<apply>
<times></times>
<ci>D</ci>
<ci>P</ci>
<ci>W</ci>
</apply>
<apply>
<times></times>
<apply>
<divide></divide>
<apply>
<times></times>
<ci>π</ci>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>d</ci>
<cn type="integer">2</cn>
</apply>
</apply>
<apply>
<times></times>
<cn type="integer">4</cn>
<ci>S</ci>
</apply>
</apply>
<apply>
<exp></exp>
<apply>
<minus></minus>
<apply>
<divide></divide>
<apply>
<times></times>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<cn type="float">2.32</cn>
<times></times>
</apply>
<apply>
<root></root>
<ci>S</ci>
</apply>
</apply>
<ci>d</ci>
</apply>
</apply>
</apply>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   DPW=\left(\frac{\displaystyle\pi d^{2}}{4S}\right)\exp(-2.32^{*}\sqrt{S}/d)
  </annotation>
</semantics>
</math>
</dd>
<dd>or 

<math display="inline" id="Wafer_(electronics):10">
<semantics>
<mrow>
<mrow>
<mi>D</mi>
<mi>P</mi>
<mi>W</mi>
</mrow>
<mo>=</mo>
<mrow>
<mfrac>
<mrow>
<mi>π</mi>
<msup>
<mi>d</mi>
<mn>2</mn>
</msup>
</mrow>
<mrow>
<mn>4</mn>
<mi>S</mi>
</mrow>
</mfrac>
<msup>
<mrow>
<mo>(</mo>
<mrow>
<mn>1</mn>
<mo>-</mo>
<mfrac>
<mrow>
<msup>
<mn>1.16</mn>
<mo>*</mo>
</msup>
<msqrt>
<mi>S</mi>
</msqrt>
</mrow>
<mi>d</mi>
</mfrac>
</mrow>
<mo>)</mo>
</mrow>
<mn>2</mn>
</msup>
</mrow>
</mrow>
<annotation-xml encoding="MathML-Content">
<apply>
<eq></eq>
<apply>
<times></times>
<ci>D</ci>
<ci>P</ci>
<ci>W</ci>
</apply>
<apply>
<times></times>
<apply>
<divide></divide>
<apply>
<times></times>
<ci>π</ci>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<ci>d</ci>
<cn type="integer">2</cn>
</apply>
</apply>
<apply>
<times></times>
<cn type="integer">4</cn>
<ci>S</ci>
</apply>
</apply>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<apply>
<minus></minus>
<cn type="integer">1</cn>
<apply>
<divide></divide>
<apply>
<times></times>
<apply>
<csymbol cd="ambiguous">superscript</csymbol>
<cn type="float">1.16</cn>
<times></times>
</apply>
<apply>
<root></root>
<ci>S</ci>
</apply>
</apply>
<ci>d</ci>
</apply>
</apply>
<cn type="integer">2</cn>
</apply>
</apply>
</apply>
</annotation-xml>
<annotation encoding="application/x-tex">
   DPW=\frac{\displaystyle\pi d^{2}}{4S}\left(1-\frac{\displaystyle 1.16^{*}\sqrt%
{S}}{d}\right)^{2}
  </annotation>
</semantics>
</math>
</dd>
</dl>
<h3 id="crystalline-orientation">Crystalline orientation</h3>
<figure><b>(Figure)</b>
<figcaption>Diamond Cubic Crystal Structure, Silicon unit cell</figcaption>
</figure>
<figure><b>(Figure)</b>
<figcaption>Flats can be used to denote <a href="doping_(semiconductors)" title="wikilink">doping</a> and <a href="crystallography" title="wikilink">crystallographic</a> orientation. Red represents material that has been removed.</figcaption>
</figure>

<p>Wafers are grown from crystal having a regular <a href="crystal_structure" title="wikilink">crystal structure</a>, with silicon having a <a href="diamond_cubic" title="wikilink">diamond cubic</a> structure with a lattice spacing of 5.430710 Å (0.5430710 nm).<a class="footnoteRef" href="#fn26" id="fnref26"><sup>26</sup></a> When cut into wafers, the surface is aligned in one of several relative directions known as crystal orientations. Orientation is defined by the <a href="Miller_index" title="wikilink">Miller index</a> with (100) or (111) faces being the most common for silicon.<a class="footnoteRef" href="#fn27" id="fnref27"><sup>27</sup></a> Orientation is important since many of a single crystal's structural and electronic properties are highly <a class="uri" href="anisotropic" title="wikilink">anisotropic</a>. <a href="Ion_implantation" title="wikilink">Ion implantation</a> depths depend on the wafer's crystal orientation, since each direction offers distinct <a href="Ion_implantation#Ion_channelling" title="wikilink">paths</a> for transport.<a class="footnoteRef" href="#fn28" id="fnref28"><sup>28</sup></a> Wafer <a href="cleavage_(crystal)" title="wikilink">cleavage</a> typically occurs only in a few well-defined directions. Scoring the wafer along cleavage planes allows it to be easily diced into individual chips ("<a href="Die_(integrated_circuit)" title="wikilink">dies</a>") so that the billions of individual <a href="Electronic_component" title="wikilink">circuit elements</a> on an average wafer can be separated into many individual circuits.</p>
<h3 id="crystallographic-orientation-notches">Crystallographic orientation notches</h3>

<p>Wafers under 200 mm diameter have <em>flats</em> cut into one or more sides indicating the <a href="crystallography" title="wikilink">crystallographic</a> planes of the wafer (usually a {110} face). In earlier-generation wafers a pair of flats at different angles additionally conveyed the doping type (see illustration for conventions). Wafers of 200 mm diameter and above use a single small notch to convey wafer orientation, with no visual indication of doping type.<a class="footnoteRef" href="#fn29" id="fnref29"><sup>29</sup></a></p>
<h3 id="impurity-doping">Impurity doping</h3>

<p>Silicon wafers are generally not 100% pure silicon, but are instead formed with an initial impurity <a href="Doping_(semiconductors)" title="wikilink">doping</a> concentration between 10<sup>13</sup> and 10<sup>16</sup> atoms per cm<sup>3</sup> of <a class="uri" href="boron" title="wikilink">boron</a>, <a class="uri" href="phosphorus" title="wikilink">phosphorus</a>, <a class="uri" href="arsenic" title="wikilink">arsenic</a>, or <a class="uri" href="antimony" title="wikilink">antimony</a> which is added to the melt and defines the wafer as either bulk n-type or p-type.<a class="footnoteRef" href="#fn30" id="fnref30"><sup>30</sup></a> However, compared with single-crystal silicon's atomic density of 5×10<sup>22</sup> atoms per cm<sup>3</sup>, this still gives a purity greater than 99.9999%. The wafers can also be initially provided with some <a href="interstitial_defect" title="wikilink">interstitial</a> oxygen concentration. Carbon and metallic contamination are kept to a minimum.<a class="footnoteRef" href="#fn31" id="fnref31"><sup>31</sup></a> <a href="Transition_metal" title="wikilink">Transition metals</a>, in particular, must be kept below parts per billion concentrations for electronic applications.<a class="footnoteRef" href="#fn32" id="fnref32"><sup>32</sup></a></p>
<h2 id="compound-semiconductors">Compound semiconductors</h2>

<p>While silicon is the prevalent material for wafers used in the electronics industry, other <a href="compound_semiconductor" title="wikilink">compound</a> <a href="List_of_semiconductor_materials" title="wikilink">III-V</a> or <a href="List_of_semiconductor_materials" title="wikilink">II-VI</a> materials have also been employed. <a href="Gallium_arsenide" title="wikilink">Gallium arsenide</a> (GaAs), a <a href="III-V_semiconductor" title="wikilink">III-V semiconductor</a> produced via the <a href="Czochralski_process" title="wikilink">Czochralski process</a>, is also a common wafer material.<a class="footnoteRef" href="#fn33" id="fnref33"><sup>33</sup></a></p>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="Epitaxial_wafer" title="wikilink">Epitaxial wafer</a></li>
<li><a class="uri" href="Epitaxy" title="wikilink">Epitaxy</a></li>
<li><a href="Klaiber's_law" title="wikilink">Klaiber's law</a></li>
<li><a href="Monocrystalline_silicon" title="wikilink">Monocrystalline silicon</a></li>
<li><a href="Polycrystalline_silicon" title="wikilink">Polycrystalline silicon</a></li>
<li><a href="Rapid_thermal_processing" title="wikilink">Rapid thermal processing</a></li>
<li><a href="RCA_clean" title="wikilink">RCA clean</a></li>
<li><a href="SEMI_font" title="wikilink">SEMI font</a></li>
<li><a href="Silicon_on_insulator" title="wikilink">Silicon on insulator</a> (SOI) wafers</li>
<li><a href="Solar_cell" title="wikilink">Solar cell</a></li>
<li><a href="Solar_panel" title="wikilink">Solar panel</a></li>
<li><a href="Wafer_bonding" title="wikilink">Wafer bonding</a></li>
</ul>
<h2 id="references">References</h2>
<h2 id="external-links">External links</h2>
<ul>
<li><a href="http://www.ee.byu.edu/cleanroom/everything_wafers.phtml">Everything Wafers</a> - A guide to semiconductor substrates type, property, cleaving, etching, and fabrication.</li>
<li><a href="http://mrhackerott.org/semiconductor-informatics/informatics/toolz/DPWCalculator/Input.html">Die per wafer calculator</a> by Michael Hackerott - includes many options for die size, spacing, and other layout considerations</li>
<li><a href="http://www.sil-tronix-st.com/news/wafer-manufacturing-process">Video of the wafer manufacturing process</a> - A video guide to the wafer manufacturing process from the wafer manufacturer Sil'Tronix Silicon Technologies</li>
</ul>

<p>"</p>

<p><a href="Category:Semiconductor_device_fabrication" title="wikilink">Category:Semiconductor device fabrication</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1"><a href="#fnref1">↩</a></li>
<li id="fn2"><a class="uri" href="http://www.google.com/patents/US3424629">http://www.google.com/patents/US3424629</a><a href="#fnref2">↩</a></li>
<li id="fn3">"Semi" SemiSource 2006: A supplement to Semiconductor International. December 2005. Reference Section: <em>How to Make a Chip.</em> Adapted from Design News. Reed Electronics Group.<a href="#fnref3">↩</a></li>
<li id="fn4">SemiSource 2006: A supplement to Semiconductor International. December 2005. Reference Section: <em>How to Make a Chip.</em> Adapted from Design News. Reed Electronics Group.<a href="#fnref4">↩</a></li>
<li id="fn5"><a href="#fnref5">↩</a></li>
<li id="fn6"></li>
<li id="fn7"><a href="#fnref7">↩</a></li>
<li id="fn8"><a class="uri" href="http://www.omron-semi-pv.eu/en/wafer-based-pv/wafer-preparation/slicing-the-ingot.html">http://www.omron-semi-pv.eu/en/wafer-based-pv/wafer-preparation/slicing-the-ingot.html</a><a href="#fnref8">↩</a></li>
<li id="fn9"><a class="uri" href="http://www.omron-semi-pv.eu/en/wafer-based-pv/front-end/wet-process.html">http://www.omron-semi-pv.eu/en/wafer-based-pv/front-end/wet-process.html</a><a href="#fnref9">↩</a></li>
<li id="fn10"><a href="#fnref10">↩</a></li>
<li id="fn11"><a href="http://www.intel.com/pressroom/archive/releases/20080505corp.htm">Intel, Samsung, TSMC reach agreement about 450mm tech</a><a href="#fnref11">↩</a></li>
<li id="fn12"><a href="http://www.itrs.net/Links/2008Summer/Public">Presentations/PDF/FEP.pdf ITRS Presentation (PDF)</a><a href="#fnref12">↩</a></li>
<li id="fn13"><a href="http://www.eetimes.com/electronics-news/4079657/Industry-agrees-on-first-450-mm-wafer-standard">Industry Agrees on first 450-mm wafer standard - EETimes.com</a><a href="#fnref13">↩</a></li>
<li id="fn14"><a href="http://www.semiconductor.net/article/CA47551.html">Semiconductor.net:Capability for : Approaching Industry Goals</a><a href="#fnref14">↩</a></li>
<li id="fn15"><a href="http://www.semiconductor.net/article/CA6445470.html?nid=3655">450 mm: A Promise Postponed</a><a href="#fnref15">↩</a></li>
<li id="fn16"><a href="http://life.lithoguru.com/index.php?itemid=253">1</a><a href="#fnref16">↩</a></li>
<li id="fn17"><a href="#fnref17">↩</a></li>
<li id="fn18"><a href="#fnref18">↩</a></li>
<li id="fn19"><a href="#fnref19">↩</a></li>
<li id="fn20"><a href="http://www.electronicsweekly.com/mannerisms/manufacturing/6706-2014-02/">2</a><a href="#fnref20">↩</a></li>
<li id="fn21"><a href="#fnref21">↩</a></li>
<li id="fn22"><a href="#fnref22">↩</a></li>
<li id="fn23"><a href="http://www.semiconductor.net/article/CA6617173.html?nid=3660">Semiconducter.net:Optimize Wafer Thickness for 450 mm</a><a href="#fnref23">↩</a></li>
<li id="fn24"><a href="#fnref24">↩</a></li>
<li id="fn25"></li>
<li id="fn26"><a href="#fnref26">↩</a></li>
<li id="fn27"></li>
<li id="fn28"><a href="#fnref28">↩</a></li>
<li id="fn29"><a href="#fnref29">↩</a></li>
<li id="fn30"><a href="#fnref30">↩</a></li>
<li id="fn31"><a href="#fnref31">↩</a></li>
<li id="fn32"><a href="#fnref32">↩</a></li>
<li id="fn33"><a href="#fnref33">↩</a></li>
</ol>
</section>
</body>
</html>
