
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_10_6_5 (LogicCell40) [clk] -> lcout: 1.491 ns
     1.491 ns net_38076 (u_usb_cdc.u_sie.crc16_q_SB_DFFER_Q_D_SB_LUT4_O_I3[0])
        odrv_10_6_38076_41690 (Odrv4) I -> O: 0.649 ns
        t4988 (LocalMux) I -> O: 1.099 ns
        inmux_10_3_41604_41610 (InMux) I -> O: 0.662 ns
        lc40_10_3_0 (LogicCell40) in3 -> lcout: 0.874 ns
     4.775 ns net_37702 (u_usb_cdc.u_ctrl_endp.addr_q_SB_DFFER_Q_E_SB_LUT4_O_I0[1])
        t4717 (LocalMux) I -> O: 1.099 ns
        inmux_11_3_45413_45451 (InMux) I -> O: 0.662 ns
        lc40_11_3_2 (LogicCell40) in1 -> lcout: 1.232 ns
     7.769 ns net_41535 (u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O[0])
        odrv_11_3_41535_45512 (Odrv4) I -> O: 0.649 ns
        t5263 (Span4Mux_v4) I -> O: 0.649 ns
        t5262 (LocalMux) I -> O: 1.099 ns
        inmux_12_10_50100_50138 (InMux) I -> O: 0.662 ns
        t1132 (CascadeMux) I -> O: 0.000 ns
        lc40_12_10_1 (LogicCell40) in2 -> lcout: 1.205 ns
    12.033 ns net_46226 (u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0])
        t6117 (LocalMux) I -> O: 1.099 ns
        inmux_13_11_54068_54121 (InMux) I -> O: 0.662 ns
        lc40_13_11_6 (LogicCell40) in1 -> lcout: 1.232 ns
    15.027 ns net_50185 (u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_I1[1])
        t6500 (LocalMux) I -> O: 1.099 ns
        inmux_12_12_50349_50388 (InMux) I -> O: 0.662 ns
        lc40_12_12_2 (LogicCell40) in0 -> lcout: 1.285 ns
    18.073 ns net_46473 (u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2[3])
        t6157 (LocalMux) I -> O: 1.099 ns
        inmux_12_12_50361_50419 (InMux) I -> O: 0.662 ns
        lc40_12_12_7 (LogicCell40) in1 -> lcout: 1.232 ns
    21.066 ns net_46478 (u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0])
        odrv_12_12_46478_46628 (Odrv4) I -> O: 0.649 ns
        t6194 (LocalMux) I -> O: 1.099 ns
        inmux_12_14_50603_50630 (InMux) I -> O: 0.662 ns
        t1157 (CascadeMux) I -> O: 0.000 ns
        lc40_12_14_1 (LogicCell40) in2 -> lcout: 1.205 ns
    24.682 ns net_46718 (u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
        odrv_12_14_46718_46498 (Odrv4) I -> O: 0.649 ns
        t6233 (Span4Mux_h4) I -> O: 0.543 ns
        t6232 (LocalMux) I -> O: 1.099 ns
        inmux_13_10_53938_53974 (InMux) I -> O: 0.662 ns
        lc40_13_10_2 (LogicCell40) in1 -> lcout: 1.232 ns
    28.867 ns net_50058 (u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
        t6485 (LocalMux) I -> O: 1.099 ns
        inmux_13_11_54061_54085 (InMux) I -> O: 0.662 ns
        lc40_13_11_0 (LogicCell40) in1 -> lcout: 1.232 ns
    31.860 ns net_50179 (u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1[2])
        t6489 (LocalMux) I -> O: 1.099 ns
        inmux_13_11_54051_54091 (InMux) I -> O: 0.662 ns
    33.622 ns net_54091 (u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1[2])
        lc40_13_11_1 (LogicCell40) in1 [setup]: 1.007 ns
    34.629 ns net_50180 (u_usb_cdc.ctrl_stall_SB_LUT4_I2_O[1])

Resolvable net names on path:
     1.491 ns ..  3.901 ns u_usb_cdc.u_sie.crc16_q_SB_DFFER_Q_D_SB_LUT4_O_I3[0]
     4.775 ns ..  6.537 ns u_usb_cdc.u_ctrl_endp.addr_q_SB_DFFER_Q_E_SB_LUT4_O_I0[1]
     7.769 ns .. 10.828 ns u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O[0]
    12.033 ns .. 13.795 ns u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
    15.027 ns .. 16.788 ns u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
    18.073 ns .. 19.834 ns u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2[3]
    21.066 ns .. 23.477 ns u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
    24.682 ns .. 27.635 ns u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
    28.867 ns .. 30.629 ns u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
    31.860 ns .. 33.622 ns u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I1[2]
                  lcout -> u_usb_cdc.ctrl_stall_SB_LUT4_I2_O[1]

Total number of logic levels: 10
Total path delay: 34.63 ns (28.88 MHz)

