{#-
  inst vd, vs2, vs1, vm; vm mask is optional

  eew(vd, vs2, vs1) = sew

  NOTE: it computes vd[i] = op(vs2[i], vs1[i])
  the order of vs1/vs2 is swapped compared to ordinary riscv inst.
-#}
{%- macro vop_vv_body(name, op, support_sew64=True) %}
  if !isEnabled_VS() then
    return IllegalInstruction();
  end
  if VTYPE.ill then
    return IllegalInstruction();
  end
  if !IsZero(VSTART) then
    return IllegalInstruction();
  end

  let vd: VRegIdx = UInt(GetRD(instruction));
  let vs2: VRegIdx = UInt(GetRS2(instruction));
  let vs1: VRegIdx = UInt(GetRS1(instruction));
  let vm: bit = GetVM(instruction);

  let vl: integer = VL;
  let sew: integer{8, 16, 32, 64} = VTYPE.sew;
  let vreg_align: integer{1, 2, 4, 8} = getAlign(VTYPE);

  if vm == '0' && vd == 0 then
    // overlap with mask
    return IllegalInstruction();
  end
  if vd MOD vreg_align != 0 then
    // vd is not aligned with lmul group
    return IllegalInstruction();
  end
  if vs2 MOD vreg_align != 0 then
    // vs2 is not aligned with elmul group
    return IllegalInstruction();
  end
  if vs1 MOD vreg_align != 0 then
    // vs1 is not aligned with elmul group
    return IllegalInstruction();
  end

  case sew of
    when 8 => begin
      for idx = 0 to vl - 1 do
        if vm != '0' || V0_MASK[idx] then
          let src2 : bits(8) = VRF_8[vs2, idx];
          let src1 : bits(8) = VRF_8[vs1, idx];
          let res : bits(8) = {{op}}(src2, src1);
          VRF_8[vd, idx] = res;
        end
      end
    end

    when 16 => begin
      for idx = 0 to vl - 1 do
        if vm != '0' || V0_MASK[idx] then
          let src2 : bits(16) = VRF_16[vs2, idx];
          let src1 : bits(16) = VRF_16[vs1, idx];
          let res : bits(16) = {{op}}(src2, src1);
          VRF_16[vd, idx] = res;
        end
      end
    end

    when 32 => begin
      for idx = 0 to vl - 1 do
        if vm != '0' || V0_MASK[idx] then
          let src2 : bits(32) = VRF_32[vs2, idx];
          let src1 : bits(32) = VRF_32[vs1, idx];
          let res : bits(32) = {{op}}(src2, src1);
          VRF_32[vd, idx] = res;
        end
      end
    end

    when 64 => Todo("support sew=64");

    otherwise => Unreachable();
  end

  logWrite_VREG_elmul(vd, vreg_align);

  makeDirty_VS();
  clear_VSTART();
  PC = PC + 4;
  return Retired();
{% endmacro -%}

func Execute_VADD_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vadd_vv", "riscv_add") -}}
end

func Execute_VSUB_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vsub_vv", "riscv_sub") -}}
end

func Execute_VAND_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vand_vv", "riscv_and") -}}
end

func Execute_VOR_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vor_vv", "riscv_or") -}}
end

func Execute_VXOR_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vxor_vv", "riscv_xor") -}}
end

func Execute_VMIN_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vmin_vv", "riscv_min_s") -}}
end

func Execute_VMAX_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vmax_vv", "riscv_max_s") -}}
end

func Execute_VMINU_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vminu_vv", "riscv_min_u") -}}
end

func Execute_VMAXU_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vmaxu_vv", "riscv_max_u") -}}
end

func Execute_VSLL_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vsll_vv", "riscv_sll_var") -}}
end

func Execute_VSRL_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vsrl_vv", "riscv_srl_var") -}}
end

func Execute_VSRA_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vsra_vv", "riscv_sra_var") -}}
end

func Execute_VMUL_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vmul_vv", "riscv_mul") -}}
end

// vmulh family does not need to support sew=64
func Execute_VMULH_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vmulh_vv", "riscv_mulh_ss", support_sew64=False) -}}
end

// vmulh family does not need to support sew=64
func Execute_VMULHU_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vmulhu_vv", "riscv_mulh_uu", support_sew64=False) -}}
end

// vmulh family does not need to support sew=64
func Execute_VMULHSU_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vmulhsu_vv", "riscv_mulh_su", support_sew64=False) -}}
end

func Execute_VDIV_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vdiv_vv", "riscv_div_s") -}}
end

func Execute_VREM_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vrem_vv", "riscv_rem_s") -}}
end

func Execute_VDIVU_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vdivu_vv", "riscv_div_u") -}}
end

func Execute_VREMU_VV(instruction: bits(32)) => Result
begin
{{- vop_vv_body("vremu_vv", "riscv_rem_u") -}}
end
