/*
 * Instance header file for PIC32CK2051GC01144
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2023-04-05T13:26:38Z */
#ifndef _PIC32CKGC01_TCC5_INSTANCE_
#define _PIC32CKGC01_TCC5_INSTANCE_


/* ========== Instance Parameter definitions for TCC5 peripheral ========== */
#define TCC5_CC_NUM                              (2)        /* Number of Compare/Capture units */
#define TCC5_DITHERING                           (0)        /* Dithering feature implemented */
#define TCC5_DMAC_ID_MC_0                        (53)       /* Indexes of DMA Match/Compare triggers 0 */
#define TCC5_DMAC_ID_MC_1                        (54)       /* Indexes of DMA Match/Compare triggers 1 */
#define TCC5_DMAC_ID_OVF                         (52)       /* DMA overflow/underflow/retrigger trigger */
#define TCC5_DTI                                 (0)        /* Dead-Time-Insertion feature implemented */
#define TCC5_GCLK_ID                             (30)       /* Index of Generic Clock */
#define TCC5_INSTANCE_ID                         (69)       /* Instance index for TCC5 */
#define TCC5_MASTER_SLAVE_MODE                   (0)        /* TCC type 0 : NA, 1 : Master, 2 : Slave */
#define TCC5_MCLK_ID_APB                         (101)      /* Index for TCC5 APB clock */
#define TCC5_OTMX                                (0)        /* Output Matrix feature implemented */
#define TCC5_OW_NUM                              (2)        /* Number of Output Waveforms */
#define TCC5_PAC_ID                              (69)       /* Index for TCC5 registers write protection */
#define TCC5_PG                                  (0)        /* Pattern Generation feature implemented */
#define TCC5_SIZE                                (16)       
#define TCC5_SWAP                                (0)        /* DTI outputs swap feature implemented */

#endif /* _PIC32CKGC01_TCC5_INSTANCE_ */
