Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_1.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 12359
gpu_sim_insn = 6559671
gpu_ipc =     530.7607
gpu_tot_sim_cycle = 12359
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     530.7607
gpu_tot_issued_cta = 51
gpu_occupancy = 39.5597% 
gpu_tot_occupancy = 39.5597% 
max_total_param_size = 0
gpu_stall_dramfull = 1124
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.1832
partiton_level_parallism_total  =       3.1832
partiton_level_parallism_util =       7.3057
partiton_level_parallism_util_total  =       7.3057
L2_BW  =     122.2344 GB/Sec
L2_BW_total  =     122.2344 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1425, Miss_rate = 0.715, Pending_hits = 167, Reservation_fails = 117
	L1D_cache_core[1]: Access = 2072, Miss = 1425, Miss_rate = 0.688, Pending_hits = 162, Reservation_fails = 128
	L1D_cache_core[2]: Access = 2022, Miss = 1374, Miss_rate = 0.680, Pending_hits = 160, Reservation_fails = 128
	L1D_cache_core[3]: Access = 2024, Miss = 1374, Miss_rate = 0.679, Pending_hits = 156, Reservation_fails = 97
	L1D_cache_core[4]: Access = 2074, Miss = 1425, Miss_rate = 0.687, Pending_hits = 159, Reservation_fails = 179
	L1D_cache_core[5]: Access = 2022, Miss = 1374, Miss_rate = 0.680, Pending_hits = 158, Reservation_fails = 97
	L1D_cache_core[6]: Access = 1944, Miss = 1374, Miss_rate = 0.707, Pending_hits = 149, Reservation_fails = 101
	L1D_cache_core[7]: Access = 2066, Miss = 1425, Miss_rate = 0.690, Pending_hits = 152, Reservation_fails = 117
	L1D_cache_core[8]: Access = 1990, Miss = 1425, Miss_rate = 0.716, Pending_hits = 150, Reservation_fails = 145
	L1D_cache_core[9]: Access = 2024, Miss = 1374, Miss_rate = 0.679, Pending_hits = 157, Reservation_fails = 103
	L1D_cache_core[10]: Access = 2074, Miss = 1425, Miss_rate = 0.687, Pending_hits = 166, Reservation_fails = 145
	L1D_cache_core[11]: Access = 2022, Miss = 1374, Miss_rate = 0.680, Pending_hits = 166, Reservation_fails = 123
	L1D_cache_core[12]: Access = 2075, Miss = 1425, Miss_rate = 0.687, Pending_hits = 166, Reservation_fails = 110
	L1D_cache_core[13]: Access = 1014, Miss = 687, Miss_rate = 0.678, Pending_hits = 86, Reservation_fails = 57
	L1D_cache_core[14]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 73, Reservation_fails = 59
	L1D_cache_core[15]: Access = 1006, Miss = 687, Miss_rate = 0.683, Pending_hits = 77, Reservation_fails = 68
	L1D_cache_core[16]: Access = 930, Miss = 687, Miss_rate = 0.739, Pending_hits = 78, Reservation_fails = 58
	L1D_cache_core[17]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 58
	L1D_cache_core[18]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 84, Reservation_fails = 74
	L1D_cache_core[19]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 79, Reservation_fails = 63
	L1D_cache_core[20]: Access = 933, Miss = 687, Miss_rate = 0.736, Pending_hits = 88, Reservation_fails = 57
	L1D_cache_core[21]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 84, Reservation_fails = 58
	L1D_cache_core[22]: Access = 1061, Miss = 738, Miss_rate = 0.696, Pending_hits = 74, Reservation_fails = 74
	L1D_cache_core[23]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 77, Reservation_fails = 60
	L1D_cache_core[24]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 91, Reservation_fails = 106
	L1D_cache_core[25]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 59
	L1D_cache_core[26]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 84, Reservation_fails = 84
	L1D_cache_core[27]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 84, Reservation_fails = 56
	L1D_cache_core[28]: Access = 931, Miss = 687, Miss_rate = 0.738, Pending_hits = 81, Reservation_fails = 59
	L1D_cache_core[29]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 82, Reservation_fails = 62
	L1D_cache_core[30]: Access = 1061, Miss = 738, Miss_rate = 0.696, Pending_hits = 82, Reservation_fails = 73
	L1D_cache_core[31]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 84, Reservation_fails = 86
	L1D_cache_core[32]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 84, Reservation_fails = 63
	L1D_cache_core[33]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 82, Reservation_fails = 69
	L1D_cache_core[34]: Access = 1014, Miss = 687, Miss_rate = 0.678, Pending_hits = 82, Reservation_fails = 65
	L1D_cache_core[35]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 92, Reservation_fails = 60
	L1D_cache_core[36]: Access = 980, Miss = 738, Miss_rate = 0.753, Pending_hits = 84, Reservation_fails = 80
	L1D_cache_core[37]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 90, Reservation_fails = 57
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 35547
	L1D_total_cache_miss_rate = 0.6901
	L1D_total_cache_pending_hits = 4123
	L1D_total_cache_reservation_fails = 3255
	L1D_cache_data_port_util = 0.048
	L1D_cache_fill_port_util = 0.077
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4123
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3017
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 238
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:123794	W0_Idle:82686	W0_Scoreboard:563787	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1781 
max_icnt2mem_latency = 510 
maxmrqlatency = 129 
max_icnt2sh_latency = 45 
averagemflatency = 363 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 3 
mrq_lat_table:6766 	171 	197 	442 	923 	1560 	165 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26651 	1669 	10783 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	37482 	1735 	57 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30229 	6109 	2159 	768 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10         7        16        11        17        14        14        12         8        13        11         9         7         8         6         5 
dram[1]:         8         8        12        15        11        11        19        21         9         7        15        18        10        18        19        16 
dram[2]:         8         7        14         8        12        14        11         8        22        17        14        13        14        16        11        12 
dram[3]:        14        11        15         8        13        10        10        11         7         9        18        20         9         9         6        10 
dram[4]:         9         9        15        15         9        10         9        12        12         7        22        19         8        10        12        12 
dram[5]:        10        10         9        17         8        11        11         9        10        15        20        22         0         0         6         7 
dram[6]:        14        11        12        10        16        17        11        13        14        14        15        15        11         7         4        10 
dram[7]:        11         9        10        10        16        12        14         9        15        11        12        10        11        16        11        10 
dram[8]:         8        16         9        18        11         8        14        10        23        25        12         8        13        13        16        16 
dram[9]:         7        12        11        14         8        14        12         7         8        16        17        14         7        10         4        12 
dram[10]:        10         6        11        11        16        13         6        11        14         8        22        18         9         6         7         8 
dram[11]:        10         9        16        15         9        14        13        10         8        14        14        12        10        16        11        10 
dram[12]:        12         6         7         7        19        10        10        10        10        11         9        14        10        12        10         8 
dram[13]:         8        11        12         9        12        12         9         9        11         7        11         8        10        20        13        16 
dram[14]:         6         8        22         9        13        13         8        10        11         8         0        21         5         9        14        11 
dram[15]:         8        13        26        14        14        10        14        13        11        14        19        20         0         0         8        17 
maximum service time to same row:
dram[0]:      6067      6066      6103      6112      6074      6071      6075      6104      6517      6113      6096      6388      6468      6077      6499      6490 
dram[1]:      6073      6527      6109      6080      6079      6107      6071      6420      6104      6998      5222      6069      6101      6108      6127      6100 
dram[2]:      6077      6492      6071      6080      6383      6381      6069      6089      6082      6070      6067      6075      6472      6491      6346      6068 
dram[3]:      6095      6112      6070      6068      6106      6106      6087      6084      6369      6480      6411      6351      6502      6080      6074      6086 
dram[4]:      6101      6094      6098      6091      6344      6102      6089      6110      6080      6078      6401      6929      6100      6091      6076      6112 
dram[5]:      6371      6072      6091      6077      6092      6105      6088      6072      6089      6391      6362      6366      6099      6096      6071      6068 
dram[6]:      6088      6073      6072      6090      6112      6384      6071      6076      6365      6364      6085      6071      6496      6511      6361      6106 
dram[7]:      6112      7003      6118      6079      6434      6372      6101      6078      6378      6376      6094      7081      6468      6475      6493      6119 
dram[8]:      6085      6080      6080      6104      6076      6075      6088      6069      6103      6101      6487      6885      6096      6084      6093      6092 
dram[9]:      6100      6406      6087      6343      6381      6091      6067      6065      6363      6362      6398      6383      6081      6467      6408      6083 
dram[10]:      6086      6090      6093      6084      6399      6401      6098      6103      6101      6099      6376      6076      6106      6901      6075      6083 
dram[11]:      6070      6088      6106      6111      6384      6122      6115      7095      6072      6094      5392      6107      6125      6124      6110      6490 
dram[12]:      6414      6083      6413      6089      6078      6104      6065      6069      6095      6374      6076      6865      6077      6473      6101      6101 
dram[13]:      6074      6091      6072      6089      6108      6374      6070      6067      6121      6110      5222      6073      6489      6488      6083      6075 
dram[14]:      6105      6104      6081      6072      6870      6379      6097      7105      6075      6094      6092      6390      6101      6455      6073      6072 
dram[15]:      6077      6091      6101      7005      6084      6378      6083      6096      6069      6395      5392      6903      7083      7016      6092      6887 
average row accesses per activate:
dram[0]:  3.000000  3.545455  4.083333  3.916667  6.888889  8.285714  4.363636  4.727273  4.600000  4.555555  6.833333  4.000000 10.500000  3.800000  3.333333  4.000000 
dram[1]:  4.500000  4.454545  6.000000  6.625000  5.090909  4.833333  4.444445  3.142857  3.900000  3.777778  8.333333  7.500000  3.272727  8.400000  7.333333  7.500000 
dram[2]:  5.333333  3.888889  5.444445  4.400000  4.454545  7.833333  5.000000  4.181818  7.250000  5.500000  7.750000  4.333333 10.500000  6.666667  5.833333  9.200000 
dram[3]:  4.285714  5.200000  4.181818  3.818182  4.066667  4.076923  4.333333  5.000000  3.454545  4.333333  8.250000 17.000000  6.000000  4.000000  7.000000  7.666667 
dram[4]:  3.000000  3.800000  5.250000  5.375000  4.090909  4.181818  3.833333  3.133333  3.909091  2.875000 12.500000 11.500000  9.666667  6.000000  5.000000  7.666667 
dram[5]:  3.562500  3.375000  4.222222  3.545455  3.714286  4.727273  4.153846  5.666667  4.142857  4.153846  7.000000 10.333333 18.000000 20.000000  2.818182  5.166667 
dram[6]:  4.111111  5.125000  3.800000  3.272727  6.125000  5.200000  4.133333  5.727273  5.111111  4.400000 17.000000  7.000000  6.750000  3.500000  3.000000  5.000000 
dram[7]:  5.000000 13.000000  3.600000  4.777778  5.500000  4.200000  5.272727  4.666667  5.571429  5.000000 12.000000  3.500000  3.625000  6.000000  5.111111  4.200000 
dram[8]:  3.625000 15.000000  3.384615  5.111111  4.818182  3.400000  5.625000  5.750000  9.333333  9.250000  9.333333  3.375000  7.600000  5.428571  4.111111  4.777778 
dram[9]:  6.000000  2.750000  4.250000  4.300000  4.666667  6.375000  4.230769  3.466667  3.666667  5.428571  4.900000  7.666667  4.800000  5.500000  7.000000  4.600000 
dram[10]:  5.625000  3.200000  4.181818  4.200000  4.200000  6.555555  3.916667  4.250000  3.909091  3.818182 16.000000  5.666667  4.600000  5.000000  5.166667  7.750000 
dram[11]:  4.875000  5.285714  5.333333  6.833333  3.928571  6.666667  6.500000  4.100000  3.250000  4.181818  5.000000  4.666667  4.571429  6.600000  5.375000  8.600000 
dram[12]:  4.500000  3.200000  3.000000  3.545455  6.571429  4.909091  4.200000  6.555555  3.833333  5.750000  7.750000  4.142857  5.000000  7.666667  4.428571  5.166667 
dram[13]:  5.333333  5.833333  4.500000  4.090909  4.333333  4.400000  4.615385  3.733333  5.500000  2.384615  3.272727  5.166667  8.500000 15.500000  9.500000  5.000000 
dram[14]:  4.700000  5.100000  7.166667  4.181818  6.000000  5.375000  3.500000  3.538461  3.307692  4.333333 21.000000 11.000000  6.000000  4.222222  7.428571  5.111111 
dram[15]:  4.272727  3.428571  6.833333  4.500000  5.888889  4.583333  3.733333  4.416667  3.928571  4.000000  5.600000  6.750000 18.000000 18.000000  3.777778  5.400000 
average row locality = 10226/2134 = 4.791940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1431      1384      1274      1287      1285      1254      1242      1233      1308      1426      1282      1283      1725      1940      1657      1662
dram[1]:       1323      1340      1530      1536      1313      1331      1298      1530      1472      1440      3097      1574      1531      1373      1518      1427
dram[2]:       1565      1450      1263      1300      1246      1308      1398      1360      1523      1439      1541      1594      1297      1367      1416      1255
dram[3]:       1529      1777      1252      1374      1216      1246      1286      1320      1305      1270      1531      1493      1728      1890      1719      1764
dram[4]:       1335      1384      1433      1326      1315      1365      1300      1349      1310      1322      1668      1748      1513      1512      1318      1316
dram[5]:       1239      1284      1362      1376      1312      1325      1291      1279      1227      1226      1542      1528      1970      1915      1501      1472
dram[6]:       1414      1327      1394      1395      1336      1216      1330      1218      1272      1295      1377      1599      1679      1841      1404      1548
dram[7]:       1852      1637      1432      1278      1272      1343      1222      1298      1263      1345      1766      2019      1603      1421      1257      1386
dram[8]:       1533      1515      1278      1371      1253      1320      1323      1394      1545      1299      1574      1577      1398      1349      1403      1347
dram[9]:       1462      1414      1223      1362      1228      1285      1330      1331      1383      1375      1281      1173      1791      1753      1850      1598
dram[10]:       1216      1510      1299      1432      1240      1249      1344      1296      1343      1284      1449      1376      1738      1865      1581      1631
dram[11]:       1351      1443      1322      1385      1241      1222      1340      1313      1421      1327      2031      1597      1409      1514      1408      1330
dram[12]:       1444      1472      1468      1337      1317      1275      1183      1196      1210      1254      1468      1588      1667      1888      1533      1473
dram[13]:       1489      1473      1370      1256      1366      1274      1268      1342      1389      1569      1717      1444      1423      1469      1410      1303
dram[14]:       1316      1290      1333      1243      1307      1310      1279      1371      1335      1395      1750      1736      1532      1341      1247      1342
dram[15]:       1413      1459      1476      1621      1428      1305      1557      1318      1349      1326      2562      1735      2092      2153      1544      1672
maximum mf latency per bank:
dram[0]:        709       710       707       733       707       713       780       719       773       700       683       702       715       687       704       685
dram[1]:        896      1433      1446      1404      1463      1195       707      1450      1493       681      1781      1181      1458      1081      1404      1175
dram[2]:        722       725       754       717       698       712       737       710       704       693       682       718       687       697       693       709
dram[3]:        696       680       717       712       755       698       728       718       680       689       676       668       685       710       700       697
dram[4]:        709       711       716       720       720       706       720       717       733       728       686       688       697       690       678       709
dram[5]:        728       712       721       695       715       723       705       692       725       726       698       682       706       703       692       711
dram[6]:        713       690       717       725       720       720       785       745       686       696       673       712       715       686       756       704
dram[7]:        682       665       698       697       711       681       682       736       674       732       706       689       690       684       701       691
dram[8]:        718       707       703       720       710       723       728       777       683       694       675       680       703       701       693       678
dram[9]:        709       713       722       712       679       727       736       716       711       731       676       676       685       683       686       688
dram[10]:        708       705       724       780       778       696       726       731       713       703       665       677       702       678       693       707
dram[11]:        714       714       752       717       705       708       723       721       684       729       690       708       718       718       706       732
dram[12]:        693       724       726       715       699       711       730       769       683       687       674       669       685       684       716       703
dram[13]:        694       701       747       746       716       703       746       754       718       719       714       692       693       683       721       724
dram[14]:        712       707       706       742       686       694       720       714       709       696       669       668       703       702       687       708
dram[15]:       1614      1618      1578      1582      1332      1618      1629      1603      1347      1568      1491      1572       859      1586      1296      1309
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71187 n_act=143 n_pre=127 n_ref_event=0 n_req=657 n_rd=657 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009112
n_activity=23758 dram_eff=0.02765
bk0: 36a 69371i bk1: 39a 69682i bk2: 49a 69256i bk3: 47a 69283i bk4: 62a 69617i bk5: 58a 70421i bk6: 48a 69067i bk7: 52a 69611i bk8: 46a 69323i bk9: 41a 70024i bk10: 41a 70639i bk11: 40a 69772i bk12: 21a 71618i bk13: 19a 70898i bk14: 30a 70171i bk15: 28a 70667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782344
Row_Buffer_Locality_read = 0.782344
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.118066
Bank_Level_Parallism_Col = 1.627751
Bank_Level_Parallism_Ready = 1.060883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.465060 

BW Util details:
bwutil = 0.009112 
total_CMD = 72099 
util_bw = 657 
Wasted_Col = 11347 
Wasted_Row = 4436 
Idle = 55659 

BW Util Bottlenecks: 
RCDc_limit = 13652 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5765 
rwq = 0 
CCDLc_limit_alone = 5765 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71187 
Read = 657 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 143 
n_pre = 127 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 657 
Row_Bus_Util =  0.003745 
CoL_Bus_Util = 0.009112 
Either_Row_CoL_Bus_Util = 0.012649 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.016447 
queue_avg = 0.507025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.507025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71171 n_act=137 n_pre=121 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009542
n_activity=23087 dram_eff=0.0298
bk0: 45a 69769i bk1: 49a 69501i bk2: 48a 70095i bk3: 53a 69780i bk4: 56a 69172i bk5: 58a 68978i bk6: 40a 70046i bk7: 44a 68898i bk8: 39a 69681i bk9: 34a 70153i bk10: 25a 71429i bk11: 30a 71163i bk12: 36a 69123i bk13: 42a 70762i bk14: 44a 70611i bk15: 45a 70514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800872
Row_Buffer_Locality_read = 0.800872
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.203771
Bank_Level_Parallism_Col = 1.659380
Bank_Level_Parallism_Ready = 1.069767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456802 

BW Util details:
bwutil = 0.009542 
total_CMD = 72099 
util_bw = 688 
Wasted_Col = 10846 
Wasted_Row = 4165 
Idle = 56400 

BW Util Bottlenecks: 
RCDc_limit = 12974 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6259 
rwq = 0 
CCDLc_limit_alone = 6259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71171 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 688 
Row_Bus_Util =  0.003578 
CoL_Bus_Util = 0.009542 
Either_Row_CoL_Bus_Util = 0.012871 
Issued_on_Two_Bus_Simul_Util = 0.000250 
issued_two_Eff = 0.019397 
queue_avg = 0.602866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.602866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71271 n_act=112 n_pre=96 n_ref_event=0 n_req=629 n_rd=629 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008724
n_activity=21847 dram_eff=0.02879
bk0: 32a 70591i bk1: 35a 69768i bk2: 49a 69602i bk3: 44a 69663i bk4: 49a 69555i bk5: 47a 70685i bk6: 45a 69665i bk7: 46a 69274i bk8: 29a 71059i bk9: 33a 70604i bk10: 31a 71132i bk11: 26a 70544i bk12: 42a 71005i bk13: 40a 70452i bk14: 35a 70700i bk15: 46a 70742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821940
Row_Buffer_Locality_read = 0.821940
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924909
Bank_Level_Parallism_Col = 1.641500
Bank_Level_Parallism_Ready = 1.131956
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432745 

BW Util details:
bwutil = 0.008724 
total_CMD = 72099 
util_bw = 629 
Wasted_Col = 9790 
Wasted_Row = 4736 
Idle = 56944 

BW Util Bottlenecks: 
RCDc_limit = 10617 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6262 
rwq = 0 
CCDLc_limit_alone = 6262 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71271 
Read = 629 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 629 
Row_Bus_Util =  0.002885 
CoL_Bus_Util = 0.008724 
Either_Row_CoL_Bus_Util = 0.011484 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.010870 
queue_avg = 0.555875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.555875
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71273 n_act=126 n_pre=110 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00828
n_activity=21976 dram_eff=0.02717
bk0: 30a 70264i bk1: 26a 71010i bk2: 46a 69513i bk3: 42a 69489i bk4: 61a 67913i bk5: 53a 69059i bk6: 52a 69250i bk7: 55a 69261i bk8: 38a 69581i bk9: 39a 70005i bk10: 33a 71215i bk11: 34a 71591i bk12: 24a 71106i bk13: 20a 70829i bk14: 21a 71470i bk15: 23a 71324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788945
Row_Buffer_Locality_read = 0.788945
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.002239
Bank_Level_Parallism_Col = 1.611993
Bank_Level_Parallism_Ready = 1.122278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398167 

BW Util details:
bwutil = 0.008280 
total_CMD = 72099 
util_bw = 597 
Wasted_Col = 10484 
Wasted_Row = 4552 
Idle = 56466 

BW Util Bottlenecks: 
RCDc_limit = 12031 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5542 
rwq = 0 
CCDLc_limit_alone = 5542 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71273 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 597 
Row_Bus_Util =  0.003273 
CoL_Bus_Util = 0.008280 
Either_Row_CoL_Bus_Util = 0.011456 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.008475 
queue_avg = 0.453820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.45382
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71197 n_act=144 n_pre=128 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008891
n_activity=23930 dram_eff=0.02679
bk0: 42a 68950i bk1: 38a 69754i bk2: 42a 69935i bk3: 43a 69786i bk4: 45a 69358i bk5: 46a 69316i bk6: 46a 69250i bk7: 47a 68750i bk8: 43a 69388i bk9: 46a 68227i bk10: 25a 71589i bk11: 23a 71700i bk12: 29a 71305i bk13: 30a 70869i bk14: 50a 69859i bk15: 46a 70381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775351
Row_Buffer_Locality_read = 0.775351
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.235346
Bank_Level_Parallism_Col = 1.699540
Bank_Level_Parallism_Ready = 1.073323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460370 

BW Util details:
bwutil = 0.008891 
total_CMD = 72099 
util_bw = 641 
Wasted_Col = 10932 
Wasted_Row = 4446 
Idle = 56080 

BW Util Bottlenecks: 
RCDc_limit = 13690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6145 
rwq = 0 
CCDLc_limit_alone = 6145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71197 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 641 
Row_Bus_Util =  0.003773 
CoL_Bus_Util = 0.008891 
Either_Row_CoL_Bus_Util = 0.012511 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.012195 
queue_avg = 0.538898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.538898
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71152 n_act=152 n_pre=136 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009265
n_activity=23135 dram_eff=0.02887
bk0: 57a 68416i bk1: 54a 68143i bk2: 38a 69967i bk3: 39a 69681i bk4: 52a 68499i bk5: 52a 69174i bk6: 54a 69021i bk7: 51a 69973i bk8: 58a 68292i bk9: 54a 68497i bk10: 28a 71106i bk11: 31a 71424i bk12: 18a 71706i bk13: 20a 71739i bk14: 31a 69743i bk15: 31a 70576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772455
Row_Buffer_Locality_read = 0.772455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.296552
Bank_Level_Parallism_Col = 1.679423
Bank_Level_Parallism_Ready = 1.115269
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.467731 

BW Util details:
bwutil = 0.009265 
total_CMD = 72099 
util_bw = 668 
Wasted_Col = 11723 
Wasted_Row = 4284 
Idle = 55424 

BW Util Bottlenecks: 
RCDc_limit = 14498 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6066 
rwq = 0 
CCDLc_limit_alone = 6066 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71152 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 136 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 668 
Row_Bus_Util =  0.003995 
CoL_Bus_Util = 0.009265 
Either_Row_CoL_Bus_Util = 0.013135 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.009504 
queue_avg = 0.515083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.515083
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71221 n_act=134 n_pre=118 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008891
n_activity=22969 dram_eff=0.02791
bk0: 37a 69958i bk1: 41a 70279i bk2: 38a 69733i bk3: 36a 69506i bk4: 49a 70197i bk5: 52a 69737i bk6: 62a 68102i bk7: 63a 69377i bk8: 46a 70022i bk9: 44a 69744i bk10: 34a 71567i bk11: 28a 70934i bk12: 27a 71016i bk13: 21a 70760i bk14: 33a 69444i bk15: 30a 70562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790952
Row_Buffer_Locality_read = 0.790952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.037522
Bank_Level_Parallism_Col = 1.541569
Bank_Level_Parallism_Ready = 1.070203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380489 

BW Util details:
bwutil = 0.008891 
total_CMD = 72099 
util_bw = 641 
Wasted_Col = 11347 
Wasted_Row = 4349 
Idle = 55762 

BW Util Bottlenecks: 
RCDc_limit = 12766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5720 
rwq = 0 
CCDLc_limit_alone = 5720 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71221 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 641 
Row_Bus_Util =  0.003495 
CoL_Bus_Util = 0.008891 
Either_Row_CoL_Bus_Util = 0.012178 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.017084 
queue_avg = 0.490936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.490936
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71274 n_act=122 n_pre=106 n_ref_event=0 n_req=602 n_rd=602 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00835
n_activity=22480 dram_eff=0.02678
bk0: 25a 71059i bk1: 26a 71693i bk2: 36a 69973i bk3: 43a 69975i bk4: 44a 70172i bk5: 42a 69834i bk6: 58a 69600i bk7: 56a 68971i bk8: 39a 70511i bk9: 35a 70436i bk10: 24a 71607i bk11: 21a 70777i bk12: 29a 70185i bk13: 36a 70662i bk14: 46a 69930i bk15: 42a 69845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797342
Row_Buffer_Locality_read = 0.797342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.976789
Bank_Level_Parallism_Col = 1.557161
Bank_Level_Parallism_Ready = 1.078073
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.368146 

BW Util details:
bwutil = 0.008350 
total_CMD = 72099 
util_bw = 602 
Wasted_Col = 10166 
Wasted_Row = 3880 
Idle = 57451 

BW Util Bottlenecks: 
RCDc_limit = 11696 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5041 
rwq = 0 
CCDLc_limit_alone = 5041 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71274 
Read = 602 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 602 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 602 
Row_Bus_Util =  0.003162 
CoL_Bus_Util = 0.008350 
Either_Row_CoL_Bus_Util = 0.011443 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006061 
queue_avg = 0.374721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.374721
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71260 n_act=122 n_pre=106 n_ref_event=0 n_req=620 n_rd=620 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008599
n_activity=22998 dram_eff=0.02696
bk0: 29a 70031i bk1: 30a 71217i bk2: 44a 69101i bk3: 46a 69882i bk4: 53a 68918i bk5: 51a 68514i bk6: 45a 70012i bk7: 46a 70089i bk8: 28a 71408i bk9: 37a 70951i bk10: 28a 71325i bk11: 27a 70414i bk12: 38a 70612i bk13: 38a 70505i bk14: 37a 69830i bk15: 43a 70027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803226
Row_Buffer_Locality_read = 0.803226
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.070085
Bank_Level_Parallism_Col = 1.684659
Bank_Level_Parallism_Ready = 1.125806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433511 

BW Util details:
bwutil = 0.008599 
total_CMD = 72099 
util_bw = 620 
Wasted_Col = 10099 
Wasted_Row = 4434 
Idle = 56946 

BW Util Bottlenecks: 
RCDc_limit = 11585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6325 
rwq = 0 
CCDLc_limit_alone = 6325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71260 
Read = 620 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 620 
total_req = 620 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 620 
Row_Bus_Util =  0.003162 
CoL_Bus_Util = 0.008599 
Either_Row_CoL_Bus_Util = 0.011637 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.010727 
queue_avg = 0.515014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.515014
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71222 n_act=136 n_pre=120 n_ref_event=0 n_req=627 n_rd=627 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008696
n_activity=23782 dram_eff=0.02636
bk0: 30a 70864i bk1: 33a 69241i bk2: 51a 69003i bk3: 43a 69750i bk4: 56a 69506i bk5: 51a 70228i bk6: 55a 68841i bk7: 52a 68427i bk8: 33a 69894i bk9: 38a 70296i bk10: 49a 69901i bk11: 46a 70642i bk12: 24a 70931i bk13: 22a 71204i bk14: 21a 71425i bk15: 23a 70972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783094
Row_Buffer_Locality_read = 0.783094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.932481
Bank_Level_Parallism_Col = 1.530866
Bank_Level_Parallism_Ready = 1.078150
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385911 

BW Util details:
bwutil = 0.008696 
total_CMD = 72099 
util_bw = 627 
Wasted_Col = 11484 
Wasted_Row = 5010 
Idle = 54978 

BW Util Bottlenecks: 
RCDc_limit = 12988 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5519 
rwq = 0 
CCDLc_limit_alone = 5519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71222 
Read = 627 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 627 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 627 
Row_Bus_Util =  0.003551 
CoL_Bus_Util = 0.008696 
Either_Row_CoL_Bus_Util = 0.012164 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.006842 
queue_avg = 0.407010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.40701
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71212 n_act=136 n_pre=120 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008891
n_activity=22555 dram_eff=0.02842
bk0: 45a 69716i bk1: 32a 69714i bk2: 46a 69517i bk3: 42a 69285i bk4: 63a 68257i bk5: 59a 69791i bk6: 47a 69366i bk7: 51a 68944i bk8: 43a 69222i bk9: 42a 69554i bk10: 32a 71512i bk11: 34a 70815i bk12: 23a 70802i bk13: 20a 71276i bk14: 31a 70642i bk15: 31a 71040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787831
Row_Buffer_Locality_read = 0.787831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.071365
Bank_Level_Parallism_Col = 1.587059
Bank_Level_Parallism_Ready = 1.099844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.397647 

BW Util details:
bwutil = 0.008891 
total_CMD = 72099 
util_bw = 641 
Wasted_Col = 11314 
Wasted_Row = 4832 
Idle = 55312 

BW Util Bottlenecks: 
RCDc_limit = 12961 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6061 
rwq = 0 
CCDLc_limit_alone = 6061 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71212 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 641 
Row_Bus_Util =  0.003551 
CoL_Bus_Util = 0.008891 
Either_Row_CoL_Bus_Util = 0.012303 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.011274 
queue_avg = 0.582796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.582796
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71215 n_act=128 n_pre=112 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009002
n_activity=23630 dram_eff=0.02747
bk0: 39a 70248i bk1: 37a 70552i bk2: 48a 69802i bk3: 41a 70576i bk4: 55a 68526i bk5: 60a 69783i bk6: 39a 70446i bk7: 41a 69853i bk8: 39a 69448i bk9: 46a 69277i bk10: 25a 70991i bk11: 28a 70724i bk12: 32a 70577i bk13: 33a 70761i bk14: 43a 70117i bk15: 43a 70806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802773
Row_Buffer_Locality_read = 0.802773
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.935496
Bank_Level_Parallism_Col = 1.598261
Bank_Level_Parallism_Ready = 1.066256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371974 

BW Util details:
bwutil = 0.009002 
total_CMD = 72099 
util_bw = 649 
Wasted_Col = 10559 
Wasted_Row = 5194 
Idle = 55697 

BW Util Bottlenecks: 
RCDc_limit = 12189 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5770 
rwq = 0 
CCDLc_limit_alone = 5770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71215 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 649 
Row_Bus_Util =  0.003329 
CoL_Bus_Util = 0.009002 
Either_Row_CoL_Bus_Util = 0.012261 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.005656 
queue_avg = 0.490118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.490118
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71232 n_act=133 n_pre=117 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008613
n_activity=24152 dram_eff=0.02571
bk0: 36a 70196i bk1: 32a 69590i bk2: 30a 69897i bk3: 39a 69541i bk4: 46a 70343i bk5: 54a 69448i bk6: 63a 68342i bk7: 59a 69589i bk8: 46a 69373i bk9: 46a 70213i bk10: 31a 71163i bk11: 29a 70693i bk12: 25a 71010i bk13: 23a 71451i bk14: 31a 70486i bk15: 31a 70616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785829
Row_Buffer_Locality_read = 0.785829
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.884986
Bank_Level_Parallism_Col = 1.559305
Bank_Level_Parallism_Ready = 1.078905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.378269 

BW Util details:
bwutil = 0.008613 
total_CMD = 72099 
util_bw = 621 
Wasted_Col = 11292 
Wasted_Row = 5198 
Idle = 54988 

BW Util Bottlenecks: 
RCDc_limit = 12699 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5780 
rwq = 0 
CCDLc_limit_alone = 5780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71232 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 133 
n_pre = 117 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 250 
issued_total_col = 621 
Row_Bus_Util =  0.003467 
CoL_Bus_Util = 0.008613 
Either_Row_CoL_Bus_Util = 0.012025 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.004614 
queue_avg = 0.508773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.508773
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71223 n_act=135 n_pre=119 n_ref_event=0 n_req=635 n_rd=635 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008807
n_activity=24229 dram_eff=0.02621
bk0: 32a 70748i bk1: 35a 70601i bk2: 45a 69610i bk3: 45a 69364i bk4: 39a 69944i bk5: 44a 69750i bk6: 60a 68545i bk7: 56a 68435i bk8: 33a 70547i bk9: 31a 68818i bk10: 36a 69573i bk11: 31a 70716i bk12: 34a 71152i bk13: 31a 71531i bk14: 38a 70863i bk15: 45a 69886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787402
Row_Buffer_Locality_read = 0.787402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.030696
Bank_Level_Parallism_Col = 1.608658
Bank_Level_Parallism_Ready = 1.085039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439289 

BW Util details:
bwutil = 0.008807 
total_CMD = 72099 
util_bw = 635 
Wasted_Col = 11020 
Wasted_Row = 5155 
Idle = 55289 

BW Util Bottlenecks: 
RCDc_limit = 12871 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5728 
rwq = 0 
CCDLc_limit_alone = 5728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71223 
Read = 635 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 635 
total_req = 635 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 635 
Row_Bus_Util =  0.003523 
CoL_Bus_Util = 0.008807 
Either_Row_CoL_Bus_Util = 0.012150 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.014840 
queue_avg = 0.583822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.583822
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71203 n_act=134 n_pre=118 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009126
n_activity=22616 dram_eff=0.02909
bk0: 47a 69777i bk1: 51a 69529i bk2: 43a 70517i bk3: 46a 69509i bk4: 42a 70499i bk5: 43a 70377i bk6: 49a 68558i bk7: 46a 69048i bk8: 43a 69019i bk9: 39a 70058i bk10: 21a 71888i bk11: 22a 71657i bk12: 30a 70785i bk13: 38a 70041i bk14: 52a 70385i bk15: 46a 70036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796353
Row_Buffer_Locality_read = 0.796353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.017911
Bank_Level_Parallism_Col = 1.598596
Bank_Level_Parallism_Ready = 1.059271
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446716 

BW Util details:
bwutil = 0.009126 
total_CMD = 72099 
util_bw = 658 
Wasted_Col = 10941 
Wasted_Row = 4536 
Idle = 55964 

BW Util Bottlenecks: 
RCDc_limit = 12742 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5850 
rwq = 0 
CCDLc_limit_alone = 5850 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71203 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 658 
Row_Bus_Util =  0.003495 
CoL_Bus_Util = 0.009126 
Either_Row_CoL_Bus_Util = 0.012427 
Issued_on_Two_Bus_Simul_Util = 0.000194 
issued_two_Eff = 0.015625 
queue_avg = 0.472253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.472253
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=72099 n_nop=71196 n_act=140 n_pre=124 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009043
n_activity=22879 dram_eff=0.0285
bk0: 47a 69348i bk1: 48a 68668i bk2: 41a 70689i bk3: 36a 70383i bk4: 53a 69644i bk5: 55a 69181i bk6: 56a 68491i bk7: 53a 69132i bk8: 55a 68413i bk9: 56a 68345i bk10: 28a 70984i bk11: 27a 71179i bk12: 18a 71821i bk13: 18a 71896i bk14: 34a 69957i bk15: 27a 70942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785276
Row_Buffer_Locality_read = 0.785276
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.060654
Bank_Level_Parallism_Col = 1.593471
Bank_Level_Parallism_Ready = 1.095092
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.399721 

BW Util details:
bwutil = 0.009043 
total_CMD = 72099 
util_bw = 652 
Wasted_Col = 11599 
Wasted_Row = 4813 
Idle = 55035 

BW Util Bottlenecks: 
RCDc_limit = 13357 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5986 
rwq = 0 
CCDLc_limit_alone = 5986 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72099 
n_nop = 71196 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 652 
Row_Bus_Util =  0.003662 
CoL_Bus_Util = 0.009043 
Either_Row_CoL_Bus_Util = 0.012524 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.014396 
queue_avg = 0.542185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.542185

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 851, Miss_rate = 0.678, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 845, Miss_rate = 0.688, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 861, Miss_rate = 0.664, Pending_hits = 60, Reservation_fails = 1577
L2_cache_bank[3]: Access = 1247, Miss = 864, Miss_rate = 0.693, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 831, Miss_rate = 0.710, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 838, Miss_rate = 0.664, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 837, Miss_rate = 0.689, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 807, Miss_rate = 0.689, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 853, Miss_rate = 0.678, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 840, Miss_rate = 0.691, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 861, Miss_rate = 0.672, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 861, Miss_rate = 0.687, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 831, Miss_rate = 0.682, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 856, Miss_rate = 0.688, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 837, Miss_rate = 0.699, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 819, Miss_rate = 0.685, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 823, Miss_rate = 0.693, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 835, Miss_rate = 0.670, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 838, Miss_rate = 0.699, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 833, Miss_rate = 0.691, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 835, Miss_rate = 0.671, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 844, Miss_rate = 0.689, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 841, Miss_rate = 0.662, Pending_hits = 41, Reservation_fails = 390
L2_cache_bank[23]: Access = 1232, Miss = 847, Miss_rate = 0.688, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 830, Miss_rate = 0.690, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 829, Miss_rate = 0.689, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 844, Miss_rate = 0.690, Pending_hits = 50, Reservation_fails = 390
L2_cache_bank[27]: Access = 1210, Miss = 830, Miss_rate = 0.686, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 850, Miss_rate = 0.674, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 848, Miss_rate = 0.699, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 842, Miss_rate = 0.664, Pending_hits = 68, Reservation_fails = 1577
L2_cache_bank[31]: Access = 1232, Miss = 849, Miss_rate = 0.689, Pending_hits = 42, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 26910
L2_total_cache_miss_rate = 0.6840
L2_total_cache_pending_hits = 1347
L2_total_cache_reservation_fails = 3934
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3934
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1347
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3934
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 12359
Req_Network_injected_packets_per_cycle =       3.1832 
Req_Network_conflicts_per_cycle =       0.9029
Req_Network_conflicts_per_cycle_util =       2.0734
Req_Bank_Level_Parallism =       7.3097
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1471
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1796

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 12359
Reply_Network_injected_packets_per_cycle =        3.1832
Reply_Network_conflicts_per_cycle =        1.2591
Reply_Network_conflicts_per_cycle_util =       2.9410
Reply_Bank_Level_Parallism =       7.4355
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1512
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0838
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 2471 (cycle/sec)
gpgpu_silicon_slowdown = 485633x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
