<!DOCTYPE html>
<html class="writer-html5" lang="en">
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>phasex Source File &mdash; Bedrock  documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css" />

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            Bedrock
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../general-docs.html">General Docs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rtsim-module.html">RTSIM Module</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dsp-digaree-module.html">DSP Digaree Module</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Bedrock</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">phasex Source File</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/_gen_src_rst/phasex_source.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="phasex-source-file">
<span id="phasex-source"></span><h1>phasex Source File<a class="headerlink" href="#phasex-source-file" title="Permalink to this heading">ÔÉÅ</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>
<span class="linenos"> 2</span>
<span class="linenos"> 3</span><span class="c1">// DMTD-inspired investigation into clock phasing</span>
<span class="linenos"> 4</span><span class="c1">// No on-chip analysis, but that could be added later once we see the captured patterns</span>
<span class="linenos"> 5</span><span class="k">module</span><span class="w"> </span><span class="n">phasex</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos"> 6</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">aw</span><span class="o">=</span><span class="mh">10</span>
<span class="linenos"> 7</span><span class="p">)</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 8</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">uclk1</span><span class="p">,</span><span class="w">  </span><span class="c1">// unknown clock 1</span>
<span class="linenos"> 9</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">uclk2</span><span class="p">,</span><span class="w">  </span><span class="c1">// unknown clock 2</span>
<span class="linenos">10</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">sclk</span><span class="p">,</span><span class="w">   </span><span class="c1">// sampling clock</span>
<span class="linenos">11</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">rclk</span><span class="p">,</span><span class="w">   </span><span class="c1">// readout clock (data transfer, local bus)</span>
<span class="linenos">12</span><span class="w">     </span><span class="c1">// all of the following are in rclk domain</span>
<span class="linenos">13</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">trig</span><span class="p">,</span>
<span class="linenos">14</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">ready</span><span class="p">,</span>
<span class="linenos">15</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span>
<span class="linenos">16</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dout</span>
<span class="linenos">17</span><span class="p">);</span>
<span class="linenos">18</span>
<span class="linenos">19</span><span class="c1">// Move software-created trigger to sclk domain</span>
<span class="linenos">20</span><span class="kt">wire</span><span class="w"> </span><span class="n">trig2</span><span class="p">;</span>
<span class="linenos">21</span><span class="n">flag_xdomain</span><span class="w"> </span><span class="n">trigx</span><span class="p">(.</span><span class="n">clk1</span><span class="p">(</span><span class="n">rclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">flagin_clk1</span><span class="p">(</span><span class="n">trig</span><span class="p">),</span>
<span class="linenos">22</span><span class="w">     </span><span class="p">.</span><span class="n">clk2</span><span class="p">(</span><span class="n">sclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">flagout_clk2</span><span class="p">(</span><span class="n">trig2</span><span class="p">));</span>
<span class="linenos">23</span>
<span class="linenos">24</span><span class="c1">// Dividers for snapshot operation</span>
<span class="linenos">25</span><span class="kt">reg</span><span class="w"> </span><span class="n">div1</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">div2</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">26</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">uclk1</span><span class="p">)</span><span class="w"> </span><span class="n">div1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">div1</span><span class="p">;</span>
<span class="linenos">27</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">uclk2</span><span class="p">)</span><span class="w"> </span><span class="n">div2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">div2</span><span class="p">;</span>
<span class="linenos">28</span>
<span class="linenos">29</span><span class="c1">// Control logic in sclk domain</span>
<span class="linenos">30</span><span class="c1">// aw bits row address, 3 bits to control stuffing of 8 bit-pairs into one 16-bit word</span>
<span class="linenos">31</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">+</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">count</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">32</span><span class="kt">reg</span><span class="w"> </span><span class="n">run</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">33</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">34</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">trig2</span><span class="p">)</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">35</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">run</span><span class="p">)</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">count</span><span class="o">+</span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">36</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">&amp;</span><span class="n">count</span><span class="p">)</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">37</span><span class="k">end</span>
<span class="linenos">38</span><span class="kt">wire</span><span class="w"> </span><span class="n">wen</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">&amp;</span><span class="n">count</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<span class="linenos">39</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">waddr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">count</span><span class="p">[</span><span class="n">aw</span><span class="o">+</span><span class="mh">2</span><span class="o">:</span><span class="mh">3</span><span class="p">];</span>
<span class="linenos">40</span>
<span class="linenos">41</span><span class="c1">// Safely cross clock domains</span>
<span class="linenos">42</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">snap</span><span class="p">;</span>
<span class="linenos">43</span><span class="n">reg_tech_cdc</span><span class="w"> </span><span class="p">#(.</span><span class="n">POST_STAGES</span><span class="p">(</span><span class="mh">0</span><span class="p">))</span><span class="w"> </span><span class="n">snap1</span><span class="p">(.</span><span class="n">I</span><span class="p">(</span><span class="n">div1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">C</span><span class="p">(</span><span class="n">sclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O</span><span class="p">(</span><span class="n">snap</span><span class="p">[</span><span class="mh">0</span><span class="p">]));</span>
<span class="linenos">44</span><span class="n">reg_tech_cdc</span><span class="w"> </span><span class="p">#(.</span><span class="n">POST_STAGES</span><span class="p">(</span><span class="mh">0</span><span class="p">))</span><span class="w"> </span><span class="n">snap2</span><span class="p">(.</span><span class="n">I</span><span class="p">(</span><span class="n">div2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">C</span><span class="p">(</span><span class="n">sclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O</span><span class="p">(</span><span class="n">snap</span><span class="p">[</span><span class="mh">1</span><span class="p">]));</span>
<span class="linenos">45</span>
<span class="linenos">46</span><span class="c1">// Data flow logic, also in sclk domain</span>
<span class="linenos">47</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shiftr</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">48</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">49</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">run</span><span class="p">)</span><span class="w"> </span><span class="n">shiftr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">shiftr</span><span class="p">[</span><span class="mh">13</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">snap</span><span class="p">};</span>
<span class="linenos">50</span><span class="k">end</span>
<span class="linenos">51</span>
<span class="linenos">52</span><span class="c1">// Store the result</span>
<span class="linenos">53</span><span class="n">dpram</span><span class="w"> </span><span class="p">#(.</span><span class="n">aw</span><span class="p">(</span><span class="n">aw</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">dw</span><span class="p">(</span><span class="mh">16</span><span class="p">))</span><span class="w"> </span><span class="n">phmem</span><span class="p">(.</span><span class="n">clka</span><span class="p">(</span><span class="n">sclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">clkb</span><span class="p">(</span><span class="n">rclk</span><span class="p">),</span>
<span class="linenos">54</span><span class="w">     </span><span class="p">.</span><span class="n">addra</span><span class="p">(</span><span class="n">waddr</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">dina</span><span class="p">(</span><span class="n">shiftr</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">wena</span><span class="p">(</span><span class="n">wen</span><span class="p">),</span>
<span class="linenos">55</span><span class="w">     </span><span class="p">.</span><span class="n">addrb</span><span class="p">(</span><span class="n">addr</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">doutb</span><span class="p">(</span><span class="n">dout</span><span class="p">));</span>
<span class="linenos">56</span>
<span class="linenos">57</span><span class="c1">// Single status bit, OK to capture in rclk domain</span>
<span class="linenos">58</span><span class="kt">reg</span><span class="w"> </span><span class="n">ready_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">59</span><span class="kt">reg</span><span class="w"> </span><span class="n">invalid</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">60</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">rclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">61</span><span class="w">     </span><span class="n">ready_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">run</span><span class="p">;</span><span class="w">  </span><span class="c1">// safely crosses clock domain</span>
<span class="linenos">62</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">trig</span><span class="p">)</span><span class="w"> </span><span class="n">invalid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">63</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">ready_r</span><span class="p">)</span><span class="w"> </span><span class="n">invalid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">64</span><span class="k">end</span>
<span class="linenos">65</span><span class="k">assign</span><span class="w"> </span><span class="n">ready</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ready_r</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">invalid</span><span class="p">;</span>
<span class="linenos">66</span>
<span class="linenos">67</span><span class="k">endmodule</span>
</pre></div>
</div>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, LBNL ATG.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>