
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c90  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000854  08009da0  08009da0  00019da0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a5f4  0800a5f4  0001a5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800a5fc  0800a5fc  0001a5fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a604  0800a604  0001a604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006cc  20000000  0800a608  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000007d8  200006cc  0800acd4  000206cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000ea4  0800acd4  00020ea4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000206cc  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  000206f5  2**0
                  CONTENTS, READONLY
 11 .debug_info   00008f9c  00000000  00000000  00020738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000022fb  00000000  00000000  000296d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000b08  00000000  00000000  0002b9d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000832  00000000  00000000  0002c4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000161e0  00000000  00000000  0002cd0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000c8c4  00000000  00000000  00042eea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008014d  00000000  00000000  0004f7ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00004204  00000000  00000000  000cf8fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  000d3b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006cc 	.word	0x200006cc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009d88 	.word	0x08009d88

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200006d0 	.word	0x200006d0
 800014c:	08009d88 	.word	0x08009d88

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295
 8000a9c:	f000 b972 	b.w	8000d84 <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	9e08      	ldr	r6, [sp, #32]
 8000abe:	460d      	mov	r5, r1
 8000ac0:	4604      	mov	r4, r0
 8000ac2:	468e      	mov	lr, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d14c      	bne.n	8000b62 <__udivmoddi4+0xaa>
 8000ac8:	428a      	cmp	r2, r1
 8000aca:	4694      	mov	ip, r2
 8000acc:	d967      	bls.n	8000b9e <__udivmoddi4+0xe6>
 8000ace:	fab2 f382 	clz	r3, r2
 8000ad2:	b153      	cbz	r3, 8000aea <__udivmoddi4+0x32>
 8000ad4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ad8:	f1c3 0220 	rsb	r2, r3, #32
 8000adc:	fa01 fe03 	lsl.w	lr, r1, r3
 8000ae0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ae4:	ea42 0e0e 	orr.w	lr, r2, lr
 8000ae8:	409c      	lsls	r4, r3
 8000aea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aee:	fbbe f1f7 	udiv	r1, lr, r7
 8000af2:	fa1f f58c 	uxth.w	r5, ip
 8000af6:	fb07 ee11 	mls	lr, r7, r1, lr
 8000afa:	fb01 f005 	mul.w	r0, r1, r5
 8000afe:	0c22      	lsrs	r2, r4, #16
 8000b00:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000b04:	4290      	cmp	r0, r2
 8000b06:	d90a      	bls.n	8000b1e <__udivmoddi4+0x66>
 8000b08:	eb1c 0202 	adds.w	r2, ip, r2
 8000b0c:	f101 3eff 	add.w	lr, r1, #4294967295
 8000b10:	f080 8119 	bcs.w	8000d46 <__udivmoddi4+0x28e>
 8000b14:	4290      	cmp	r0, r2
 8000b16:	f240 8116 	bls.w	8000d46 <__udivmoddi4+0x28e>
 8000b1a:	3902      	subs	r1, #2
 8000b1c:	4462      	add	r2, ip
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b24:	fb07 2210 	mls	r2, r7, r0, r2
 8000b28:	fb00 f505 	mul.w	r5, r0, r5
 8000b2c:	b2a4      	uxth	r4, r4
 8000b2e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b32:	42a5      	cmp	r5, r4
 8000b34:	d90a      	bls.n	8000b4c <__udivmoddi4+0x94>
 8000b36:	eb1c 0404 	adds.w	r4, ip, r4
 8000b3a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3e:	f080 8104 	bcs.w	8000d4a <__udivmoddi4+0x292>
 8000b42:	42a5      	cmp	r5, r4
 8000b44:	f240 8101 	bls.w	8000d4a <__udivmoddi4+0x292>
 8000b48:	4464      	add	r4, ip
 8000b4a:	3802      	subs	r0, #2
 8000b4c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b50:	2100      	movs	r1, #0
 8000b52:	1b64      	subs	r4, r4, r5
 8000b54:	b11e      	cbz	r6, 8000b5e <__udivmoddi4+0xa6>
 8000b56:	40dc      	lsrs	r4, r3
 8000b58:	2300      	movs	r3, #0
 8000b5a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d908      	bls.n	8000b78 <__udivmoddi4+0xc0>
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	f000 80ea 	beq.w	8000d40 <__udivmoddi4+0x288>
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b72:	4608      	mov	r0, r1
 8000b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b78:	fab3 f183 	clz	r1, r3
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	d148      	bne.n	8000c12 <__udivmoddi4+0x15a>
 8000b80:	42ab      	cmp	r3, r5
 8000b82:	d302      	bcc.n	8000b8a <__udivmoddi4+0xd2>
 8000b84:	4282      	cmp	r2, r0
 8000b86:	f200 80f8 	bhi.w	8000d7a <__udivmoddi4+0x2c2>
 8000b8a:	1a84      	subs	r4, r0, r2
 8000b8c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b90:	2001      	movs	r0, #1
 8000b92:	4696      	mov	lr, r2
 8000b94:	2e00      	cmp	r6, #0
 8000b96:	d0e2      	beq.n	8000b5e <__udivmoddi4+0xa6>
 8000b98:	e9c6 4e00 	strd	r4, lr, [r6]
 8000b9c:	e7df      	b.n	8000b5e <__udivmoddi4+0xa6>
 8000b9e:	b902      	cbnz	r2, 8000ba2 <__udivmoddi4+0xea>
 8000ba0:	deff      	udf	#255	; 0xff
 8000ba2:	fab2 f382 	clz	r3, r2
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f040 808e 	bne.w	8000cc8 <__udivmoddi4+0x210>
 8000bac:	1a88      	subs	r0, r1, r2
 8000bae:	2101      	movs	r1, #1
 8000bb0:	0c17      	lsrs	r7, r2, #16
 8000bb2:	fa1f fe82 	uxth.w	lr, r2
 8000bb6:	fbb0 f5f7 	udiv	r5, r0, r7
 8000bba:	fb07 0015 	mls	r0, r7, r5, r0
 8000bbe:	0c22      	lsrs	r2, r4, #16
 8000bc0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000bc4:	fb0e f005 	mul.w	r0, lr, r5
 8000bc8:	4290      	cmp	r0, r2
 8000bca:	d908      	bls.n	8000bde <__udivmoddi4+0x126>
 8000bcc:	eb1c 0202 	adds.w	r2, ip, r2
 8000bd0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000bd4:	d202      	bcs.n	8000bdc <__udivmoddi4+0x124>
 8000bd6:	4290      	cmp	r0, r2
 8000bd8:	f200 80cc 	bhi.w	8000d74 <__udivmoddi4+0x2bc>
 8000bdc:	4645      	mov	r5, r8
 8000bde:	1a12      	subs	r2, r2, r0
 8000be0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000be4:	fb07 2210 	mls	r2, r7, r0, r2
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	b2a4      	uxth	r4, r4
 8000bee:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bf2:	45a6      	cmp	lr, r4
 8000bf4:	d908      	bls.n	8000c08 <__udivmoddi4+0x150>
 8000bf6:	eb1c 0404 	adds.w	r4, ip, r4
 8000bfa:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bfe:	d202      	bcs.n	8000c06 <__udivmoddi4+0x14e>
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	f200 80b4 	bhi.w	8000d6e <__udivmoddi4+0x2b6>
 8000c06:	4610      	mov	r0, r2
 8000c08:	eba4 040e 	sub.w	r4, r4, lr
 8000c0c:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c10:	e7a0      	b.n	8000b54 <__udivmoddi4+0x9c>
 8000c12:	f1c1 0720 	rsb	r7, r1, #32
 8000c16:	408b      	lsls	r3, r1
 8000c18:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c1c:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c20:	fa25 fa07 	lsr.w	sl, r5, r7
 8000c24:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c28:	fbba f8f9 	udiv	r8, sl, r9
 8000c2c:	408d      	lsls	r5, r1
 8000c2e:	fa20 f307 	lsr.w	r3, r0, r7
 8000c32:	fb09 aa18 	mls	sl, r9, r8, sl
 8000c36:	fa1f fe8c 	uxth.w	lr, ip
 8000c3a:	432b      	orrs	r3, r5
 8000c3c:	fa00 f501 	lsl.w	r5, r0, r1
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	0c1c      	lsrs	r4, r3, #16
 8000c46:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000c4a:	42a0      	cmp	r0, r4
 8000c4c:	fa02 f201 	lsl.w	r2, r2, r1
 8000c50:	d90b      	bls.n	8000c6a <__udivmoddi4+0x1b2>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c5a:	f080 8086 	bcs.w	8000d6a <__udivmoddi4+0x2b2>
 8000c5e:	42a0      	cmp	r0, r4
 8000c60:	f240 8083 	bls.w	8000d6a <__udivmoddi4+0x2b2>
 8000c64:	f1a8 0802 	sub.w	r8, r8, #2
 8000c68:	4464      	add	r4, ip
 8000c6a:	1a24      	subs	r4, r4, r0
 8000c6c:	b298      	uxth	r0, r3
 8000c6e:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c72:	fb09 4413 	mls	r4, r9, r3, r4
 8000c76:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c7a:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000c7e:	45a6      	cmp	lr, r4
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0x1dc>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c8a:	d26a      	bcs.n	8000d62 <__udivmoddi4+0x2aa>
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d968      	bls.n	8000d62 <__udivmoddi4+0x2aa>
 8000c90:	3b02      	subs	r3, #2
 8000c92:	4464      	add	r4, ip
 8000c94:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000c98:	fba0 9302 	umull	r9, r3, r0, r2
 8000c9c:	eba4 040e 	sub.w	r4, r4, lr
 8000ca0:	429c      	cmp	r4, r3
 8000ca2:	46c8      	mov	r8, r9
 8000ca4:	469e      	mov	lr, r3
 8000ca6:	d354      	bcc.n	8000d52 <__udivmoddi4+0x29a>
 8000ca8:	d051      	beq.n	8000d4e <__udivmoddi4+0x296>
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	d067      	beq.n	8000d7e <__udivmoddi4+0x2c6>
 8000cae:	ebb5 0308 	subs.w	r3, r5, r8
 8000cb2:	eb64 040e 	sbc.w	r4, r4, lr
 8000cb6:	40cb      	lsrs	r3, r1
 8000cb8:	fa04 f707 	lsl.w	r7, r4, r7
 8000cbc:	431f      	orrs	r7, r3
 8000cbe:	40cc      	lsrs	r4, r1
 8000cc0:	e9c6 7400 	strd	r7, r4, [r6]
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	e74a      	b.n	8000b5e <__udivmoddi4+0xa6>
 8000cc8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ccc:	f1c3 0020 	rsb	r0, r3, #32
 8000cd0:	40c1      	lsrs	r1, r0
 8000cd2:	409d      	lsls	r5, r3
 8000cd4:	fa24 f000 	lsr.w	r0, r4, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	4328      	orrs	r0, r5
 8000cde:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ce2:	fb07 1115 	mls	r1, r7, r5, r1
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	0c02      	lsrs	r2, r0, #16
 8000cec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cf0:	fb05 f10e 	mul.w	r1, r5, lr
 8000cf4:	4291      	cmp	r1, r2
 8000cf6:	fa04 f403 	lsl.w	r4, r4, r3
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0x256>
 8000cfc:	eb1c 0202 	adds.w	r2, ip, r2
 8000d00:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d04:	d22f      	bcs.n	8000d66 <__udivmoddi4+0x2ae>
 8000d06:	4291      	cmp	r1, r2
 8000d08:	d92d      	bls.n	8000d66 <__udivmoddi4+0x2ae>
 8000d0a:	3d02      	subs	r5, #2
 8000d0c:	4462      	add	r2, ip
 8000d0e:	1a52      	subs	r2, r2, r1
 8000d10:	fbb2 f1f7 	udiv	r1, r2, r7
 8000d14:	fb07 2211 	mls	r2, r7, r1, r2
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000d1e:	fb01 f20e 	mul.w	r2, r1, lr
 8000d22:	4282      	cmp	r2, r0
 8000d24:	d908      	bls.n	8000d38 <__udivmoddi4+0x280>
 8000d26:	eb1c 0000 	adds.w	r0, ip, r0
 8000d2a:	f101 38ff 	add.w	r8, r1, #4294967295
 8000d2e:	d216      	bcs.n	8000d5e <__udivmoddi4+0x2a6>
 8000d30:	4282      	cmp	r2, r0
 8000d32:	d914      	bls.n	8000d5e <__udivmoddi4+0x2a6>
 8000d34:	3902      	subs	r1, #2
 8000d36:	4460      	add	r0, ip
 8000d38:	1a80      	subs	r0, r0, r2
 8000d3a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d3e:	e73a      	b.n	8000bb6 <__udivmoddi4+0xfe>
 8000d40:	4631      	mov	r1, r6
 8000d42:	4630      	mov	r0, r6
 8000d44:	e70b      	b.n	8000b5e <__udivmoddi4+0xa6>
 8000d46:	4671      	mov	r1, lr
 8000d48:	e6e9      	b.n	8000b1e <__udivmoddi4+0x66>
 8000d4a:	4610      	mov	r0, r2
 8000d4c:	e6fe      	b.n	8000b4c <__udivmoddi4+0x94>
 8000d4e:	454d      	cmp	r5, r9
 8000d50:	d2ab      	bcs.n	8000caa <__udivmoddi4+0x1f2>
 8000d52:	ebb9 0802 	subs.w	r8, r9, r2
 8000d56:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000d5a:	3801      	subs	r0, #1
 8000d5c:	e7a5      	b.n	8000caa <__udivmoddi4+0x1f2>
 8000d5e:	4641      	mov	r1, r8
 8000d60:	e7ea      	b.n	8000d38 <__udivmoddi4+0x280>
 8000d62:	4603      	mov	r3, r0
 8000d64:	e796      	b.n	8000c94 <__udivmoddi4+0x1dc>
 8000d66:	4645      	mov	r5, r8
 8000d68:	e7d1      	b.n	8000d0e <__udivmoddi4+0x256>
 8000d6a:	46d0      	mov	r8, sl
 8000d6c:	e77d      	b.n	8000c6a <__udivmoddi4+0x1b2>
 8000d6e:	4464      	add	r4, ip
 8000d70:	3802      	subs	r0, #2
 8000d72:	e749      	b.n	8000c08 <__udivmoddi4+0x150>
 8000d74:	3d02      	subs	r5, #2
 8000d76:	4462      	add	r2, ip
 8000d78:	e731      	b.n	8000bde <__udivmoddi4+0x126>
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e70a      	b.n	8000b94 <__udivmoddi4+0xdc>
 8000d7e:	4631      	mov	r1, r6
 8000d80:	e6ed      	b.n	8000b5e <__udivmoddi4+0xa6>
 8000d82:	bf00      	nop

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
	if(t)
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <process_ms+0x20>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d004      	beq.n	8000d9e <process_ms+0x16>
		t--;
 8000d94:	4b04      	ldr	r3, [pc, #16]	; (8000da8 <process_ms+0x20>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	3b01      	subs	r3, #1
 8000d9a:	4a03      	ldr	r2, [pc, #12]	; (8000da8 <process_ms+0x20>)
 8000d9c:	6013      	str	r3, [r2, #0]
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	200006e8 	.word	0x200006e8

08000dac <main>:


int main(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la première étape de la fonction main().
	HAL_Init();
 8000db2:	f001 fabf 	bl	8002334 <HAL_Init>

	//Initialisation de l'UART2 à la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reliées jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirigées vers la sonde de débogage, la liaison UART étant ensuite encapsulée sur l'USB vers le PC de développement.
	UART_init(UART2_ID,115200);
 8000db6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f000 fcde 	bl	800177c <UART_init>

	//"Indique que les printf sortent vers le périphérique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f000 fa45 	bl	8001254 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000dca:	2303      	movs	r3, #3
 8000dcc:	9300      	str	r3, [sp, #0]
 8000dce:	2300      	movs	r3, #0
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dd6:	480e      	ldr	r0, [pc, #56]	; (8000e10 <main+0x64>)
 8000dd8:	f000 f8f2 	bl	8000fc0 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000ddc:	2303      	movs	r3, #3
 8000dde:	9300      	str	r3, [sp, #0]
 8000de0:	2301      	movs	r3, #1
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000de8:	480a      	ldr	r0, [pc, #40]	; (8000e14 <main+0x68>)
 8000dea:	f000 f8e9 	bl	8000fc0 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms à la liste des fonctions appelées automatiquement chaque ms par la routine d'interruption du périphérique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000dee:	480a      	ldr	r0, [pc, #40]	; (8000e18 <main+0x6c>)
 8000df0:	f001 fa76 	bl	80022e0 <Systick_add_callback_function>

	while(1)	//boucle de tâche de fond
	{
		if(!t)
 8000df4:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <main+0x70>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d1fb      	bne.n	8000df4 <main+0x48>
		{
			t = 200;
 8000dfc:	4b07      	ldr	r3, [pc, #28]	; (8000e1c <main+0x70>)
 8000dfe:	22c8      	movs	r2, #200	; 0xc8
 8000e00:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED_GREEN_GPIO, LED_GREEN_PIN);
 8000e02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e06:	4802      	ldr	r0, [pc, #8]	; (8000e10 <main+0x64>)
 8000e08:	f001 fe0a 	bl	8002a20 <HAL_GPIO_TogglePin>
		if(!t)
 8000e0c:	e7f2      	b.n	8000df4 <main+0x48>
 8000e0e:	bf00      	nop
 8000e10:	40011000 	.word	0x40011000
 8000e14:	40010800 	.word	0x40010800
 8000e18:	08000d89 	.word	0x08000d89
 8000e1c:	200006e8 	.word	0x200006e8

08000e20 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8000e34:	4b10      	ldr	r3, [pc, #64]	; (8000e78 <EXTI_call+0x58>)
 8000e36:	695a      	ldr	r2, [r3, #20]
 8000e38:	89fb      	ldrh	r3, [r7, #14]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d016      	beq.n	8000e6e <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8000e40:	4a0d      	ldr	r2, [pc, #52]	; (8000e78 <EXTI_call+0x58>)
 8000e42:	89fb      	ldrh	r3, [r7, #14]
 8000e44:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8000e46:	4b0d      	ldr	r3, [pc, #52]	; (8000e7c <EXTI_call+0x5c>)
 8000e48:	881a      	ldrh	r2, [r3, #0]
 8000e4a:	89fb      	ldrh	r3, [r7, #14]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d00c      	beq.n	8000e6e <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <EXTI_call+0x60>)
 8000e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d006      	beq.n	8000e6e <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8000e60:	79fb      	ldrb	r3, [r7, #7]
 8000e62:	4a07      	ldr	r2, [pc, #28]	; (8000e80 <EXTI_call+0x60>)
 8000e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e68:	89fa      	ldrh	r2, [r7, #14]
 8000e6a:	4610      	mov	r0, r2
 8000e6c:	4798      	blx	r3
		}
	}
}
 8000e6e:	bf00      	nop
 8000e70:	3710      	adds	r7, #16
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40010400 	.word	0x40010400
 8000e7c:	2000072c 	.word	0x2000072c
 8000e80:	200006ec 	.word	0x200006ec

08000e84 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8000e88:	2000      	movs	r0, #0
 8000e8a:	f7ff ffc9 	bl	8000e20 <EXTI_call>
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8000e96:	2001      	movs	r0, #1
 8000e98:	f7ff ffc2 	bl	8000e20 <EXTI_call>
}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8000ea4:	2002      	movs	r0, #2
 8000ea6:	f7ff ffbb 	bl	8000e20 <EXTI_call>
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}

08000eae <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8000eb2:	2003      	movs	r0, #3
 8000eb4:	f7ff ffb4 	bl	8000e20 <EXTI_call>
}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8000ec0:	2004      	movs	r0, #4
 8000ec2:	f7ff ffad 	bl	8000e20 <EXTI_call>
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8000ece:	2005      	movs	r0, #5
 8000ed0:	f7ff ffa6 	bl	8000e20 <EXTI_call>
	EXTI_call(6);
 8000ed4:	2006      	movs	r0, #6
 8000ed6:	f7ff ffa3 	bl	8000e20 <EXTI_call>
	EXTI_call(7);
 8000eda:	2007      	movs	r0, #7
 8000edc:	f7ff ffa0 	bl	8000e20 <EXTI_call>
	EXTI_call(8);
 8000ee0:	2008      	movs	r0, #8
 8000ee2:	f7ff ff9d 	bl	8000e20 <EXTI_call>
	EXTI_call(9);
 8000ee6:	2009      	movs	r0, #9
 8000ee8:	f7ff ff9a 	bl	8000e20 <EXTI_call>
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8000ef4:	200a      	movs	r0, #10
 8000ef6:	f7ff ff93 	bl	8000e20 <EXTI_call>
	EXTI_call(11);
 8000efa:	200b      	movs	r0, #11
 8000efc:	f7ff ff90 	bl	8000e20 <EXTI_call>
	EXTI_call(12);
 8000f00:	200c      	movs	r0, #12
 8000f02:	f7ff ff8d 	bl	8000e20 <EXTI_call>
	EXTI_call(13);
 8000f06:	200d      	movs	r0, #13
 8000f08:	f7ff ff8a 	bl	8000e20 <EXTI_call>
	EXTI_call(14);
 8000f0c:	200e      	movs	r0, #14
 8000f0e:	f7ff ff87 	bl	8000e20 <EXTI_call>
	EXTI_call(15);
 8000f12:	200f      	movs	r0, #15
 8000f14:	f7ff ff84 	bl	8000e20 <EXTI_call>
}
 8000f18:	bf00      	nop
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b087      	sub	sp, #28
 8000f20:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8000f22:	4b26      	ldr	r3, [pc, #152]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	4a25      	ldr	r2, [pc, #148]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	6193      	str	r3, [r2, #24]
 8000f2e:	4b23      	ldr	r3, [pc, #140]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	f003 0304 	and.w	r3, r3, #4
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f3a:	4b20      	ldr	r3, [pc, #128]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f3c:	699b      	ldr	r3, [r3, #24]
 8000f3e:	4a1f      	ldr	r2, [pc, #124]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f40:	f043 0308 	orr.w	r3, r3, #8
 8000f44:	6193      	str	r3, [r2, #24]
 8000f46:	4b1d      	ldr	r3, [pc, #116]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f48:	699b      	ldr	r3, [r3, #24]
 8000f4a:	f003 0308 	and.w	r3, r3, #8
 8000f4e:	613b      	str	r3, [r7, #16]
 8000f50:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f52:	4b1a      	ldr	r3, [pc, #104]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f54:	699b      	ldr	r3, [r3, #24]
 8000f56:	4a19      	ldr	r2, [pc, #100]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f58:	f043 0310 	orr.w	r3, r3, #16
 8000f5c:	6193      	str	r3, [r2, #24]
 8000f5e:	4b17      	ldr	r3, [pc, #92]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f60:	699b      	ldr	r3, [r3, #24]
 8000f62:	f003 0310 	and.w	r3, r3, #16
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f6a:	4b14      	ldr	r3, [pc, #80]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	4a13      	ldr	r2, [pc, #76]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f70:	f043 0320 	orr.w	r3, r3, #32
 8000f74:	6193      	str	r3, [r2, #24]
 8000f76:	4b11      	ldr	r3, [pc, #68]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f78:	699b      	ldr	r3, [r3, #24]
 8000f7a:	f003 0320 	and.w	r3, r3, #32
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f82:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	4a0d      	ldr	r2, [pc, #52]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f8c:	6193      	str	r3, [r2, #24]
 8000f8e:	4b0b      	ldr	r3, [pc, #44]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8000f9a:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	4a07      	ldr	r2, [pc, #28]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6193      	str	r3, [r2, #24]
 8000fa6:	4b05      	ldr	r3, [pc, #20]	; (8000fbc <BSP_GPIO_Enable+0xa0>)
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	603b      	str	r3, [r7, #0]
 8000fb0:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarquée si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, réactivez ceci... mais éviter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui nécessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilisé)
#endif
}
 8000fb2:	bf00      	nop
 8000fb4:	371c      	adds	r7, #28
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr
 8000fbc:	40021000 	.word	0x40021000

08000fc0 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b088      	sub	sp, #32
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
 8000fcc:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8000fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fdc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8000fde:	f107 0310 	add.w	r3, r7, #16
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	68f8      	ldr	r0, [r7, #12]
 8000fe6:	f001 fb97 	bl	8002718 <HAL_GPIO_Init>
}
 8000fea:	bf00      	nop
 8000fec:	3720      	adds	r7, #32
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ff8:	f3bf 8f4f 	dsb	sy
}
 8000ffc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000ffe:	4b06      	ldr	r3, [pc, #24]	; (8001018 <__NVIC_SystemReset+0x24>)
 8001000:	68db      	ldr	r3, [r3, #12]
 8001002:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001006:	4904      	ldr	r1, [pc, #16]	; (8001018 <__NVIC_SystemReset+0x24>)
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <__NVIC_SystemReset+0x28>)
 800100a:	4313      	orrs	r3, r2
 800100c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800100e:	f3bf 8f4f 	dsb	sy
}
 8001012:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <__NVIC_SystemReset+0x20>
 8001018:	e000ed00 	.word	0xe000ed00
 800101c:	05fa0004 	.word	0x05fa0004

08001020 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des périphériques GPIO
 8001024:	f7ff ff7a 	bl	8000f1c <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas être correctement reset
	GPIOA->CRL = 0x44444444;
 8001028:	4b25      	ldr	r3, [pc, #148]	; (80010c0 <HAL_MspInit+0xa0>)
 800102a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800102e:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001030:	4b23      	ldr	r3, [pc, #140]	; (80010c0 <HAL_MspInit+0xa0>)
 8001032:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001036:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001038:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <HAL_MspInit+0xa0>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 800103e:	4b20      	ldr	r3, [pc, #128]	; (80010c0 <HAL_MspInit+0xa0>)
 8001040:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001044:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001046:	4b1f      	ldr	r3, [pc, #124]	; (80010c4 <HAL_MspInit+0xa4>)
 8001048:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800104c:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 800104e:	4b1d      	ldr	r3, [pc, #116]	; (80010c4 <HAL_MspInit+0xa4>)
 8001050:	2200      	movs	r2, #0
 8001052:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001054:	4b1b      	ldr	r3, [pc, #108]	; (80010c4 <HAL_MspInit+0xa4>)
 8001056:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800105a:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 800105c:	4b19      	ldr	r3, [pc, #100]	; (80010c4 <HAL_MspInit+0xa4>)
 800105e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001062:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001064:	4b18      	ldr	r3, [pc, #96]	; (80010c8 <HAL_MspInit+0xa8>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 800106a:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <HAL_MspInit+0xa8>)
 800106c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001070:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001072:	4b15      	ldr	r3, [pc, #84]	; (80010c8 <HAL_MspInit+0xa8>)
 8001074:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001078:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 800107a:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <HAL_MspInit+0xa8>)
 800107c:	2200      	movs	r2, #0
 800107e:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <HAL_MspInit+0xac>)
 8001082:	2200      	movs	r2, #0
 8001084:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001086:	4b11      	ldr	r3, [pc, #68]	; (80010cc <HAL_MspInit+0xac>)
 8001088:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800108c:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 800108e:	4b0f      	ldr	r3, [pc, #60]	; (80010cc <HAL_MspInit+0xac>)
 8001090:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001094:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001096:	4b0d      	ldr	r3, [pc, #52]	; (80010cc <HAL_MspInit+0xac>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <HAL_MspInit+0xb0>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 80010a2:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <HAL_MspInit+0xb0>)
 80010a4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010a8:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 80010aa:	4b09      	ldr	r3, [pc, #36]	; (80010d0 <HAL_MspInit+0xb0>)
 80010ac:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010b0:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <HAL_MspInit+0xb0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 80010b8:	f000 f813 	bl	80010e2 <SYS_ClockConfig>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40010800 	.word	0x40010800
 80010c4:	40010c00 	.word	0x40010c00
 80010c8:	40011000 	.word	0x40011000
 80010cc:	40011400 	.word	0x40011400
 80010d0:	40011800 	.word	0x40011800

080010d4 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d8:	2003      	movs	r0, #3
 80010da:	f001 fa59 	bl	8002590 <HAL_NVIC_SetPriorityGrouping>
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= désactivé
 * 	LSI (low speed internal)		= désactivé
 *
 */
void SYS_ClockConfig(void)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b090      	sub	sp, #64	; 0x40
 80010e6:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 80010e8:	f107 0318 	add.w	r3, r7, #24
 80010ec:	2228      	movs	r2, #40	; 0x28
 80010ee:	2100      	movs	r1, #0
 80010f0:	4618      	mov	r0, r3
 80010f2:	f003 f96f 	bl	80043d4 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 80010f6:	2302      	movs	r3, #2
 80010f8:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80010fa:	2300      	movs	r3, #0
 80010fc:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80010fe:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001102:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001104:	2302      	movs	r3, #2
 8001106:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001108:	2310      	movs	r3, #16
 800110a:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 800110c:	2301      	movs	r3, #1
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001114:	2300      	movs	r3, #0
 8001116:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001118:	f107 0318 	add.w	r3, r7, #24
 800111c:	4618      	mov	r0, r3
 800111e:	f001 fc97 	bl	8002a50 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001126:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800112a:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001130:	2302      	movs	r3, #2
 8001132:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001134:	230f      	movs	r3, #15
 8001136:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001138:	1d3b      	adds	r3, r7, #4
 800113a:	2102      	movs	r1, #2
 800113c:	4618      	mov	r0, r3
 800113e:	f001 ff09 	bl	8002f54 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la fréquence d'horloge système.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001142:	f001 f80f 	bl	8002164 <SystemCoreClockUpdate>
}
 8001146:	bf00      	nop
 8001148:	3740      	adds	r7, #64	; 0x40
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001158:	2204      	movs	r2, #4
 800115a:	4902      	ldr	r1, [pc, #8]	; (8001164 <_exit+0x14>)
 800115c:	2001      	movs	r0, #1
 800115e:	f000 f8db 	bl	8001318 <_write>
	while (1) {
 8001162:	e7fe      	b.n	8001162 <_exit+0x12>
 8001164:	08009da0 	.word	0x08009da0

08001168 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001178:	605a      	str	r2, [r3, #4]
	return 0;
 800117a:	2300      	movs	r3, #0
}
 800117c:	4618      	mov	r0, r3
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr

08001186 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001186:	b480      	push	{r7}
 8001188:	af00      	add	r7, sp, #0
	return 1;
 800118a:	2301      	movs	r3, #1
}
 800118c:	4618      	mov	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800119e:	f003 f967 	bl	8004470 <__errno>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2216      	movs	r2, #22
 80011a6:	601a      	str	r2, [r3, #0]
	return (-1);
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80011bc:	4b11      	ldr	r3, [pc, #68]	; (8001204 <_sbrk+0x50>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d102      	bne.n	80011ca <_sbrk+0x16>
		heap_end = &end;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <_sbrk+0x50>)
 80011c6:	4a10      	ldr	r2, [pc, #64]	; (8001208 <_sbrk+0x54>)
 80011c8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <_sbrk+0x50>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <_sbrk+0x50>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4413      	add	r3, r2
 80011d8:	466a      	mov	r2, sp
 80011da:	4293      	cmp	r3, r2
 80011dc:	d907      	bls.n	80011ee <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80011de:	f003 f947 	bl	8004470 <__errno>
 80011e2:	4603      	mov	r3, r0
 80011e4:	220c      	movs	r2, #12
 80011e6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80011e8:	f04f 33ff 	mov.w	r3, #4294967295
 80011ec:	e006      	b.n	80011fc <_sbrk+0x48>
	}

	heap_end += incr;
 80011ee:	4b05      	ldr	r3, [pc, #20]	; (8001204 <_sbrk+0x50>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4413      	add	r3, r2
 80011f6:	4a03      	ldr	r2, [pc, #12]	; (8001204 <_sbrk+0x50>)
 80011f8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80011fa:	68fb      	ldr	r3, [r7, #12]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3710      	adds	r7, #16
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000738 	.word	0x20000738
 8001208:	20000ea8 	.word	0x20000ea8

0800120c <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001216:	f003 f92b 	bl	8004470 <__errno>
 800121a:	4603      	mov	r3, r0
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001220:	6838      	ldr	r0, [r7, #0]
 8001222:	f7ff ffc7 	bl	80011b4 <_sbrk>
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800122e:	d10b      	bne.n	8001248 <_sbrk_r+0x3c>
 8001230:	f003 f91e 	bl	8004470 <__errno>
 8001234:	4603      	mov	r3, r0
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d005      	beq.n	8001248 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 800123c:	f003 f918 	bl	8004470 <__errno>
 8001240:	4603      	mov	r3, r0
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	601a      	str	r2, [r3, #0]
  return ret;
 8001248:	68fb      	ldr	r3, [r7, #12]
}
 800124a:	4618      	mov	r0, r3
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	71fb      	strb	r3, [r7, #7]
 800125e:	460b      	mov	r3, r1
 8001260:	71bb      	strb	r3, [r7, #6]
 8001262:	4613      	mov	r3, r2
 8001264:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001266:	4b08      	ldr	r3, [pc, #32]	; (8001288 <SYS_set_std_usart+0x34>)
 8001268:	4a08      	ldr	r2, [pc, #32]	; (800128c <SYS_set_std_usart+0x38>)
 800126a:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 800126c:	4a08      	ldr	r2, [pc, #32]	; (8001290 <SYS_set_std_usart+0x3c>)
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001272:	4a08      	ldr	r2, [pc, #32]	; (8001294 <SYS_set_std_usart+0x40>)
 8001274:	79bb      	ldrb	r3, [r7, #6]
 8001276:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001278:	4a07      	ldr	r2, [pc, #28]	; (8001298 <SYS_set_std_usart+0x44>)
 800127a:	797b      	ldrb	r3, [r7, #5]
 800127c:	7013      	strb	r3, [r2, #0]
}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr
 8001288:	20000734 	.word	0x20000734
 800128c:	e5e0e5e0 	.word	0xe5e0e5e0
 8001290:	20000730 	.word	0x20000730
 8001294:	2000072e 	.word	0x2000072e
 8001298:	2000072f 	.word	0x2000072f

0800129c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b088      	sub	sp, #32
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61bb      	str	r3, [r7, #24]
	switch (file) {
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d122      	bne.n	80012f8 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
 80012b6:	e01a      	b.n	80012ee <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 80012b8:	bf00      	nop
 80012ba:	4b16      	ldr	r3, [pc, #88]	; (8001314 <_read+0x78>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	f000 fb2c 	bl	800191c <UART_data_ready>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d0f7      	beq.n	80012ba <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80012ca:	4b12      	ldr	r3, [pc, #72]	; (8001314 <_read+0x78>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 fb42 	bl	8001958 <UART_get_next_byte>
 80012d4:	4603      	mov	r3, r0
 80012d6:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	1c5a      	adds	r2, r3, #1
 80012dc:	60ba      	str	r2, [r7, #8]
 80012de:	7dfa      	ldrb	r2, [r7, #23]
 80012e0:	701a      	strb	r2, [r3, #0]
				num++;
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	3301      	adds	r3, #1
 80012e6:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	3301      	adds	r3, #1
 80012ec:	61fb      	str	r3, [r7, #28]
 80012ee:	69fa      	ldr	r2, [r7, #28]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	dbe0      	blt.n	80012b8 <_read+0x1c>
			}
			break;
 80012f6:	e007      	b.n	8001308 <_read+0x6c>
		default:
			errno = EBADF;
 80012f8:	f003 f8ba 	bl	8004470 <__errno>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2209      	movs	r2, #9
 8001300:	601a      	str	r2, [r3, #0]
			return -1;
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
 8001306:	e000      	b.n	800130a <_read+0x6e>
	}
	return num;
 8001308:	69bb      	ldr	r3, [r7, #24]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3720      	adds	r7, #32
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000730 	.word	0x20000730

08001318 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d003      	beq.n	8001332 <_write+0x1a>
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2b02      	cmp	r3, #2
 800132e:	d014      	beq.n	800135a <_write+0x42>
 8001330:	e027      	b.n	8001382 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	e00b      	b.n	8001350 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001338:	4b18      	ldr	r3, [pc, #96]	; (800139c <_write+0x84>)
 800133a:	7818      	ldrb	r0, [r3, #0]
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	1c5a      	adds	r2, r3, #1
 8001340:	60ba      	str	r2, [r7, #8]
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4619      	mov	r1, r3
 8001346:	f000 fb63 	bl	8001a10 <UART_putc>
			for (n = 0; n < len; n++)
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	3301      	adds	r3, #1
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	697a      	ldr	r2, [r7, #20]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	429a      	cmp	r2, r3
 8001356:	dbef      	blt.n	8001338 <_write+0x20>
#endif
			}
			break;
 8001358:	e01b      	b.n	8001392 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 800135a:	2300      	movs	r3, #0
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	e00b      	b.n	8001378 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001360:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <_write+0x88>)
 8001362:	7818      	ldrb	r0, [r3, #0]
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	1c5a      	adds	r2, r3, #1
 8001368:	60ba      	str	r2, [r7, #8]
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	4619      	mov	r1, r3
 800136e:	f000 fb4f 	bl	8001a10 <UART_putc>
			for (n = 0; n < len; n++)
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	3301      	adds	r3, #1
 8001376:	617b      	str	r3, [r7, #20]
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	429a      	cmp	r2, r3
 800137e:	dbef      	blt.n	8001360 <_write+0x48>
#endif
			}
			break;
 8001380:	e007      	b.n	8001392 <_write+0x7a>
		default:
			errno = EBADF;
 8001382:	f003 f875 	bl	8004470 <__errno>
 8001386:	4603      	mov	r3, r0
 8001388:	2209      	movs	r2, #9
 800138a:	601a      	str	r2, [r3, #0]
			return -1;
 800138c:	f04f 33ff 	mov.w	r3, #4294967295
 8001390:	e000      	b.n	8001394 <_write+0x7c>
	}
	return len;
 8001392:	687b      	ldr	r3, [r7, #4]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3718      	adds	r7, #24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000072e 	.word	0x2000072e
 80013a0:	2000072f 	.word	0x2000072f

080013a4 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 80013a4:	b40f      	push	{r0, r1, r2, r3}
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b0c2      	sub	sp, #264	; 0x108
 80013aa:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 80013ac:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80013b0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prépare la chaine à envoyer.
 80013b4:	4638      	mov	r0, r7
 80013b6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80013ba:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80013be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c2:	f002 fff9 	bl	80043b8 <vsnprintf>
 80013c6:	4603      	mov	r3, r0
 80013c8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 80013cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80013d0:	2bff      	cmp	r3, #255	; 0xff
 80013d2:	d902      	bls.n	80013da <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 80013d4:	23ff      	movs	r3, #255	; 0xff
 80013d6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 80013da:	463b      	mov	r3, r7
 80013dc:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 80013e0:	4619      	mov	r1, r3
 80013e2:	2001      	movs	r0, #1
 80013e4:	f000 fb56 	bl	8001a94 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80013e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80013f2:	46bd      	mov	sp, r7
 80013f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013f8:	b004      	add	sp, #16
 80013fa:	4770      	bx	lr

080013fc <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b086      	sub	sp, #24
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001406:	4b51      	ldr	r3, [pc, #324]	; (800154c <dump_trap_info+0x150>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a51      	ldr	r2, [pc, #324]	; (8001550 <dump_trap_info+0x154>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d001      	beq.n	8001414 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001410:	f7ff fdf0 	bl	8000ff4 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001414:	f3ef 8305 	mrs	r3, IPSR
 8001418:	60fb      	str	r3, [r7, #12]
  return(result);
 800141a:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 800141c:	b2db      	uxtb	r3, r3
 800141e:	4619      	mov	r1, r3
 8001420:	484c      	ldr	r0, [pc, #304]	; (8001554 <dump_trap_info+0x158>)
 8001422:	f7ff ffbf 	bl	80013a4 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	f003 0308 	and.w	r3, r3, #8
 800142c:	2b00      	cmp	r3, #0
 800142e:	d003      	beq.n	8001438 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001430:	4849      	ldr	r0, [pc, #292]	; (8001558 <dump_trap_info+0x15c>)
 8001432:	f7ff ffb7 	bl	80013a4 <dump_printf>
 8001436:	e002      	b.n	800143e <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001438:	4848      	ldr	r0, [pc, #288]	; (800155c <dump_trap_info+0x160>)
 800143a:	f7ff ffb3 	bl	80013a4 <dump_printf>

	int offset, i;
	offset = 0;
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001442:	4847      	ldr	r0, [pc, #284]	; (8001560 <dump_trap_info+0x164>)
 8001444:	f7ff ffae 	bl	80013a4 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	4413      	add	r3, r2
 8001450:	6819      	ldr	r1, [r3, #0]
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	3301      	adds	r3, #1
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	4413      	add	r3, r2
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	461a      	mov	r2, r3
 8001460:	4840      	ldr	r0, [pc, #256]	; (8001564 <dump_trap_info+0x168>)
 8001462:	f7ff ff9f 	bl	80013a4 <dump_printf>
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	3302      	adds	r3, #2
 800146a:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4413      	add	r3, r2
 8001474:	6819      	ldr	r1, [r3, #0]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	3301      	adds	r3, #1
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	4413      	add	r3, r2
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	461a      	mov	r2, r3
 8001484:	4838      	ldr	r0, [pc, #224]	; (8001568 <dump_trap_info+0x16c>)
 8001486:	f7ff ff8d 	bl	80013a4 <dump_printf>
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	3302      	adds	r3, #2
 800148e:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	1c5a      	adds	r2, r3, #1
 8001494:	617a      	str	r2, [r7, #20]
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	4413      	add	r3, r2
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4619      	mov	r1, r3
 80014a0:	4832      	ldr	r0, [pc, #200]	; (800156c <dump_trap_info+0x170>)
 80014a2:	f7ff ff7f 	bl	80013a4 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	1c5a      	adds	r2, r3, #1
 80014aa:	617a      	str	r2, [r7, #20]
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	4413      	add	r3, r2
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4619      	mov	r1, r3
 80014b6:	482e      	ldr	r0, [pc, #184]	; (8001570 <dump_trap_info+0x174>)
 80014b8:	f7ff ff74 	bl	80013a4 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	1c5a      	adds	r2, r3, #1
 80014c0:	617a      	str	r2, [r7, #20]
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	4413      	add	r3, r2
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4619      	mov	r1, r3
 80014cc:	4829      	ldr	r0, [pc, #164]	; (8001574 <dump_trap_info+0x178>)
 80014ce:	f7ff ff69 	bl	80013a4 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	1c5a      	adds	r2, r3, #1
 80014d6:	617a      	str	r2, [r7, #20]
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4619      	mov	r1, r3
 80014e2:	4825      	ldr	r0, [pc, #148]	; (8001578 <dump_trap_info+0x17c>)
 80014e4:	f7ff ff5e 	bl	80013a4 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 80014e8:	4824      	ldr	r0, [pc, #144]	; (800157c <dump_trap_info+0x180>)
 80014ea:	f7ff ff5b 	bl	80013a4 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80014ee:	2300      	movs	r3, #0
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	e019      	b.n	8001528 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	3301      	adds	r3, #1
 80014f8:	f003 0303 	and.w	r3, r3, #3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d105      	bne.n	800150c <dump_trap_info+0x110>
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d002      	beq.n	800150c <dump_trap_info+0x110>
			dump_printf("\n");
 8001506:	481e      	ldr	r0, [pc, #120]	; (8001580 <dump_trap_info+0x184>)
 8001508:	f7ff ff4c 	bl	80013a4 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	1c5a      	adds	r2, r3, #1
 8001510:	617a      	str	r2, [r7, #20]
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	4413      	add	r3, r2
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4619      	mov	r1, r3
 800151c:	4819      	ldr	r0, [pc, #100]	; (8001584 <dump_trap_info+0x188>)
 800151e:	f7ff ff41 	bl	80013a4 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	3301      	adds	r3, #1
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	2b1f      	cmp	r3, #31
 800152c:	dc06      	bgt.n	800153c <dump_trap_info+0x140>
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	4413      	add	r3, r2
 8001536:	4a14      	ldr	r2, [pc, #80]	; (8001588 <dump_trap_info+0x18c>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d3db      	bcc.n	80014f4 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 800153c:	4810      	ldr	r0, [pc, #64]	; (8001580 <dump_trap_info+0x184>)
 800153e:	f7ff ff31 	bl	80013a4 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8001542:	4812      	ldr	r0, [pc, #72]	; (800158c <dump_trap_info+0x190>)
 8001544:	f7ff ff2e 	bl	80013a4 <dump_printf>
	while(1);
 8001548:	e7fe      	b.n	8001548 <dump_trap_info+0x14c>
 800154a:	bf00      	nop
 800154c:	20000734 	.word	0x20000734
 8001550:	e5e0e5e0 	.word	0xe5e0e5e0
 8001554:	08009de4 	.word	0x08009de4
 8001558:	08009e04 	.word	0x08009e04
 800155c:	08009e1c 	.word	0x08009e1c
 8001560:	08009e38 	.word	0x08009e38
 8001564:	08009e4c 	.word	0x08009e4c
 8001568:	08009e6c 	.word	0x08009e6c
 800156c:	08009e8c 	.word	0x08009e8c
 8001570:	08009e9c 	.word	0x08009e9c
 8001574:	08009eb0 	.word	0x08009eb0
 8001578:	08009ec4 	.word	0x08009ec4
 800157c:	08009ed8 	.word	0x08009ed8
 8001580:	08009ee8 	.word	0x08009ee8
 8001584:	08009eec 	.word	0x08009eec
 8001588:	20005000 	.word	0x20005000
 800158c:	08009ef8 	.word	0x08009ef8

08001590 <BusFault_Handler>:

//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8001590:	f01e 0f04 	tst.w	lr, #4
 8001594:	bf0c      	ite	eq
 8001596:	f3ef 8008 	mrseq	r0, MSP
 800159a:	f3ef 8009 	mrsne	r0, PSP
 800159e:	4671      	mov	r1, lr
 80015a0:	f7ff bf2c 	b.w	80013fc <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 80015a4:	bf00      	nop
	...

080015a8 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 80015ac:	4802      	ldr	r0, [pc, #8]	; (80015b8 <NMI_Handler+0x10>)
 80015ae:	f7ff fef9 	bl	80013a4 <dump_printf>
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	08009f10 	.word	0x08009f10

080015bc <SVC_Handler>:

void SVC_Handler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 80015c0:	4802      	ldr	r0, [pc, #8]	; (80015cc <SVC_Handler+0x10>)
 80015c2:	f7ff feef 	bl	80013a4 <dump_printf>
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	08009f24 	.word	0x08009f24

080015d0 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 80015d4:	4802      	ldr	r0, [pc, #8]	; (80015e0 <DebugMon_Handler+0x10>)
 80015d6:	f7ff fee5 	bl	80013a4 <dump_printf>
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	08009f44 	.word	0x08009f44

080015e4 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 80015e8:	4802      	ldr	r0, [pc, #8]	; (80015f4 <PendSV_Handler+0x10>)
 80015ea:	f7ff fedb 	bl	80013a4 <dump_printf>
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	08009f60 	.word	0x08009f60

080015f8 <TIMER1_user_handler_it>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER1_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0

}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr

08001604 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0

}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr

0800161c <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr

08001628 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 800162c:	4b07      	ldr	r3, [pc, #28]	; (800164c <TIM1_UP_IRQHandler+0x24>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	2b01      	cmp	r3, #1
 8001638:	d106      	bne.n	8001648 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800163a:	4b04      	ldr	r3, [pc, #16]	; (800164c <TIM1_UP_IRQHandler+0x24>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f06f 0201 	mvn.w	r2, #1
 8001642:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8001644:	f7ff ffd8 	bl	80015f8 <TIMER1_user_handler_it>
	}
}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	2000073c 	.word	0x2000073c

08001650 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001654:	4b07      	ldr	r3, [pc, #28]	; (8001674 <TIM2_IRQHandler+0x24>)
 8001656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b01      	cmp	r3, #1
 8001660:	d106      	bne.n	8001670 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001662:	4b04      	ldr	r3, [pc, #16]	; (8001674 <TIM2_IRQHandler+0x24>)
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	f06f 0201 	mvn.w	r2, #1
 800166a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800166c:	f7ff ffca 	bl	8001604 <TIMER2_user_handler_it>
	}
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	2000073c 	.word	0x2000073c

08001678 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 800167c:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <TIM3_IRQHandler+0x28>)
 800167e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b01      	cmp	r3, #1
 800168a:	d107      	bne.n	800169c <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800168c:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <TIM3_IRQHandler+0x28>)
 800168e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001692:	f06f 0201 	mvn.w	r2, #1
 8001696:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8001698:	f7ff ffba 	bl	8001610 <TIMER3_user_handler_it>
	}
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	2000073c 	.word	0x2000073c

080016a4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <TIM4_IRQHandler+0x28>)
 80016aa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d107      	bne.n	80016c8 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80016b8:	4b04      	ldr	r3, [pc, #16]	; (80016cc <TIM4_IRQHandler+0x28>)
 80016ba:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80016be:	f06f 0201 	mvn.w	r2, #1
 80016c2:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80016c4:	f7ff ffaa 	bl	800161c <TIMER4_user_handler_it>
	}
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	2000073c 	.word	0x2000073c

080016d0 <__NVIC_EnableIRQ>:
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	db0b      	blt.n	80016fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	f003 021f 	and.w	r2, r3, #31
 80016e8:	4906      	ldr	r1, [pc, #24]	; (8001704 <__NVIC_EnableIRQ+0x34>)
 80016ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ee:	095b      	lsrs	r3, r3, #5
 80016f0:	2001      	movs	r0, #1
 80016f2:	fa00 f202 	lsl.w	r2, r0, r2
 80016f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80016fa:	bf00      	nop
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	e000e100 	.word	0xe000e100

08001708 <__NVIC_DisableIRQ>:
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001716:	2b00      	cmp	r3, #0
 8001718:	db12      	blt.n	8001740 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	f003 021f 	and.w	r2, r3, #31
 8001720:	490a      	ldr	r1, [pc, #40]	; (800174c <__NVIC_DisableIRQ+0x44>)
 8001722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001726:	095b      	lsrs	r3, r3, #5
 8001728:	2001      	movs	r0, #1
 800172a:	fa00 f202 	lsl.w	r2, r0, r2
 800172e:	3320      	adds	r3, #32
 8001730:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001734:	f3bf 8f4f 	dsb	sy
}
 8001738:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800173a:	f3bf 8f6f 	isb	sy
}
 800173e:	bf00      	nop
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000e100 	.word	0xe000e100

08001750 <__NVIC_SystemReset>:
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001754:	f3bf 8f4f 	dsb	sy
}
 8001758:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800175a:	4b06      	ldr	r3, [pc, #24]	; (8001774 <__NVIC_SystemReset+0x24>)
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001762:	4904      	ldr	r1, [pc, #16]	; (8001774 <__NVIC_SystemReset+0x24>)
 8001764:	4b04      	ldr	r3, [pc, #16]	; (8001778 <__NVIC_SystemReset+0x28>)
 8001766:	4313      	orrs	r3, r2
 8001768:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800176a:	f3bf 8f4f 	dsb	sy
}
 800176e:	bf00      	nop
    __NOP();
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <__NVIC_SystemReset+0x20>
 8001774:	e000ed00 	.word	0xe000ed00
 8001778:	05fa0004 	.word	0x05fa0004

0800177c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	6039      	str	r1, [r7, #0]
 8001786:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800178e:	d806      	bhi.n	800179e <UART_init+0x22>
 8001790:	4a56      	ldr	r2, [pc, #344]	; (80018ec <UART_init+0x170>)
 8001792:	218a      	movs	r1, #138	; 0x8a
 8001794:	4856      	ldr	r0, [pc, #344]	; (80018f0 <UART_init+0x174>)
 8001796:	f002 fcd9 	bl	800414c <printf>
 800179a:	f7ff ffd9 	bl	8001750 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d906      	bls.n	80017b2 <UART_init+0x36>
 80017a4:	4a53      	ldr	r2, [pc, #332]	; (80018f4 <UART_init+0x178>)
 80017a6:	218b      	movs	r1, #139	; 0x8b
 80017a8:	4851      	ldr	r0, [pc, #324]	; (80018f0 <UART_init+0x174>)
 80017aa:	f002 fccf 	bl	800414c <printf>
 80017ae:	f7ff ffcf 	bl	8001750 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	4a50      	ldr	r2, [pc, #320]	; (80018f8 <UART_init+0x17c>)
 80017b6:	2100      	movs	r1, #0
 80017b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	4a4f      	ldr	r2, [pc, #316]	; (80018fc <UART_init+0x180>)
 80017c0:	2100      	movs	r1, #0
 80017c2:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	4a4e      	ldr	r2, [pc, #312]	; (8001900 <UART_init+0x184>)
 80017c8:	2100      	movs	r1, #0
 80017ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 80017ce:	79fa      	ldrb	r2, [r7, #7]
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	494c      	ldr	r1, [pc, #304]	; (8001904 <UART_init+0x188>)
 80017d4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80017d8:	494b      	ldr	r1, [pc, #300]	; (8001908 <UART_init+0x18c>)
 80017da:	019b      	lsls	r3, r3, #6
 80017dc:	440b      	add	r3, r1
 80017de:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	4a49      	ldr	r2, [pc, #292]	; (8001908 <UART_init+0x18c>)
 80017e4:	019b      	lsls	r3, r3, #6
 80017e6:	4413      	add	r3, r2
 80017e8:	3304      	adds	r3, #4
 80017ea:	683a      	ldr	r2, [r7, #0]
 80017ec:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	4a45      	ldr	r2, [pc, #276]	; (8001908 <UART_init+0x18c>)
 80017f2:	019b      	lsls	r3, r3, #6
 80017f4:	4413      	add	r3, r2
 80017f6:	3308      	adds	r3, #8
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	4a42      	ldr	r2, [pc, #264]	; (8001908 <UART_init+0x18c>)
 8001800:	019b      	lsls	r3, r3, #6
 8001802:	4413      	add	r3, r2
 8001804:	330c      	adds	r3, #12
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	4a3e      	ldr	r2, [pc, #248]	; (8001908 <UART_init+0x18c>)
 800180e:	019b      	lsls	r3, r3, #6
 8001810:	4413      	add	r3, r2
 8001812:	3310      	adds	r3, #16
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	4a3b      	ldr	r2, [pc, #236]	; (8001908 <UART_init+0x18c>)
 800181c:	019b      	lsls	r3, r3, #6
 800181e:	4413      	add	r3, r2
 8001820:	3318      	adds	r3, #24
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	4a37      	ldr	r2, [pc, #220]	; (8001908 <UART_init+0x18c>)
 800182a:	019b      	lsls	r3, r3, #6
 800182c:	4413      	add	r3, r2
 800182e:	3314      	adds	r3, #20
 8001830:	220c      	movs	r2, #12
 8001832:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4a34      	ldr	r2, [pc, #208]	; (8001908 <UART_init+0x18c>)
 8001838:	019b      	lsls	r3, r3, #6
 800183a:	4413      	add	r3, r2
 800183c:	331c      	adds	r3, #28
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	019b      	lsls	r3, r3, #6
 8001846:	4a30      	ldr	r2, [pc, #192]	; (8001908 <UART_init+0x18c>)
 8001848:	4413      	add	r3, r2
 800184a:	4618      	mov	r0, r3
 800184c:	f001 fd1a 	bl	8003284 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	4a2d      	ldr	r2, [pc, #180]	; (8001908 <UART_init+0x18c>)
 8001854:	019b      	lsls	r3, r3, #6
 8001856:	4413      	add	r3, r2
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	68da      	ldr	r2, [r3, #12]
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	492a      	ldr	r1, [pc, #168]	; (8001908 <UART_init+0x18c>)
 8001860:	019b      	lsls	r3, r3, #6
 8001862:	440b      	add	r3, r1
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800186a:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	4a27      	ldr	r2, [pc, #156]	; (800190c <UART_init+0x190>)
 8001870:	56d3      	ldrsb	r3, [r2, r3]
 8001872:	2201      	movs	r2, #1
 8001874:	2101      	movs	r1, #1
 8001876:	4618      	mov	r0, r3
 8001878:	f000 fe95 	bl	80025a6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800187c:	79fb      	ldrb	r3, [r7, #7]
 800187e:	4a23      	ldr	r2, [pc, #140]	; (800190c <UART_init+0x190>)
 8001880:	56d3      	ldrsb	r3, [r2, r3]
 8001882:	4618      	mov	r0, r3
 8001884:	f000 feab 	bl	80025de <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	019b      	lsls	r3, r3, #6
 800188c:	4a1e      	ldr	r2, [pc, #120]	; (8001908 <UART_init+0x18c>)
 800188e:	1898      	adds	r0, r3, r2
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	79fa      	ldrb	r2, [r7, #7]
 8001894:	4919      	ldr	r1, [pc, #100]	; (80018fc <UART_init+0x180>)
 8001896:	5c8a      	ldrb	r2, [r1, r2]
 8001898:	01db      	lsls	r3, r3, #7
 800189a:	4413      	add	r3, r2
 800189c:	4a1c      	ldr	r2, [pc, #112]	; (8001910 <UART_init+0x194>)
 800189e:	4413      	add	r3, r2
 80018a0:	2201      	movs	r2, #1
 80018a2:	4619      	mov	r1, r3
 80018a4:	f001 fd7f 	bl	80033a6 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80018a8:	4b1a      	ldr	r3, [pc, #104]	; (8001914 <UART_init+0x198>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6898      	ldr	r0, [r3, #8]
 80018ae:	2300      	movs	r3, #0
 80018b0:	2202      	movs	r2, #2
 80018b2:	2100      	movs	r1, #0
 80018b4:	f002 fc5c 	bl	8004170 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80018b8:	4b16      	ldr	r3, [pc, #88]	; (8001914 <UART_init+0x198>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	68d8      	ldr	r0, [r3, #12]
 80018be:	2300      	movs	r3, #0
 80018c0:	2202      	movs	r2, #2
 80018c2:	2100      	movs	r1, #0
 80018c4:	f002 fc54 	bl	8004170 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80018c8:	4b12      	ldr	r3, [pc, #72]	; (8001914 <UART_init+0x198>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6858      	ldr	r0, [r3, #4]
 80018ce:	2300      	movs	r3, #0
 80018d0:	2202      	movs	r2, #2
 80018d2:	2100      	movs	r1, #0
 80018d4:	f002 fc4c 	bl	8004170 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	4a0f      	ldr	r2, [pc, #60]	; (8001918 <UART_init+0x19c>)
 80018dc:	2101      	movs	r1, #1
 80018de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	08009f88 	.word	0x08009f88
 80018f0:	08009f98 	.word	0x08009f98
 80018f4:	08009fd4 	.word	0x08009fd4
 80018f8:	20000a80 	.word	0x20000a80
 80018fc:	20000a7c 	.word	0x20000a7c
 8001900:	20000a8c 	.word	0x20000a8c
 8001904:	20000000 	.word	0x20000000
 8001908:	2000083c 	.word	0x2000083c
 800190c:	0800a228 	.word	0x0800a228
 8001910:	200008fc 	.word	0x200008fc
 8001914:	20000558 	.word	0x20000558
 8001918:	20000a98 	.word	0x20000a98

0800191c <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numéro de l'UART concerné :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	2b02      	cmp	r3, #2
 800192a:	d906      	bls.n	800193a <UART_data_ready+0x1e>
 800192c:	4a07      	ldr	r2, [pc, #28]	; (800194c <UART_data_ready+0x30>)
 800192e:	21cd      	movs	r1, #205	; 0xcd
 8001930:	4807      	ldr	r0, [pc, #28]	; (8001950 <UART_data_ready+0x34>)
 8001932:	f002 fc0b 	bl	800414c <printf>
 8001936:	f7ff ff0b 	bl	8001750 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	4a05      	ldr	r2, [pc, #20]	; (8001954 <UART_data_ready+0x38>)
 800193e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	08009fd4 	.word	0x08009fd4
 8001950:	08009f98 	.word	0x08009f98
 8001954:	20000a8c 	.word	0x20000a8c

08001958 <UART_get_next_byte>:
 * @brief	Fonction permettant de récupérer le prochain caractère reçu dans le buffer.
 * @ret 	Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	2b02      	cmp	r3, #2
 8001966:	d906      	bls.n	8001976 <UART_get_next_byte+0x1e>
 8001968:	4a22      	ldr	r2, [pc, #136]	; (80019f4 <UART_get_next_byte+0x9c>)
 800196a:	21d9      	movs	r1, #217	; 0xd9
 800196c:	4822      	ldr	r0, [pc, #136]	; (80019f8 <UART_get_next_byte+0xa0>)
 800196e:	f002 fbed 	bl	800414c <printf>
 8001972:	f7ff feed 	bl	8001750 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	4a20      	ldr	r2, [pc, #128]	; (80019fc <UART_get_next_byte+0xa4>)
 800197a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <UART_get_next_byte+0x2e>
		return 0;
 8001982:	2300      	movs	r3, #0
 8001984:	e031      	b.n	80019ea <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8001986:	79fa      	ldrb	r2, [r7, #7]
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	491d      	ldr	r1, [pc, #116]	; (8001a00 <UART_get_next_byte+0xa8>)
 800198c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001990:	491c      	ldr	r1, [pc, #112]	; (8001a04 <UART_get_next_byte+0xac>)
 8001992:	01d2      	lsls	r2, r2, #7
 8001994:	440a      	add	r2, r1
 8001996:	4413      	add	r3, r2
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	4a18      	ldr	r2, [pc, #96]	; (8001a00 <UART_get_next_byte+0xa8>)
 80019a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019ac:	4914      	ldr	r1, [pc, #80]	; (8001a00 <UART_get_next_byte+0xa8>)
 80019ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	4a14      	ldr	r2, [pc, #80]	; (8001a08 <UART_get_next_byte+0xb0>)
 80019b6:	56d3      	ldrsb	r3, [r2, r3]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fea5 	bl	8001708 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	4a12      	ldr	r2, [pc, #72]	; (8001a0c <UART_get_next_byte+0xb4>)
 80019c2:	5cd3      	ldrb	r3, [r2, r3]
 80019c4:	4619      	mov	r1, r3
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	4a0d      	ldr	r2, [pc, #52]	; (8001a00 <UART_get_next_byte+0xa8>)
 80019ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ce:	4299      	cmp	r1, r3
 80019d0:	d104      	bne.n	80019dc <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80019d2:	79fb      	ldrb	r3, [r7, #7]
 80019d4:	4a09      	ldr	r2, [pc, #36]	; (80019fc <UART_get_next_byte+0xa4>)
 80019d6:	2100      	movs	r1, #0
 80019d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	4a0a      	ldr	r2, [pc, #40]	; (8001a08 <UART_get_next_byte+0xb0>)
 80019e0:	56d3      	ldrsb	r3, [r2, r3]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff fe74 	bl	80016d0 <__NVIC_EnableIRQ>
	return ret;
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	08009fd4 	.word	0x08009fd4
 80019f8:	08009f98 	.word	0x08009f98
 80019fc:	20000a8c 	.word	0x20000a8c
 8001a00:	20000a80 	.word	0x20000a80
 8001a04:	200008fc 	.word	0x200008fc
 8001a08:	0800a228 	.word	0x0800a228
 8001a0c:	20000a7c 	.word	0x20000a7c

08001a10 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	460a      	mov	r2, r1
 8001a1a:	71fb      	strb	r3, [r7, #7]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d907      	bls.n	8001a36 <UART_putc+0x26>
 8001a26:	4a16      	ldr	r2, [pc, #88]	; (8001a80 <UART_putc+0x70>)
 8001a28:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8001a2c:	4815      	ldr	r0, [pc, #84]	; (8001a84 <UART_putc+0x74>)
 8001a2e:	f002 fb8d 	bl	800414c <printf>
 8001a32:	f7ff fe8d 	bl	8001750 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8001a36:	79fb      	ldrb	r3, [r7, #7]
 8001a38:	4a13      	ldr	r2, [pc, #76]	; (8001a88 <UART_putc+0x78>)
 8001a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d019      	beq.n	8001a76 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	4a11      	ldr	r2, [pc, #68]	; (8001a8c <UART_putc+0x7c>)
 8001a46:	56d3      	ldrsb	r3, [r2, r3]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fe5d 	bl	8001708 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	019b      	lsls	r3, r3, #6
 8001a52:	4a0f      	ldr	r2, [pc, #60]	; (8001a90 <UART_putc+0x80>)
 8001a54:	4413      	add	r3, r2
 8001a56:	1db9      	adds	r1, r7, #6
 8001a58:	2201      	movs	r2, #1
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f001 fc5f 	bl	800331e <HAL_UART_Transmit_IT>
 8001a60:	4603      	mov	r3, r0
 8001a62:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	4a09      	ldr	r2, [pc, #36]	; (8001a8c <UART_putc+0x7c>)
 8001a68:	56d3      	ldrsb	r3, [r2, r3]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fe30 	bl	80016d0 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d0e5      	beq.n	8001a42 <UART_putc+0x32>
	}
}
 8001a76:	bf00      	nop
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	08009fd4 	.word	0x08009fd4
 8001a84:	08009f98 	.word	0x08009f98
 8001a88:	20000a98 	.word	0x20000a98
 8001a8c:	0800a228 	.word	0x0800a228
 8001a90:	2000083c 	.word	0x2000083c

08001a94 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie forcée bloquante sur l'UART (à utiliser en IT, en cas d'extrême recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b087      	sub	sp, #28
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
 8001aa0:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	4a13      	ldr	r2, [pc, #76]	; (8001af4 <UART_impolite_force_puts_on_uart+0x60>)
 8001aa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d01d      	beq.n	8001aea <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	4a11      	ldr	r2, [pc, #68]	; (8001af8 <UART_impolite_force_puts_on_uart+0x64>)
 8001ab2:	019b      	lsls	r3, r3, #6
 8001ab4:	4413      	add	r3, r2
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8001aba:	2300      	movs	r3, #0
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	e010      	b.n	8001ae2 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8001ac0:	bf00      	nop
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d0f9      	beq.n	8001ac2 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8001ace:	68ba      	ldr	r2, [r7, #8]
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d3ea      	bcc.n	8001ac0 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8001aea:	bf00      	nop
 8001aec:	371c      	adds	r7, #28
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr
 8001af4:	20000a98 	.word	0x20000a98
 8001af8:	2000083c 	.word	0x2000083c

08001afc <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8001b00:	4802      	ldr	r0, [pc, #8]	; (8001b0c <USART1_IRQHandler+0x10>)
 8001b02:	f001 fca5 	bl	8003450 <HAL_UART_IRQHandler>
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	2000083c 	.word	0x2000083c

08001b10 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8001b14:	4802      	ldr	r0, [pc, #8]	; (8001b20 <USART2_IRQHandler+0x10>)
 8001b16:	f001 fc9b 	bl	8003450 <HAL_UART_IRQHandler>
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	2000087c 	.word	0x2000087c

08001b24 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8001b28:	4802      	ldr	r0, [pc, #8]	; (8001b34 <USART3_IRQHandler+0x10>)
 8001b2a:	f001 fc91 	bl	8003450 <HAL_UART_IRQHandler>
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200008bc 	.word	0x200008bc

08001b38 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appelée en interruption UART par le module HAL_UART.
 * @post	L'octet reçu est rangé dans le buffer correspondant.
 * @post	La réception en IT du prochain octet est ré-activée.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a24      	ldr	r2, [pc, #144]	; (8001bd8 <HAL_UART_RxCpltCallback+0xa0>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d102      	bne.n	8001b50 <HAL_UART_RxCpltCallback+0x18>
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	73fb      	strb	r3, [r7, #15]
 8001b4e:	e00e      	b.n	8001b6e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a21      	ldr	r2, [pc, #132]	; (8001bdc <HAL_UART_RxCpltCallback+0xa4>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d102      	bne.n	8001b60 <HAL_UART_RxCpltCallback+0x28>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	73fb      	strb	r3, [r7, #15]
 8001b5e:	e006      	b.n	8001b6e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a1e      	ldr	r2, [pc, #120]	; (8001be0 <HAL_UART_RxCpltCallback+0xa8>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d131      	bne.n	8001bce <HAL_UART_RxCpltCallback+0x96>
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
 8001b70:	4a1c      	ldr	r2, [pc, #112]	; (8001be4 <HAL_UART_RxCpltCallback+0xac>)
 8001b72:	2101      	movs	r1, #1
 8001b74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Déplacement pointeur en écriture
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	4a1b      	ldr	r2, [pc, #108]	; (8001be8 <HAL_UART_RxCpltCallback+0xb0>)
 8001b7c:	5cd3      	ldrb	r3, [r2, r3]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	425a      	negs	r2, r3
 8001b82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b86:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001b8a:	bf58      	it	pl
 8001b8c:	4253      	negpl	r3, r2
 8001b8e:	7bfa      	ldrb	r2, [r7, #15]
 8001b90:	b2d9      	uxtb	r1, r3
 8001b92:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <HAL_UART_RxCpltCallback+0xb0>)
 8001b94:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Réactivation de la réception d'un caractère
 8001b96:	7bfb      	ldrb	r3, [r7, #15]
 8001b98:	019b      	lsls	r3, r3, #6
 8001b9a:	4a14      	ldr	r2, [pc, #80]	; (8001bec <HAL_UART_RxCpltCallback+0xb4>)
 8001b9c:	1898      	adds	r0, r3, r2
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	7bfa      	ldrb	r2, [r7, #15]
 8001ba2:	4911      	ldr	r1, [pc, #68]	; (8001be8 <HAL_UART_RxCpltCallback+0xb0>)
 8001ba4:	5c8a      	ldrb	r2, [r1, r2]
 8001ba6:	01db      	lsls	r3, r3, #7
 8001ba8:	4413      	add	r3, r2
 8001baa:	4a11      	ldr	r2, [pc, #68]	; (8001bf0 <HAL_UART_RxCpltCallback+0xb8>)
 8001bac:	4413      	add	r3, r2
 8001bae:	2201      	movs	r2, #1
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f001 fbf8 	bl	80033a6 <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	4a0e      	ldr	r2, [pc, #56]	; (8001bf4 <HAL_UART_RxCpltCallback+0xbc>)
 8001bba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d006      	beq.n	8001bd0 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	4a0b      	ldr	r2, [pc, #44]	; (8001bf4 <HAL_UART_RxCpltCallback+0xbc>)
 8001bc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bca:	4798      	blx	r3
 8001bcc:	e000      	b.n	8001bd0 <HAL_UART_RxCpltCallback+0x98>
	else return;
 8001bce:	bf00      	nop
}
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40013800 	.word	0x40013800
 8001bdc:	40004400 	.word	0x40004400
 8001be0:	40004800 	.word	0x40004800
 8001be4:	20000a8c 	.word	0x20000a8c
 8001be8:	20000a7c 	.word	0x20000a7c
 8001bec:	2000083c 	.word	0x2000083c
 8001bf0:	200008fc 	.word	0x200008fc
 8001bf4:	20000aa4 	.word	0x20000aa4

08001bf8 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appelée par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numéro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilisé
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08c      	sub	sp, #48	; 0x30
 8001bfc:	af02      	add	r7, sp, #8
 8001bfe:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	22c0      	movs	r2, #192	; 0xc0
 8001c06:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2200      	movs	r2, #0
 8001c26:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a53      	ldr	r2, [pc, #332]	; (8001d8c <HAL_UART_MspInit+0x194>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d142      	bne.n	8001cc8 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8001c42:	4b53      	ldr	r3, [pc, #332]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	4a52      	ldr	r2, [pc, #328]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	6193      	str	r3, [r2, #24]
 8001c4e:	4b50      	ldr	r3, [pc, #320]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	623b      	str	r3, [r7, #32]
 8001c58:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001c5a:	4b4d      	ldr	r3, [pc, #308]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	4a4c      	ldr	r2, [pc, #304]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001c60:	f043 0308 	orr.w	r3, r3, #8
 8001c64:	6193      	str	r3, [r2, #24]
 8001c66:	4b4a      	ldr	r3, [pc, #296]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	f003 0308 	and.w	r3, r3, #8
 8001c6e:	61fb      	str	r3, [r7, #28]
 8001c70:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8001c72:	2303      	movs	r3, #3
 8001c74:	9300      	str	r3, [sp, #0]
 8001c76:	2301      	movs	r3, #1
 8001c78:	2202      	movs	r2, #2
 8001c7a:	2140      	movs	r1, #64	; 0x40
 8001c7c:	4845      	ldr	r0, [pc, #276]	; (8001d94 <HAL_UART_MspInit+0x19c>)
 8001c7e:	f7ff f99f 	bl	8000fc0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001c82:	2303      	movs	r3, #3
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	2301      	movs	r3, #1
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2180      	movs	r1, #128	; 0x80
 8001c8c:	4841      	ldr	r0, [pc, #260]	; (8001d94 <HAL_UART_MspInit+0x19c>)
 8001c8e:	f7ff f997 	bl	8000fc0 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8001c92:	4b41      	ldr	r3, [pc, #260]	; (8001d98 <HAL_UART_MspInit+0x1a0>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	627b      	str	r3, [r7, #36]	; 0x24
 8001c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca2:	f043 0304 	orr.w	r3, r3, #4
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ca8:	4a3b      	ldr	r2, [pc, #236]	; (8001d98 <HAL_UART_MspInit+0x1a0>)
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8001cae:	4b38      	ldr	r3, [pc, #224]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	4a37      	ldr	r2, [pc, #220]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001cb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cb8:	6193      	str	r3, [r2, #24]
 8001cba:	4b35      	ldr	r3, [pc, #212]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cc2:	61bb      	str	r3, [r7, #24]
 8001cc4:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8001cc6:	e05c      	b.n	8001d82 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a33      	ldr	r2, [pc, #204]	; (8001d9c <HAL_UART_MspInit+0x1a4>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d128      	bne.n	8001d24 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8001cd2:	4b2f      	ldr	r3, [pc, #188]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	4a2e      	ldr	r2, [pc, #184]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001cd8:	f043 0304 	orr.w	r3, r3, #4
 8001cdc:	6193      	str	r3, [r2, #24]
 8001cde:	4b2c      	ldr	r3, [pc, #176]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001ce0:	699b      	ldr	r3, [r3, #24]
 8001ce2:	f003 0304 	and.w	r3, r3, #4
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001cea:	2303      	movs	r3, #3
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	2301      	movs	r3, #1
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	2104      	movs	r1, #4
 8001cf4:	482a      	ldr	r0, [pc, #168]	; (8001da0 <HAL_UART_MspInit+0x1a8>)
 8001cf6:	f7ff f963 	bl	8000fc0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	2301      	movs	r3, #1
 8001d00:	2200      	movs	r2, #0
 8001d02:	2108      	movs	r1, #8
 8001d04:	4826      	ldr	r0, [pc, #152]	; (8001da0 <HAL_UART_MspInit+0x1a8>)
 8001d06:	f7ff f95b 	bl	8000fc0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8001d0a:	4b21      	ldr	r3, [pc, #132]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	4a20      	ldr	r2, [pc, #128]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001d10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d14:	61d3      	str	r3, [r2, #28]
 8001d16:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	693b      	ldr	r3, [r7, #16]
}
 8001d22:	e02e      	b.n	8001d82 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a1e      	ldr	r2, [pc, #120]	; (8001da4 <HAL_UART_MspInit+0x1ac>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d129      	bne.n	8001d82 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001d2e:	4b18      	ldr	r3, [pc, #96]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	4a17      	ldr	r2, [pc, #92]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001d34:	f043 0308 	orr.w	r3, r3, #8
 8001d38:	6193      	str	r3, [r2, #24]
 8001d3a:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	f003 0308 	and.w	r3, r3, #8
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001d46:	2303      	movs	r3, #3
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	2202      	movs	r2, #2
 8001d4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d52:	4810      	ldr	r0, [pc, #64]	; (8001d94 <HAL_UART_MspInit+0x19c>)
 8001d54:	f7ff f934 	bl	8000fc0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001d58:	2303      	movs	r3, #3
 8001d5a:	9300      	str	r3, [sp, #0]
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d64:	480b      	ldr	r0, [pc, #44]	; (8001d94 <HAL_UART_MspInit+0x19c>)
 8001d66:	f7ff f92b 	bl	8000fc0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8001d6a:	4b09      	ldr	r3, [pc, #36]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	4a08      	ldr	r2, [pc, #32]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d74:	61d3      	str	r3, [r2, #28]
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <HAL_UART_MspInit+0x198>)
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	68bb      	ldr	r3, [r7, #8]
}
 8001d82:	bf00      	nop
 8001d84:	3728      	adds	r7, #40	; 0x28
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40013800 	.word	0x40013800
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40010c00 	.word	0x40010c00
 8001d98:	40010000 	.word	0x40010000
 8001d9c:	40004400 	.word	0x40004400
 8001da0:	40010800 	.word	0x40010800
 8001da4:	40004800 	.word	0x40004800

08001da8 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001db4:	2b08      	cmp	r3, #8
 8001db6:	d106      	bne.n	8001dc6 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2222      	movs	r2, #34	; 0x22
 8001dc2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8001dd4:	4b03      	ldr	r3, [pc, #12]	; (8001de4 <WWDG_IRQHandler+0x14>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4903      	ldr	r1, [pc, #12]	; (8001de8 <WWDG_IRQHandler+0x18>)
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff fae2 	bl	80013a4 <dump_printf>
	while(1);
 8001de0:	e7fe      	b.n	8001de0 <WWDG_IRQHandler+0x10>
 8001de2:	bf00      	nop
 8001de4:	2000000c 	.word	0x2000000c
 8001de8:	0800a064 	.word	0x0800a064

08001dec <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8001df0:	4b03      	ldr	r3, [pc, #12]	; (8001e00 <PVD_IRQHandler+0x14>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4903      	ldr	r1, [pc, #12]	; (8001e04 <PVD_IRQHandler+0x18>)
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff fad4 	bl	80013a4 <dump_printf>
	while(1);
 8001dfc:	e7fe      	b.n	8001dfc <PVD_IRQHandler+0x10>
 8001dfe:	bf00      	nop
 8001e00:	2000000c 	.word	0x2000000c
 8001e04:	0800a06c 	.word	0x0800a06c

08001e08 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8001e0c:	4b03      	ldr	r3, [pc, #12]	; (8001e1c <TAMPER_IRQHandler+0x14>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4903      	ldr	r1, [pc, #12]	; (8001e20 <TAMPER_IRQHandler+0x18>)
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff fac6 	bl	80013a4 <dump_printf>
	while(1);
 8001e18:	e7fe      	b.n	8001e18 <TAMPER_IRQHandler+0x10>
 8001e1a:	bf00      	nop
 8001e1c:	2000000c 	.word	0x2000000c
 8001e20:	0800a070 	.word	0x0800a070

08001e24 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8001e28:	4b03      	ldr	r3, [pc, #12]	; (8001e38 <RTC_IRQHandler+0x14>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4903      	ldr	r1, [pc, #12]	; (8001e3c <RTC_IRQHandler+0x18>)
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff fab8 	bl	80013a4 <dump_printf>
	while(1);
 8001e34:	e7fe      	b.n	8001e34 <RTC_IRQHandler+0x10>
 8001e36:	bf00      	nop
 8001e38:	2000000c 	.word	0x2000000c
 8001e3c:	0800a078 	.word	0x0800a078

08001e40 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8001e44:	4b03      	ldr	r3, [pc, #12]	; (8001e54 <FLASH_IRQHandler+0x14>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4903      	ldr	r1, [pc, #12]	; (8001e58 <FLASH_IRQHandler+0x18>)
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff faaa 	bl	80013a4 <dump_printf>
	while(1);
 8001e50:	e7fe      	b.n	8001e50 <FLASH_IRQHandler+0x10>
 8001e52:	bf00      	nop
 8001e54:	2000000c 	.word	0x2000000c
 8001e58:	0800a07c 	.word	0x0800a07c

08001e5c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <RCC_IRQHandler+0x14>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4903      	ldr	r1, [pc, #12]	; (8001e74 <RCC_IRQHandler+0x18>)
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fa9c 	bl	80013a4 <dump_printf>
	while(1);
 8001e6c:	e7fe      	b.n	8001e6c <RCC_IRQHandler+0x10>
 8001e6e:	bf00      	nop
 8001e70:	2000000c 	.word	0x2000000c
 8001e74:	0800a084 	.word	0x0800a084

08001e78 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8001e7c:	4b03      	ldr	r3, [pc, #12]	; (8001e8c <DMA1_Channel1_IRQHandler+0x14>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4903      	ldr	r1, [pc, #12]	; (8001e90 <DMA1_Channel1_IRQHandler+0x18>)
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff fa8e 	bl	80013a4 <dump_printf>
	while(1);
 8001e88:	e7fe      	b.n	8001e88 <DMA1_Channel1_IRQHandler+0x10>
 8001e8a:	bf00      	nop
 8001e8c:	2000000c 	.word	0x2000000c
 8001e90:	0800a0b0 	.word	0x0800a0b0

08001e94 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8001e98:	4b03      	ldr	r3, [pc, #12]	; (8001ea8 <DMA1_Channel2_IRQHandler+0x14>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4903      	ldr	r1, [pc, #12]	; (8001eac <DMA1_Channel2_IRQHandler+0x18>)
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fa80 	bl	80013a4 <dump_printf>
	while(1);
 8001ea4:	e7fe      	b.n	8001ea4 <DMA1_Channel2_IRQHandler+0x10>
 8001ea6:	bf00      	nop
 8001ea8:	2000000c 	.word	0x2000000c
 8001eac:	0800a0c0 	.word	0x0800a0c0

08001eb0 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8001eb4:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <DMA1_Channel3_IRQHandler+0x14>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4903      	ldr	r1, [pc, #12]	; (8001ec8 <DMA1_Channel3_IRQHandler+0x18>)
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff fa72 	bl	80013a4 <dump_printf>
	while(1);
 8001ec0:	e7fe      	b.n	8001ec0 <DMA1_Channel3_IRQHandler+0x10>
 8001ec2:	bf00      	nop
 8001ec4:	2000000c 	.word	0x2000000c
 8001ec8:	0800a0d0 	.word	0x0800a0d0

08001ecc <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8001ed0:	4b03      	ldr	r3, [pc, #12]	; (8001ee0 <DMA1_Channel4_IRQHandler+0x14>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4903      	ldr	r1, [pc, #12]	; (8001ee4 <DMA1_Channel4_IRQHandler+0x18>)
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff fa64 	bl	80013a4 <dump_printf>
	while(1);
 8001edc:	e7fe      	b.n	8001edc <DMA1_Channel4_IRQHandler+0x10>
 8001ede:	bf00      	nop
 8001ee0:	2000000c 	.word	0x2000000c
 8001ee4:	0800a0e0 	.word	0x0800a0e0

08001ee8 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8001eec:	4b03      	ldr	r3, [pc, #12]	; (8001efc <DMA1_Channel5_IRQHandler+0x14>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4903      	ldr	r1, [pc, #12]	; (8001f00 <DMA1_Channel5_IRQHandler+0x18>)
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fa56 	bl	80013a4 <dump_printf>
	while(1);
 8001ef8:	e7fe      	b.n	8001ef8 <DMA1_Channel5_IRQHandler+0x10>
 8001efa:	bf00      	nop
 8001efc:	2000000c 	.word	0x2000000c
 8001f00:	0800a0f0 	.word	0x0800a0f0

08001f04 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8001f08:	4b03      	ldr	r3, [pc, #12]	; (8001f18 <DMA1_Channel6_IRQHandler+0x14>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4903      	ldr	r1, [pc, #12]	; (8001f1c <DMA1_Channel6_IRQHandler+0x18>)
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff fa48 	bl	80013a4 <dump_printf>
	while(1);
 8001f14:	e7fe      	b.n	8001f14 <DMA1_Channel6_IRQHandler+0x10>
 8001f16:	bf00      	nop
 8001f18:	2000000c 	.word	0x2000000c
 8001f1c:	0800a100 	.word	0x0800a100

08001f20 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8001f24:	4b03      	ldr	r3, [pc, #12]	; (8001f34 <DMA1_Channel7_IRQHandler+0x14>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4903      	ldr	r1, [pc, #12]	; (8001f38 <DMA1_Channel7_IRQHandler+0x18>)
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff fa3a 	bl	80013a4 <dump_printf>
	while(1);
 8001f30:	e7fe      	b.n	8001f30 <DMA1_Channel7_IRQHandler+0x10>
 8001f32:	bf00      	nop
 8001f34:	2000000c 	.word	0x2000000c
 8001f38:	0800a110 	.word	0x0800a110

08001f3c <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8001f40:	4b03      	ldr	r3, [pc, #12]	; (8001f50 <ADC1_2_IRQHandler+0x14>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4903      	ldr	r1, [pc, #12]	; (8001f54 <ADC1_2_IRQHandler+0x18>)
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff fa2c 	bl	80013a4 <dump_printf>
	while(1);
 8001f4c:	e7fe      	b.n	8001f4c <ADC1_2_IRQHandler+0x10>
 8001f4e:	bf00      	nop
 8001f50:	2000000c 	.word	0x2000000c
 8001f54:	0800a120 	.word	0x0800a120

08001f58 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8001f5c:	4b03      	ldr	r3, [pc, #12]	; (8001f6c <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4903      	ldr	r1, [pc, #12]	; (8001f70 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff fa1e 	bl	80013a4 <dump_printf>
	while(1);
 8001f68:	e7fe      	b.n	8001f68 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8001f6a:	bf00      	nop
 8001f6c:	2000000c 	.word	0x2000000c
 8001f70:	0800a128 	.word	0x0800a128

08001f74 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8001f78:	4b03      	ldr	r3, [pc, #12]	; (8001f88 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4903      	ldr	r1, [pc, #12]	; (8001f8c <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7ff fa10 	bl	80013a4 <dump_printf>
	while(1);
 8001f84:	e7fe      	b.n	8001f84 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8001f86:	bf00      	nop
 8001f88:	2000000c 	.word	0x2000000c
 8001f8c:	0800a138 	.word	0x0800a138

08001f90 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8001f94:	4b03      	ldr	r3, [pc, #12]	; (8001fa4 <CAN1_RX1_IRQHandler+0x14>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4903      	ldr	r1, [pc, #12]	; (8001fa8 <CAN1_RX1_IRQHandler+0x18>)
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fa02 	bl	80013a4 <dump_printf>
	while(1);
 8001fa0:	e7fe      	b.n	8001fa0 <CAN1_RX1_IRQHandler+0x10>
 8001fa2:	bf00      	nop
 8001fa4:	2000000c 	.word	0x2000000c
 8001fa8:	0800a148 	.word	0x0800a148

08001fac <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8001fb0:	4b03      	ldr	r3, [pc, #12]	; (8001fc0 <CAN1_SCE_IRQHandler+0x14>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4903      	ldr	r1, [pc, #12]	; (8001fc4 <CAN1_SCE_IRQHandler+0x18>)
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff f9f4 	bl	80013a4 <dump_printf>
	while(1);
 8001fbc:	e7fe      	b.n	8001fbc <CAN1_SCE_IRQHandler+0x10>
 8001fbe:	bf00      	nop
 8001fc0:	2000000c 	.word	0x2000000c
 8001fc4:	0800a154 	.word	0x0800a154

08001fc8 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8001fcc:	4b03      	ldr	r3, [pc, #12]	; (8001fdc <TIM1_BRK_IRQHandler+0x14>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4903      	ldr	r1, [pc, #12]	; (8001fe0 <TIM1_BRK_IRQHandler+0x18>)
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff f9e6 	bl	80013a4 <dump_printf>
	while(1);
 8001fd8:	e7fe      	b.n	8001fd8 <TIM1_BRK_IRQHandler+0x10>
 8001fda:	bf00      	nop
 8001fdc:	2000000c 	.word	0x2000000c
 8001fe0:	0800a168 	.word	0x0800a168

08001fe4 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8001fe8:	4b03      	ldr	r3, [pc, #12]	; (8001ff8 <TIM1_TRG_COM_IRQHandler+0x14>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4903      	ldr	r1, [pc, #12]	; (8001ffc <TIM1_TRG_COM_IRQHandler+0x18>)
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff f9d8 	bl	80013a4 <dump_printf>
	while(1);
 8001ff4:	e7fe      	b.n	8001ff4 <TIM1_TRG_COM_IRQHandler+0x10>
 8001ff6:	bf00      	nop
 8001ff8:	2000000c 	.word	0x2000000c
 8001ffc:	0800a17c 	.word	0x0800a17c

08002000 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002004:	4b03      	ldr	r3, [pc, #12]	; (8002014 <TIM1_CC_IRQHandler+0x14>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4903      	ldr	r1, [pc, #12]	; (8002018 <TIM1_CC_IRQHandler+0x18>)
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff f9ca 	bl	80013a4 <dump_printf>
	while(1);
 8002010:	e7fe      	b.n	8002010 <TIM1_CC_IRQHandler+0x10>
 8002012:	bf00      	nop
 8002014:	2000000c 	.word	0x2000000c
 8002018:	0800a18c 	.word	0x0800a18c

0800201c <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002020:	4b03      	ldr	r3, [pc, #12]	; (8002030 <I2C1_EV_IRQHandler+0x14>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4903      	ldr	r1, [pc, #12]	; (8002034 <I2C1_EV_IRQHandler+0x18>)
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff f9bc 	bl	80013a4 <dump_printf>
	while(1);
 800202c:	e7fe      	b.n	800202c <I2C1_EV_IRQHandler+0x10>
 800202e:	bf00      	nop
 8002030:	2000000c 	.word	0x2000000c
 8002034:	0800a1ac 	.word	0x0800a1ac

08002038 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 800203c:	4b03      	ldr	r3, [pc, #12]	; (800204c <I2C1_ER_IRQHandler+0x14>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4903      	ldr	r1, [pc, #12]	; (8002050 <I2C1_ER_IRQHandler+0x18>)
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff f9ae 	bl	80013a4 <dump_printf>
	while(1);
 8002048:	e7fe      	b.n	8002048 <I2C1_ER_IRQHandler+0x10>
 800204a:	bf00      	nop
 800204c:	2000000c 	.word	0x2000000c
 8002050:	0800a1b4 	.word	0x0800a1b4

08002054 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002058:	4b03      	ldr	r3, [pc, #12]	; (8002068 <I2C2_EV_IRQHandler+0x14>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4903      	ldr	r1, [pc, #12]	; (800206c <I2C2_EV_IRQHandler+0x18>)
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff f9a0 	bl	80013a4 <dump_printf>
	while(1);
 8002064:	e7fe      	b.n	8002064 <I2C2_EV_IRQHandler+0x10>
 8002066:	bf00      	nop
 8002068:	2000000c 	.word	0x2000000c
 800206c:	0800a1bc 	.word	0x0800a1bc

08002070 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002074:	4b03      	ldr	r3, [pc, #12]	; (8002084 <I2C2_ER_IRQHandler+0x14>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4903      	ldr	r1, [pc, #12]	; (8002088 <I2C2_ER_IRQHandler+0x18>)
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff f992 	bl	80013a4 <dump_printf>
	while(1);
 8002080:	e7fe      	b.n	8002080 <I2C2_ER_IRQHandler+0x10>
 8002082:	bf00      	nop
 8002084:	2000000c 	.word	0x2000000c
 8002088:	0800a1c4 	.word	0x0800a1c4

0800208c <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002090:	4b03      	ldr	r3, [pc, #12]	; (80020a0 <SPI1_IRQHandler+0x14>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4903      	ldr	r1, [pc, #12]	; (80020a4 <SPI1_IRQHandler+0x18>)
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff f984 	bl	80013a4 <dump_printf>
	while(1);
 800209c:	e7fe      	b.n	800209c <SPI1_IRQHandler+0x10>
 800209e:	bf00      	nop
 80020a0:	2000000c 	.word	0x2000000c
 80020a4:	0800a1cc 	.word	0x0800a1cc

080020a8 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 80020ac:	4b03      	ldr	r3, [pc, #12]	; (80020bc <SPI2_IRQHandler+0x14>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4903      	ldr	r1, [pc, #12]	; (80020c0 <SPI2_IRQHandler+0x18>)
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff f976 	bl	80013a4 <dump_printf>
	while(1);
 80020b8:	e7fe      	b.n	80020b8 <SPI2_IRQHandler+0x10>
 80020ba:	bf00      	nop
 80020bc:	2000000c 	.word	0x2000000c
 80020c0:	0800a1d4 	.word	0x0800a1d4

080020c4 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 80020c8:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <RTC_Alarm_IRQHandler+0x14>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4903      	ldr	r1, [pc, #12]	; (80020dc <RTC_Alarm_IRQHandler+0x18>)
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff f968 	bl	80013a4 <dump_printf>
	while(1);
 80020d4:	e7fe      	b.n	80020d4 <RTC_Alarm_IRQHandler+0x10>
 80020d6:	bf00      	nop
 80020d8:	2000000c 	.word	0x2000000c
 80020dc:	0800a200 	.word	0x0800a200

080020e0 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80020e4:	4b03      	ldr	r3, [pc, #12]	; (80020f4 <USBWakeUp_IRQHandler+0x14>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4903      	ldr	r1, [pc, #12]	; (80020f8 <USBWakeUp_IRQHandler+0x18>)
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff f95a 	bl	80013a4 <dump_printf>
}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	2000000c 	.word	0x2000000c
 80020f8:	0800a20c 	.word	0x0800a20c

080020fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002100:	4b15      	ldr	r3, [pc, #84]	; (8002158 <SystemInit+0x5c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a14      	ldr	r2, [pc, #80]	; (8002158 <SystemInit+0x5c>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800210c:	4b12      	ldr	r3, [pc, #72]	; (8002158 <SystemInit+0x5c>)
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	4911      	ldr	r1, [pc, #68]	; (8002158 <SystemInit+0x5c>)
 8002112:	4b12      	ldr	r3, [pc, #72]	; (800215c <SystemInit+0x60>)
 8002114:	4013      	ands	r3, r2
 8002116:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002118:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <SystemInit+0x5c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a0e      	ldr	r2, [pc, #56]	; (8002158 <SystemInit+0x5c>)
 800211e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002126:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <SystemInit+0x5c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a0a      	ldr	r2, [pc, #40]	; (8002158 <SystemInit+0x5c>)
 800212e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002132:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002134:	4b08      	ldr	r3, [pc, #32]	; (8002158 <SystemInit+0x5c>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	4a07      	ldr	r2, [pc, #28]	; (8002158 <SystemInit+0x5c>)
 800213a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800213e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002140:	4b05      	ldr	r3, [pc, #20]	; (8002158 <SystemInit+0x5c>)
 8002142:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002146:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002148:	4b05      	ldr	r3, [pc, #20]	; (8002160 <SystemInit+0x64>)
 800214a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800214e:	609a      	str	r2, [r3, #8]
#endif 
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr
 8002158:	40021000 	.word	0x40021000
 800215c:	f8ff0000 	.word	0xf8ff0000
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800216a:	2300      	movs	r3, #0
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	2300      	movs	r3, #0
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	2300      	movs	r3, #0
 8002174:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002176:	4b2f      	ldr	r3, [pc, #188]	; (8002234 <SystemCoreClockUpdate+0xd0>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 030c 	and.w	r3, r3, #12
 800217e:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2b08      	cmp	r3, #8
 8002184:	d011      	beq.n	80021aa <SystemCoreClockUpdate+0x46>
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2b08      	cmp	r3, #8
 800218a:	d83a      	bhi.n	8002202 <SystemCoreClockUpdate+0x9e>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <SystemCoreClockUpdate+0x36>
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2b04      	cmp	r3, #4
 8002196:	d004      	beq.n	80021a2 <SystemCoreClockUpdate+0x3e>
 8002198:	e033      	b.n	8002202 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800219a:	4b27      	ldr	r3, [pc, #156]	; (8002238 <SystemCoreClockUpdate+0xd4>)
 800219c:	4a27      	ldr	r2, [pc, #156]	; (800223c <SystemCoreClockUpdate+0xd8>)
 800219e:	601a      	str	r2, [r3, #0]
      break;
 80021a0:	e033      	b.n	800220a <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80021a2:	4b25      	ldr	r3, [pc, #148]	; (8002238 <SystemCoreClockUpdate+0xd4>)
 80021a4:	4a25      	ldr	r2, [pc, #148]	; (800223c <SystemCoreClockUpdate+0xd8>)
 80021a6:	601a      	str	r2, [r3, #0]
      break;
 80021a8:	e02f      	b.n	800220a <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80021aa:	4b22      	ldr	r3, [pc, #136]	; (8002234 <SystemCoreClockUpdate+0xd0>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80021b2:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80021b4:	4b1f      	ldr	r3, [pc, #124]	; (8002234 <SystemCoreClockUpdate+0xd0>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021bc:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	0c9b      	lsrs	r3, r3, #18
 80021c2:	3302      	adds	r3, #2
 80021c4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d106      	bne.n	80021da <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	4a1c      	ldr	r2, [pc, #112]	; (8002240 <SystemCoreClockUpdate+0xdc>)
 80021d0:	fb02 f303 	mul.w	r3, r2, r3
 80021d4:	4a18      	ldr	r2, [pc, #96]	; (8002238 <SystemCoreClockUpdate+0xd4>)
 80021d6:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80021d8:	e017      	b.n	800220a <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80021da:	4b16      	ldr	r3, [pc, #88]	; (8002234 <SystemCoreClockUpdate+0xd0>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d006      	beq.n	80021f4 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	4a15      	ldr	r2, [pc, #84]	; (8002240 <SystemCoreClockUpdate+0xdc>)
 80021ea:	fb02 f303 	mul.w	r3, r2, r3
 80021ee:	4a12      	ldr	r2, [pc, #72]	; (8002238 <SystemCoreClockUpdate+0xd4>)
 80021f0:	6013      	str	r3, [r2, #0]
      break;
 80021f2:	e00a      	b.n	800220a <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	4a11      	ldr	r2, [pc, #68]	; (800223c <SystemCoreClockUpdate+0xd8>)
 80021f8:	fb02 f303 	mul.w	r3, r2, r3
 80021fc:	4a0e      	ldr	r2, [pc, #56]	; (8002238 <SystemCoreClockUpdate+0xd4>)
 80021fe:	6013      	str	r3, [r2, #0]
      break;
 8002200:	e003      	b.n	800220a <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002202:	4b0d      	ldr	r3, [pc, #52]	; (8002238 <SystemCoreClockUpdate+0xd4>)
 8002204:	4a0d      	ldr	r2, [pc, #52]	; (800223c <SystemCoreClockUpdate+0xd8>)
 8002206:	601a      	str	r2, [r3, #0]
      break;
 8002208:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800220a:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <SystemCoreClockUpdate+0xd0>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	091b      	lsrs	r3, r3, #4
 8002210:	f003 030f 	and.w	r3, r3, #15
 8002214:	4a0b      	ldr	r2, [pc, #44]	; (8002244 <SystemCoreClockUpdate+0xe0>)
 8002216:	5cd3      	ldrb	r3, [r2, r3]
 8002218:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800221a:	4b07      	ldr	r3, [pc, #28]	; (8002238 <SystemCoreClockUpdate+0xd4>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	fa22 f303 	lsr.w	r3, r2, r3
 8002224:	4a04      	ldr	r2, [pc, #16]	; (8002238 <SystemCoreClockUpdate+0xd4>)
 8002226:	6013      	str	r3, [r2, #0]
}
 8002228:	bf00      	nop
 800222a:	3714      	adds	r7, #20
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	40021000 	.word	0x40021000
 8002238:	20000010 	.word	0x20000010
 800223c:	007a1200 	.word	0x007a1200
 8002240:	003d0900 	.word	0x003d0900
 8002244:	0800a22c 	.word	0x0800a22c

08002248 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800224e:	2300      	movs	r3, #0
 8002250:	71fb      	strb	r3, [r7, #7]
 8002252:	e007      	b.n	8002264 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	4a0b      	ldr	r2, [pc, #44]	; (8002284 <Systick_init+0x3c>)
 8002258:	2100      	movs	r1, #0
 800225a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	3301      	adds	r3, #1
 8002262:	71fb      	strb	r3, [r7, #7]
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	2b0f      	cmp	r3, #15
 8002268:	d9f4      	bls.n	8002254 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 800226a:	2200      	movs	r2, #0
 800226c:	2100      	movs	r1, #0
 800226e:	f04f 30ff 	mov.w	r0, #4294967295
 8002272:	f000 f998 	bl	80025a6 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002276:	4b04      	ldr	r3, [pc, #16]	; (8002288 <Systick_init+0x40>)
 8002278:	2201      	movs	r2, #1
 800227a:	601a      	str	r2, [r3, #0]
}
 800227c:	bf00      	nop
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20000ab0 	.word	0x20000ab0
 8002288:	20000af0 	.word	0x20000af0

0800228c <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002292:	f000 f895 	bl	80023c0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002296:	f000 f9bc 	bl	8002612 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800229a:	4b0f      	ldr	r3, [pc, #60]	; (80022d8 <SysTick_Handler+0x4c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <SysTick_Handler+0x1a>
		Systick_init();
 80022a2:	f7ff ffd1 	bl	8002248 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80022a6:	2300      	movs	r3, #0
 80022a8:	71fb      	strb	r3, [r7, #7]
 80022aa:	e00d      	b.n	80022c8 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	4a0b      	ldr	r2, [pc, #44]	; (80022dc <SysTick_Handler+0x50>)
 80022b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d004      	beq.n	80022c2 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	4a08      	ldr	r2, [pc, #32]	; (80022dc <SysTick_Handler+0x50>)
 80022bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022c0:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	3301      	adds	r3, #1
 80022c6:	71fb      	strb	r3, [r7, #7]
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	2b0f      	cmp	r3, #15
 80022cc:	d9ee      	bls.n	80022ac <SysTick_Handler+0x20>
	}
}
 80022ce:	bf00      	nop
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	20000af0 	.word	0x20000af0
 80022dc:	20000ab0 	.word	0x20000ab0

080022e0 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80022e8:	4b10      	ldr	r3, [pc, #64]	; (800232c <Systick_add_callback_function+0x4c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <Systick_add_callback_function+0x14>
		Systick_init();
 80022f0:	f7ff ffaa 	bl	8002248 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80022f4:	2300      	movs	r3, #0
 80022f6:	73fb      	strb	r3, [r7, #15]
 80022f8:	e00f      	b.n	800231a <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouvé une place libre ?
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	4a0c      	ldr	r2, [pc, #48]	; (8002330 <Systick_add_callback_function+0x50>)
 80022fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d106      	bne.n	8002314 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8002306:	7bfb      	ldrb	r3, [r7, #15]
 8002308:	4909      	ldr	r1, [pc, #36]	; (8002330 <Systick_add_callback_function+0x50>)
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002310:	2301      	movs	r3, #1
 8002312:	e006      	b.n	8002322 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002314:	7bfb      	ldrb	r3, [r7, #15]
 8002316:	3301      	adds	r3, #1
 8002318:	73fb      	strb	r3, [r7, #15]
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	2b0f      	cmp	r3, #15
 800231e:	d9ec      	bls.n	80022fa <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002320:	2300      	movs	r3, #0

}
 8002322:	4618      	mov	r0, r3
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000af0 	.word	0x20000af0
 8002330:	20000ab0 	.word	0x20000ab0

08002334 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <HAL_Init+0x28>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a07      	ldr	r2, [pc, #28]	; (800235c <HAL_Init+0x28>)
 800233e:	f043 0310 	orr.w	r3, r3, #16
 8002342:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002344:	2003      	movs	r0, #3
 8002346:	f000 f923 	bl	8002590 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800234a:	200f      	movs	r0, #15
 800234c:	f000 f808 	bl	8002360 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002350:	f7fe fe66 	bl	8001020 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40022000 	.word	0x40022000

08002360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002368:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <HAL_InitTick+0x54>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	4b12      	ldr	r3, [pc, #72]	; (80023b8 <HAL_InitTick+0x58>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	4619      	mov	r1, r3
 8002372:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002376:	fbb3 f3f1 	udiv	r3, r3, r1
 800237a:	fbb2 f3f3 	udiv	r3, r2, r3
 800237e:	4618      	mov	r0, r3
 8002380:	f000 f93b 	bl	80025fa <HAL_SYSTICK_Config>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e00e      	b.n	80023ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b0f      	cmp	r3, #15
 8002392:	d80a      	bhi.n	80023aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002394:	2200      	movs	r2, #0
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	f04f 30ff 	mov.w	r0, #4294967295
 800239c:	f000 f903 	bl	80025a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023a0:	4a06      	ldr	r2, [pc, #24]	; (80023bc <HAL_InitTick+0x5c>)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
 80023a8:	e000      	b.n	80023ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000010 	.word	0x20000010
 80023b8:	20000018 	.word	0x20000018
 80023bc:	20000014 	.word	0x20000014

080023c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c4:	4b05      	ldr	r3, [pc, #20]	; (80023dc <HAL_IncTick+0x1c>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <HAL_IncTick+0x20>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	4a03      	ldr	r2, [pc, #12]	; (80023e0 <HAL_IncTick+0x20>)
 80023d2:	6013      	str	r3, [r2, #0]
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr
 80023dc:	20000018 	.word	0x20000018
 80023e0:	20000af4 	.word	0x20000af4

080023e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  return uwTick;
 80023e8:	4b02      	ldr	r3, [pc, #8]	; (80023f4 <HAL_GetTick+0x10>)
 80023ea:	681b      	ldr	r3, [r3, #0]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr
 80023f4:	20000af4 	.word	0x20000af4

080023f8 <__NVIC_SetPriorityGrouping>:
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002408:	4b0c      	ldr	r3, [pc, #48]	; (800243c <__NVIC_SetPriorityGrouping+0x44>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800240e:	68ba      	ldr	r2, [r7, #8]
 8002410:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002414:	4013      	ands	r3, r2
 8002416:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002420:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002428:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800242a:	4a04      	ldr	r2, [pc, #16]	; (800243c <__NVIC_SetPriorityGrouping+0x44>)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	60d3      	str	r3, [r2, #12]
}
 8002430:	bf00      	nop
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <__NVIC_GetPriorityGrouping>:
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002444:	4b04      	ldr	r3, [pc, #16]	; (8002458 <__NVIC_GetPriorityGrouping+0x18>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	0a1b      	lsrs	r3, r3, #8
 800244a:	f003 0307 	and.w	r3, r3, #7
}
 800244e:	4618      	mov	r0, r3
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	e000ed00 	.word	0xe000ed00

0800245c <__NVIC_EnableIRQ>:
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246a:	2b00      	cmp	r3, #0
 800246c:	db0b      	blt.n	8002486 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	f003 021f 	and.w	r2, r3, #31
 8002474:	4906      	ldr	r1, [pc, #24]	; (8002490 <__NVIC_EnableIRQ+0x34>)
 8002476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	2001      	movs	r0, #1
 800247e:	fa00 f202 	lsl.w	r2, r0, r2
 8002482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	bc80      	pop	{r7}
 800248e:	4770      	bx	lr
 8002490:	e000e100 	.word	0xe000e100

08002494 <__NVIC_SetPriority>:
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	6039      	str	r1, [r7, #0]
 800249e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	db0a      	blt.n	80024be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	b2da      	uxtb	r2, r3
 80024ac:	490c      	ldr	r1, [pc, #48]	; (80024e0 <__NVIC_SetPriority+0x4c>)
 80024ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b2:	0112      	lsls	r2, r2, #4
 80024b4:	b2d2      	uxtb	r2, r2
 80024b6:	440b      	add	r3, r1
 80024b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024bc:	e00a      	b.n	80024d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	b2da      	uxtb	r2, r3
 80024c2:	4908      	ldr	r1, [pc, #32]	; (80024e4 <__NVIC_SetPriority+0x50>)
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	3b04      	subs	r3, #4
 80024cc:	0112      	lsls	r2, r2, #4
 80024ce:	b2d2      	uxtb	r2, r2
 80024d0:	440b      	add	r3, r1
 80024d2:	761a      	strb	r2, [r3, #24]
}
 80024d4:	bf00      	nop
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	e000e100 	.word	0xe000e100
 80024e4:	e000ed00 	.word	0xe000ed00

080024e8 <NVIC_EncodePriority>:
{
 80024e8:	b480      	push	{r7}
 80024ea:	b089      	sub	sp, #36	; 0x24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f003 0307 	and.w	r3, r3, #7
 80024fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	f1c3 0307 	rsb	r3, r3, #7
 8002502:	2b04      	cmp	r3, #4
 8002504:	bf28      	it	cs
 8002506:	2304      	movcs	r3, #4
 8002508:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	3304      	adds	r3, #4
 800250e:	2b06      	cmp	r3, #6
 8002510:	d902      	bls.n	8002518 <NVIC_EncodePriority+0x30>
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	3b03      	subs	r3, #3
 8002516:	e000      	b.n	800251a <NVIC_EncodePriority+0x32>
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800251c:	f04f 32ff 	mov.w	r2, #4294967295
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	43da      	mvns	r2, r3
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	401a      	ands	r2, r3
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002530:	f04f 31ff 	mov.w	r1, #4294967295
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	fa01 f303 	lsl.w	r3, r1, r3
 800253a:	43d9      	mvns	r1, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002540:	4313      	orrs	r3, r2
}
 8002542:	4618      	mov	r0, r3
 8002544:	3724      	adds	r7, #36	; 0x24
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	3b01      	subs	r3, #1
 8002558:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800255c:	d301      	bcc.n	8002562 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800255e:	2301      	movs	r3, #1
 8002560:	e00f      	b.n	8002582 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002562:	4a0a      	ldr	r2, [pc, #40]	; (800258c <SysTick_Config+0x40>)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3b01      	subs	r3, #1
 8002568:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800256a:	210f      	movs	r1, #15
 800256c:	f04f 30ff 	mov.w	r0, #4294967295
 8002570:	f7ff ff90 	bl	8002494 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002574:	4b05      	ldr	r3, [pc, #20]	; (800258c <SysTick_Config+0x40>)
 8002576:	2200      	movs	r2, #0
 8002578:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800257a:	4b04      	ldr	r3, [pc, #16]	; (800258c <SysTick_Config+0x40>)
 800257c:	2207      	movs	r2, #7
 800257e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	e000e010 	.word	0xe000e010

08002590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f7ff ff2d 	bl	80023f8 <__NVIC_SetPriorityGrouping>
}
 800259e:	bf00      	nop
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b086      	sub	sp, #24
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	4603      	mov	r3, r0
 80025ae:	60b9      	str	r1, [r7, #8]
 80025b0:	607a      	str	r2, [r7, #4]
 80025b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025b4:	2300      	movs	r3, #0
 80025b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025b8:	f7ff ff42 	bl	8002440 <__NVIC_GetPriorityGrouping>
 80025bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	68b9      	ldr	r1, [r7, #8]
 80025c2:	6978      	ldr	r0, [r7, #20]
 80025c4:	f7ff ff90 	bl	80024e8 <NVIC_EncodePriority>
 80025c8:	4602      	mov	r2, r0
 80025ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ce:	4611      	mov	r1, r2
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff ff5f 	bl	8002494 <__NVIC_SetPriority>
}
 80025d6:	bf00      	nop
 80025d8:	3718      	adds	r7, #24
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	4603      	mov	r3, r0
 80025e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff ff35 	bl	800245c <__NVIC_EnableIRQ>
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b082      	sub	sp, #8
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7ff ffa2 	bl	800254c <SysTick_Config>
 8002608:	4603      	mov	r3, r0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002616:	f000 f802 	bl	800261e <HAL_SYSTICK_Callback>
}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800261e:	b480      	push	{r7}
 8002620:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002622:	bf00      	nop
 8002624:	46bd      	mov	sp, r7
 8002626:	bc80      	pop	{r7}
 8002628:	4770      	bx	lr
	...

0800262c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002634:	2300      	movs	r3, #0
 8002636:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800263e:	2b02      	cmp	r3, #2
 8002640:	d005      	beq.n	800264e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2204      	movs	r2, #4
 8002646:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	73fb      	strb	r3, [r7, #15]
 800264c:	e051      	b.n	80026f2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 020e 	bic.w	r2, r2, #14
 800265c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 0201 	bic.w	r2, r2, #1
 800266c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a22      	ldr	r2, [pc, #136]	; (80026fc <HAL_DMA_Abort_IT+0xd0>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d029      	beq.n	80026cc <HAL_DMA_Abort_IT+0xa0>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a20      	ldr	r2, [pc, #128]	; (8002700 <HAL_DMA_Abort_IT+0xd4>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d022      	beq.n	80026c8 <HAL_DMA_Abort_IT+0x9c>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a1f      	ldr	r2, [pc, #124]	; (8002704 <HAL_DMA_Abort_IT+0xd8>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d01a      	beq.n	80026c2 <HAL_DMA_Abort_IT+0x96>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a1d      	ldr	r2, [pc, #116]	; (8002708 <HAL_DMA_Abort_IT+0xdc>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d012      	beq.n	80026bc <HAL_DMA_Abort_IT+0x90>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a1c      	ldr	r2, [pc, #112]	; (800270c <HAL_DMA_Abort_IT+0xe0>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d00a      	beq.n	80026b6 <HAL_DMA_Abort_IT+0x8a>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a1a      	ldr	r2, [pc, #104]	; (8002710 <HAL_DMA_Abort_IT+0xe4>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d102      	bne.n	80026b0 <HAL_DMA_Abort_IT+0x84>
 80026aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80026ae:	e00e      	b.n	80026ce <HAL_DMA_Abort_IT+0xa2>
 80026b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026b4:	e00b      	b.n	80026ce <HAL_DMA_Abort_IT+0xa2>
 80026b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026ba:	e008      	b.n	80026ce <HAL_DMA_Abort_IT+0xa2>
 80026bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026c0:	e005      	b.n	80026ce <HAL_DMA_Abort_IT+0xa2>
 80026c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026c6:	e002      	b.n	80026ce <HAL_DMA_Abort_IT+0xa2>
 80026c8:	2310      	movs	r3, #16
 80026ca:	e000      	b.n	80026ce <HAL_DMA_Abort_IT+0xa2>
 80026cc:	2301      	movs	r3, #1
 80026ce:	4a11      	ldr	r2, [pc, #68]	; (8002714 <HAL_DMA_Abort_IT+0xe8>)
 80026d0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d003      	beq.n	80026f2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	4798      	blx	r3
    } 
  }
  return status;
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40020008 	.word	0x40020008
 8002700:	4002001c 	.word	0x4002001c
 8002704:	40020030 	.word	0x40020030
 8002708:	40020044 	.word	0x40020044
 800270c:	40020058 	.word	0x40020058
 8002710:	4002006c 	.word	0x4002006c
 8002714:	40020000 	.word	0x40020000

08002718 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002718:	b480      	push	{r7}
 800271a:	b08b      	sub	sp, #44	; 0x2c
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002722:	2300      	movs	r3, #0
 8002724:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002726:	2300      	movs	r3, #0
 8002728:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800272a:	e169      	b.n	8002a00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800272c:	2201      	movs	r2, #1
 800272e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	69fa      	ldr	r2, [r7, #28]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	429a      	cmp	r2, r3
 8002746:	f040 8158 	bne.w	80029fa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	4a9a      	ldr	r2, [pc, #616]	; (80029b8 <HAL_GPIO_Init+0x2a0>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d05e      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 8002754:	4a98      	ldr	r2, [pc, #608]	; (80029b8 <HAL_GPIO_Init+0x2a0>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d875      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 800275a:	4a98      	ldr	r2, [pc, #608]	; (80029bc <HAL_GPIO_Init+0x2a4>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d058      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 8002760:	4a96      	ldr	r2, [pc, #600]	; (80029bc <HAL_GPIO_Init+0x2a4>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d86f      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 8002766:	4a96      	ldr	r2, [pc, #600]	; (80029c0 <HAL_GPIO_Init+0x2a8>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d052      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 800276c:	4a94      	ldr	r2, [pc, #592]	; (80029c0 <HAL_GPIO_Init+0x2a8>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d869      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 8002772:	4a94      	ldr	r2, [pc, #592]	; (80029c4 <HAL_GPIO_Init+0x2ac>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d04c      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 8002778:	4a92      	ldr	r2, [pc, #584]	; (80029c4 <HAL_GPIO_Init+0x2ac>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d863      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 800277e:	4a92      	ldr	r2, [pc, #584]	; (80029c8 <HAL_GPIO_Init+0x2b0>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d046      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 8002784:	4a90      	ldr	r2, [pc, #576]	; (80029c8 <HAL_GPIO_Init+0x2b0>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d85d      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 800278a:	2b12      	cmp	r3, #18
 800278c:	d82a      	bhi.n	80027e4 <HAL_GPIO_Init+0xcc>
 800278e:	2b12      	cmp	r3, #18
 8002790:	d859      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 8002792:	a201      	add	r2, pc, #4	; (adr r2, 8002798 <HAL_GPIO_Init+0x80>)
 8002794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002798:	08002813 	.word	0x08002813
 800279c:	080027ed 	.word	0x080027ed
 80027a0:	080027ff 	.word	0x080027ff
 80027a4:	08002841 	.word	0x08002841
 80027a8:	08002847 	.word	0x08002847
 80027ac:	08002847 	.word	0x08002847
 80027b0:	08002847 	.word	0x08002847
 80027b4:	08002847 	.word	0x08002847
 80027b8:	08002847 	.word	0x08002847
 80027bc:	08002847 	.word	0x08002847
 80027c0:	08002847 	.word	0x08002847
 80027c4:	08002847 	.word	0x08002847
 80027c8:	08002847 	.word	0x08002847
 80027cc:	08002847 	.word	0x08002847
 80027d0:	08002847 	.word	0x08002847
 80027d4:	08002847 	.word	0x08002847
 80027d8:	08002847 	.word	0x08002847
 80027dc:	080027f5 	.word	0x080027f5
 80027e0:	08002809 	.word	0x08002809
 80027e4:	4a79      	ldr	r2, [pc, #484]	; (80029cc <HAL_GPIO_Init+0x2b4>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d013      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027ea:	e02c      	b.n	8002846 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	623b      	str	r3, [r7, #32]
          break;
 80027f2:	e029      	b.n	8002848 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	3304      	adds	r3, #4
 80027fa:	623b      	str	r3, [r7, #32]
          break;
 80027fc:	e024      	b.n	8002848 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	3308      	adds	r3, #8
 8002804:	623b      	str	r3, [r7, #32]
          break;
 8002806:	e01f      	b.n	8002848 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	330c      	adds	r3, #12
 800280e:	623b      	str	r3, [r7, #32]
          break;
 8002810:	e01a      	b.n	8002848 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d102      	bne.n	8002820 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800281a:	2304      	movs	r3, #4
 800281c:	623b      	str	r3, [r7, #32]
          break;
 800281e:	e013      	b.n	8002848 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d105      	bne.n	8002834 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002828:	2308      	movs	r3, #8
 800282a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	69fa      	ldr	r2, [r7, #28]
 8002830:	611a      	str	r2, [r3, #16]
          break;
 8002832:	e009      	b.n	8002848 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002834:	2308      	movs	r3, #8
 8002836:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69fa      	ldr	r2, [r7, #28]
 800283c:	615a      	str	r2, [r3, #20]
          break;
 800283e:	e003      	b.n	8002848 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002840:	2300      	movs	r3, #0
 8002842:	623b      	str	r3, [r7, #32]
          break;
 8002844:	e000      	b.n	8002848 <HAL_GPIO_Init+0x130>
          break;
 8002846:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	2bff      	cmp	r3, #255	; 0xff
 800284c:	d801      	bhi.n	8002852 <HAL_GPIO_Init+0x13a>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	e001      	b.n	8002856 <HAL_GPIO_Init+0x13e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3304      	adds	r3, #4
 8002856:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	2bff      	cmp	r3, #255	; 0xff
 800285c:	d802      	bhi.n	8002864 <HAL_GPIO_Init+0x14c>
 800285e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	e002      	b.n	800286a <HAL_GPIO_Init+0x152>
 8002864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002866:	3b08      	subs	r3, #8
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	210f      	movs	r1, #15
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	fa01 f303 	lsl.w	r3, r1, r3
 8002878:	43db      	mvns	r3, r3
 800287a:	401a      	ands	r2, r3
 800287c:	6a39      	ldr	r1, [r7, #32]
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	fa01 f303 	lsl.w	r3, r1, r3
 8002884:	431a      	orrs	r2, r3
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 80b1 	beq.w	80029fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002898:	4b4d      	ldr	r3, [pc, #308]	; (80029d0 <HAL_GPIO_Init+0x2b8>)
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	4a4c      	ldr	r2, [pc, #304]	; (80029d0 <HAL_GPIO_Init+0x2b8>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	6193      	str	r3, [r2, #24]
 80028a4:	4b4a      	ldr	r3, [pc, #296]	; (80029d0 <HAL_GPIO_Init+0x2b8>)
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028b0:	4a48      	ldr	r2, [pc, #288]	; (80029d4 <HAL_GPIO_Init+0x2bc>)
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	089b      	lsrs	r3, r3, #2
 80028b6:	3302      	adds	r3, #2
 80028b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028bc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	220f      	movs	r2, #15
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	4013      	ands	r3, r2
 80028d2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a40      	ldr	r2, [pc, #256]	; (80029d8 <HAL_GPIO_Init+0x2c0>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d013      	beq.n	8002904 <HAL_GPIO_Init+0x1ec>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a3f      	ldr	r2, [pc, #252]	; (80029dc <HAL_GPIO_Init+0x2c4>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d00d      	beq.n	8002900 <HAL_GPIO_Init+0x1e8>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a3e      	ldr	r2, [pc, #248]	; (80029e0 <HAL_GPIO_Init+0x2c8>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d007      	beq.n	80028fc <HAL_GPIO_Init+0x1e4>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a3d      	ldr	r2, [pc, #244]	; (80029e4 <HAL_GPIO_Init+0x2cc>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d101      	bne.n	80028f8 <HAL_GPIO_Init+0x1e0>
 80028f4:	2303      	movs	r3, #3
 80028f6:	e006      	b.n	8002906 <HAL_GPIO_Init+0x1ee>
 80028f8:	2304      	movs	r3, #4
 80028fa:	e004      	b.n	8002906 <HAL_GPIO_Init+0x1ee>
 80028fc:	2302      	movs	r3, #2
 80028fe:	e002      	b.n	8002906 <HAL_GPIO_Init+0x1ee>
 8002900:	2301      	movs	r3, #1
 8002902:	e000      	b.n	8002906 <HAL_GPIO_Init+0x1ee>
 8002904:	2300      	movs	r3, #0
 8002906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002908:	f002 0203 	and.w	r2, r2, #3
 800290c:	0092      	lsls	r2, r2, #2
 800290e:	4093      	lsls	r3, r2
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	4313      	orrs	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002916:	492f      	ldr	r1, [pc, #188]	; (80029d4 <HAL_GPIO_Init+0x2bc>)
 8002918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291a:	089b      	lsrs	r3, r3, #2
 800291c:	3302      	adds	r3, #2
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d006      	beq.n	800293e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002930:	4b2d      	ldr	r3, [pc, #180]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	492c      	ldr	r1, [pc, #176]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	600b      	str	r3, [r1, #0]
 800293c:	e006      	b.n	800294c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800293e:	4b2a      	ldr	r3, [pc, #168]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	43db      	mvns	r3, r3
 8002946:	4928      	ldr	r1, [pc, #160]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002948:	4013      	ands	r3, r2
 800294a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d006      	beq.n	8002966 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002958:	4b23      	ldr	r3, [pc, #140]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	4922      	ldr	r1, [pc, #136]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	604b      	str	r3, [r1, #4]
 8002964:	e006      	b.n	8002974 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002966:	4b20      	ldr	r3, [pc, #128]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	43db      	mvns	r3, r3
 800296e:	491e      	ldr	r1, [pc, #120]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002970:	4013      	ands	r3, r2
 8002972:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d006      	beq.n	800298e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002980:	4b19      	ldr	r3, [pc, #100]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	4918      	ldr	r1, [pc, #96]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	4313      	orrs	r3, r2
 800298a:	608b      	str	r3, [r1, #8]
 800298c:	e006      	b.n	800299c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800298e:	4b16      	ldr	r3, [pc, #88]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002990:	689a      	ldr	r2, [r3, #8]
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	43db      	mvns	r3, r3
 8002996:	4914      	ldr	r1, [pc, #80]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002998:	4013      	ands	r3, r2
 800299a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d021      	beq.n	80029ec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029a8:	4b0f      	ldr	r3, [pc, #60]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 80029aa:	68da      	ldr	r2, [r3, #12]
 80029ac:	490e      	ldr	r1, [pc, #56]	; (80029e8 <HAL_GPIO_Init+0x2d0>)
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60cb      	str	r3, [r1, #12]
 80029b4:	e021      	b.n	80029fa <HAL_GPIO_Init+0x2e2>
 80029b6:	bf00      	nop
 80029b8:	10320000 	.word	0x10320000
 80029bc:	10310000 	.word	0x10310000
 80029c0:	10220000 	.word	0x10220000
 80029c4:	10210000 	.word	0x10210000
 80029c8:	10120000 	.word	0x10120000
 80029cc:	10110000 	.word	0x10110000
 80029d0:	40021000 	.word	0x40021000
 80029d4:	40010000 	.word	0x40010000
 80029d8:	40010800 	.word	0x40010800
 80029dc:	40010c00 	.word	0x40010c00
 80029e0:	40011000 	.word	0x40011000
 80029e4:	40011400 	.word	0x40011400
 80029e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029ec:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <HAL_GPIO_Init+0x304>)
 80029ee:	68da      	ldr	r2, [r3, #12]
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	43db      	mvns	r3, r3
 80029f4:	4909      	ldr	r1, [pc, #36]	; (8002a1c <HAL_GPIO_Init+0x304>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	3301      	adds	r3, #1
 80029fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a06:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f47f ae8e 	bne.w	800272c <HAL_GPIO_Init+0x14>
  }
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	372c      	adds	r7, #44	; 0x2c
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr
 8002a1c:	40010400 	.word	0x40010400

08002a20 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	887b      	ldrh	r3, [r7, #2]
 8002a32:	4013      	ands	r3, r2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d003      	beq.n	8002a40 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a38:	887a      	ldrh	r2, [r7, #2]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002a3e:	e002      	b.n	8002a46 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a40:	887a      	ldrh	r2, [r7, #2]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	611a      	str	r2, [r3, #16]
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr

08002a50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e272      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	f000 8087 	beq.w	8002b7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a70:	4b92      	ldr	r3, [pc, #584]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f003 030c 	and.w	r3, r3, #12
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d00c      	beq.n	8002a96 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a7c:	4b8f      	ldr	r3, [pc, #572]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 030c 	and.w	r3, r3, #12
 8002a84:	2b08      	cmp	r3, #8
 8002a86:	d112      	bne.n	8002aae <HAL_RCC_OscConfig+0x5e>
 8002a88:	4b8c      	ldr	r3, [pc, #560]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a94:	d10b      	bne.n	8002aae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a96:	4b89      	ldr	r3, [pc, #548]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d06c      	beq.n	8002b7c <HAL_RCC_OscConfig+0x12c>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d168      	bne.n	8002b7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e24c      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ab6:	d106      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x76>
 8002ab8:	4b80      	ldr	r3, [pc, #512]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a7f      	ldr	r2, [pc, #508]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002abe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ac2:	6013      	str	r3, [r2, #0]
 8002ac4:	e02e      	b.n	8002b24 <HAL_RCC_OscConfig+0xd4>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d10c      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x98>
 8002ace:	4b7b      	ldr	r3, [pc, #492]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a7a      	ldr	r2, [pc, #488]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002ad4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	4b78      	ldr	r3, [pc, #480]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a77      	ldr	r2, [pc, #476]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002ae0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	e01d      	b.n	8002b24 <HAL_RCC_OscConfig+0xd4>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002af0:	d10c      	bne.n	8002b0c <HAL_RCC_OscConfig+0xbc>
 8002af2:	4b72      	ldr	r3, [pc, #456]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a71      	ldr	r2, [pc, #452]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002af8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	4b6f      	ldr	r3, [pc, #444]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a6e      	ldr	r2, [pc, #440]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	e00b      	b.n	8002b24 <HAL_RCC_OscConfig+0xd4>
 8002b0c:	4b6b      	ldr	r3, [pc, #428]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a6a      	ldr	r2, [pc, #424]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b16:	6013      	str	r3, [r2, #0]
 8002b18:	4b68      	ldr	r3, [pc, #416]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a67      	ldr	r2, [pc, #412]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d013      	beq.n	8002b54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2c:	f7ff fc5a 	bl	80023e4 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b34:	f7ff fc56 	bl	80023e4 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b64      	cmp	r3, #100	; 0x64
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e200      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b46:	4b5d      	ldr	r3, [pc, #372]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0f0      	beq.n	8002b34 <HAL_RCC_OscConfig+0xe4>
 8002b52:	e014      	b.n	8002b7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b54:	f7ff fc46 	bl	80023e4 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b5c:	f7ff fc42 	bl	80023e4 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b64      	cmp	r3, #100	; 0x64
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e1ec      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b6e:	4b53      	ldr	r3, [pc, #332]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f0      	bne.n	8002b5c <HAL_RCC_OscConfig+0x10c>
 8002b7a:	e000      	b.n	8002b7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d063      	beq.n	8002c52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b8a:	4b4c      	ldr	r3, [pc, #304]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00b      	beq.n	8002bae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b96:	4b49      	ldr	r3, [pc, #292]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f003 030c 	and.w	r3, r3, #12
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d11c      	bne.n	8002bdc <HAL_RCC_OscConfig+0x18c>
 8002ba2:	4b46      	ldr	r3, [pc, #280]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d116      	bne.n	8002bdc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bae:	4b43      	ldr	r3, [pc, #268]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x176>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d001      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e1c0      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc6:	4b3d      	ldr	r3, [pc, #244]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4939      	ldr	r1, [pc, #228]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bda:	e03a      	b.n	8002c52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	691b      	ldr	r3, [r3, #16]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d020      	beq.n	8002c26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002be4:	4b36      	ldr	r3, [pc, #216]	; (8002cc0 <HAL_RCC_OscConfig+0x270>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bea:	f7ff fbfb 	bl	80023e4 <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bf0:	e008      	b.n	8002c04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bf2:	f7ff fbf7 	bl	80023e4 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e1a1      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c04:	4b2d      	ldr	r3, [pc, #180]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0302 	and.w	r3, r3, #2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d0f0      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c10:	4b2a      	ldr	r3, [pc, #168]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	4927      	ldr	r1, [pc, #156]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	600b      	str	r3, [r1, #0]
 8002c24:	e015      	b.n	8002c52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c26:	4b26      	ldr	r3, [pc, #152]	; (8002cc0 <HAL_RCC_OscConfig+0x270>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2c:	f7ff fbda 	bl	80023e4 <HAL_GetTick>
 8002c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c32:	e008      	b.n	8002c46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c34:	f7ff fbd6 	bl	80023e4 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e180      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c46:	4b1d      	ldr	r3, [pc, #116]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1f0      	bne.n	8002c34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0308 	and.w	r3, r3, #8
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d03a      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d019      	beq.n	8002c9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c66:	4b17      	ldr	r3, [pc, #92]	; (8002cc4 <HAL_RCC_OscConfig+0x274>)
 8002c68:	2201      	movs	r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c6c:	f7ff fbba 	bl	80023e4 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c74:	f7ff fbb6 	bl	80023e4 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e160      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c86:	4b0d      	ldr	r3, [pc, #52]	; (8002cbc <HAL_RCC_OscConfig+0x26c>)
 8002c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d0f0      	beq.n	8002c74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c92:	2001      	movs	r0, #1
 8002c94:	f000 fad8 	bl	8003248 <RCC_Delay>
 8002c98:	e01c      	b.n	8002cd4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c9a:	4b0a      	ldr	r3, [pc, #40]	; (8002cc4 <HAL_RCC_OscConfig+0x274>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ca0:	f7ff fba0 	bl	80023e4 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ca6:	e00f      	b.n	8002cc8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ca8:	f7ff fb9c 	bl	80023e4 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d908      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e146      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
 8002cba:	bf00      	nop
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	42420000 	.word	0x42420000
 8002cc4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cc8:	4b92      	ldr	r3, [pc, #584]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d1e9      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0304 	and.w	r3, r3, #4
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 80a6 	beq.w	8002e2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ce6:	4b8b      	ldr	r3, [pc, #556]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d10d      	bne.n	8002d0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cf2:	4b88      	ldr	r3, [pc, #544]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	4a87      	ldr	r2, [pc, #540]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002cf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cfc:	61d3      	str	r3, [r2, #28]
 8002cfe:	4b85      	ldr	r3, [pc, #532]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d06:	60bb      	str	r3, [r7, #8]
 8002d08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d0e:	4b82      	ldr	r3, [pc, #520]	; (8002f18 <HAL_RCC_OscConfig+0x4c8>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d118      	bne.n	8002d4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d1a:	4b7f      	ldr	r3, [pc, #508]	; (8002f18 <HAL_RCC_OscConfig+0x4c8>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a7e      	ldr	r2, [pc, #504]	; (8002f18 <HAL_RCC_OscConfig+0x4c8>)
 8002d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d26:	f7ff fb5d 	bl	80023e4 <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d2c:	e008      	b.n	8002d40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d2e:	f7ff fb59 	bl	80023e4 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b64      	cmp	r3, #100	; 0x64
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e103      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d40:	4b75      	ldr	r3, [pc, #468]	; (8002f18 <HAL_RCC_OscConfig+0x4c8>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d0f0      	beq.n	8002d2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d106      	bne.n	8002d62 <HAL_RCC_OscConfig+0x312>
 8002d54:	4b6f      	ldr	r3, [pc, #444]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	4a6e      	ldr	r2, [pc, #440]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d5a:	f043 0301 	orr.w	r3, r3, #1
 8002d5e:	6213      	str	r3, [r2, #32]
 8002d60:	e02d      	b.n	8002dbe <HAL_RCC_OscConfig+0x36e>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10c      	bne.n	8002d84 <HAL_RCC_OscConfig+0x334>
 8002d6a:	4b6a      	ldr	r3, [pc, #424]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	4a69      	ldr	r2, [pc, #420]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d70:	f023 0301 	bic.w	r3, r3, #1
 8002d74:	6213      	str	r3, [r2, #32]
 8002d76:	4b67      	ldr	r3, [pc, #412]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	4a66      	ldr	r2, [pc, #408]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d7c:	f023 0304 	bic.w	r3, r3, #4
 8002d80:	6213      	str	r3, [r2, #32]
 8002d82:	e01c      	b.n	8002dbe <HAL_RCC_OscConfig+0x36e>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	2b05      	cmp	r3, #5
 8002d8a:	d10c      	bne.n	8002da6 <HAL_RCC_OscConfig+0x356>
 8002d8c:	4b61      	ldr	r3, [pc, #388]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	4a60      	ldr	r2, [pc, #384]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d92:	f043 0304 	orr.w	r3, r3, #4
 8002d96:	6213      	str	r3, [r2, #32]
 8002d98:	4b5e      	ldr	r3, [pc, #376]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	4a5d      	ldr	r2, [pc, #372]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6213      	str	r3, [r2, #32]
 8002da4:	e00b      	b.n	8002dbe <HAL_RCC_OscConfig+0x36e>
 8002da6:	4b5b      	ldr	r3, [pc, #364]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	4a5a      	ldr	r2, [pc, #360]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002dac:	f023 0301 	bic.w	r3, r3, #1
 8002db0:	6213      	str	r3, [r2, #32]
 8002db2:	4b58      	ldr	r3, [pc, #352]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002db4:	6a1b      	ldr	r3, [r3, #32]
 8002db6:	4a57      	ldr	r2, [pc, #348]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002db8:	f023 0304 	bic.w	r3, r3, #4
 8002dbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d015      	beq.n	8002df2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc6:	f7ff fb0d 	bl	80023e4 <HAL_GetTick>
 8002dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dcc:	e00a      	b.n	8002de4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dce:	f7ff fb09 	bl	80023e4 <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e0b1      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de4:	4b4b      	ldr	r3, [pc, #300]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0ee      	beq.n	8002dce <HAL_RCC_OscConfig+0x37e>
 8002df0:	e014      	b.n	8002e1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002df2:	f7ff faf7 	bl	80023e4 <HAL_GetTick>
 8002df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002df8:	e00a      	b.n	8002e10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dfa:	f7ff faf3 	bl	80023e4 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e09b      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e10:	4b40      	ldr	r3, [pc, #256]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002e12:	6a1b      	ldr	r3, [r3, #32]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d1ee      	bne.n	8002dfa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e1c:	7dfb      	ldrb	r3, [r7, #23]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d105      	bne.n	8002e2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e22:	4b3c      	ldr	r3, [pc, #240]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	4a3b      	ldr	r2, [pc, #236]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002e28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	69db      	ldr	r3, [r3, #28]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f000 8087 	beq.w	8002f46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e38:	4b36      	ldr	r3, [pc, #216]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f003 030c 	and.w	r3, r3, #12
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d061      	beq.n	8002f08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	69db      	ldr	r3, [r3, #28]
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d146      	bne.n	8002eda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e4c:	4b33      	ldr	r3, [pc, #204]	; (8002f1c <HAL_RCC_OscConfig+0x4cc>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e52:	f7ff fac7 	bl	80023e4 <HAL_GetTick>
 8002e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e58:	e008      	b.n	8002e6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5a:	f7ff fac3 	bl	80023e4 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d901      	bls.n	8002e6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e06d      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e6c:	4b29      	ldr	r3, [pc, #164]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1f0      	bne.n	8002e5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a1b      	ldr	r3, [r3, #32]
 8002e7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e80:	d108      	bne.n	8002e94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e82:	4b24      	ldr	r3, [pc, #144]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	4921      	ldr	r1, [pc, #132]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e94:	4b1f      	ldr	r3, [pc, #124]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a19      	ldr	r1, [r3, #32]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	491b      	ldr	r1, [pc, #108]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eac:	4b1b      	ldr	r3, [pc, #108]	; (8002f1c <HAL_RCC_OscConfig+0x4cc>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb2:	f7ff fa97 	bl	80023e4 <HAL_GetTick>
 8002eb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002eb8:	e008      	b.n	8002ecc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eba:	f7ff fa93 	bl	80023e4 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e03d      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ecc:	4b11      	ldr	r3, [pc, #68]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0f0      	beq.n	8002eba <HAL_RCC_OscConfig+0x46a>
 8002ed8:	e035      	b.n	8002f46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eda:	4b10      	ldr	r3, [pc, #64]	; (8002f1c <HAL_RCC_OscConfig+0x4cc>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee0:	f7ff fa80 	bl	80023e4 <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ee6:	e008      	b.n	8002efa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee8:	f7ff fa7c 	bl	80023e4 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e026      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002efa:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <HAL_RCC_OscConfig+0x4c4>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1f0      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x498>
 8002f06:	e01e      	b.n	8002f46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	69db      	ldr	r3, [r3, #28]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d107      	bne.n	8002f20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e019      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40007000 	.word	0x40007000
 8002f1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f20:	4b0b      	ldr	r3, [pc, #44]	; (8002f50 <HAL_RCC_OscConfig+0x500>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d106      	bne.n	8002f42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d001      	beq.n	8002f46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e000      	b.n	8002f48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	40021000 	.word	0x40021000

08002f54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d101      	bne.n	8002f68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0d0      	b.n	800310a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f68:	4b6a      	ldr	r3, [pc, #424]	; (8003114 <HAL_RCC_ClockConfig+0x1c0>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d910      	bls.n	8002f98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f76:	4b67      	ldr	r3, [pc, #412]	; (8003114 <HAL_RCC_ClockConfig+0x1c0>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f023 0207 	bic.w	r2, r3, #7
 8002f7e:	4965      	ldr	r1, [pc, #404]	; (8003114 <HAL_RCC_ClockConfig+0x1c0>)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f86:	4b63      	ldr	r3, [pc, #396]	; (8003114 <HAL_RCC_ClockConfig+0x1c0>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d001      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e0b8      	b.n	800310a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d020      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d005      	beq.n	8002fbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fb0:	4b59      	ldr	r3, [pc, #356]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	4a58      	ldr	r2, [pc, #352]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002fba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0308 	and.w	r3, r3, #8
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d005      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fc8:	4b53      	ldr	r3, [pc, #332]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	4a52      	ldr	r2, [pc, #328]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8002fce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002fd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fd4:	4b50      	ldr	r3, [pc, #320]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	494d      	ldr	r1, [pc, #308]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d040      	beq.n	8003074 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d107      	bne.n	800300a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ffa:	4b47      	ldr	r3, [pc, #284]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d115      	bne.n	8003032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e07f      	b.n	800310a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2b02      	cmp	r3, #2
 8003010:	d107      	bne.n	8003022 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003012:	4b41      	ldr	r3, [pc, #260]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d109      	bne.n	8003032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e073      	b.n	800310a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003022:	4b3d      	ldr	r3, [pc, #244]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e06b      	b.n	800310a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003032:	4b39      	ldr	r3, [pc, #228]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f023 0203 	bic.w	r2, r3, #3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	4936      	ldr	r1, [pc, #216]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8003040:	4313      	orrs	r3, r2
 8003042:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003044:	f7ff f9ce 	bl	80023e4 <HAL_GetTick>
 8003048:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800304a:	e00a      	b.n	8003062 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800304c:	f7ff f9ca 	bl	80023e4 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	f241 3288 	movw	r2, #5000	; 0x1388
 800305a:	4293      	cmp	r3, r2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e053      	b.n	800310a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003062:	4b2d      	ldr	r3, [pc, #180]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f003 020c 	and.w	r2, r3, #12
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	429a      	cmp	r2, r3
 8003072:	d1eb      	bne.n	800304c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003074:	4b27      	ldr	r3, [pc, #156]	; (8003114 <HAL_RCC_ClockConfig+0x1c0>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0307 	and.w	r3, r3, #7
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	429a      	cmp	r2, r3
 8003080:	d210      	bcs.n	80030a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003082:	4b24      	ldr	r3, [pc, #144]	; (8003114 <HAL_RCC_ClockConfig+0x1c0>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f023 0207 	bic.w	r2, r3, #7
 800308a:	4922      	ldr	r1, [pc, #136]	; (8003114 <HAL_RCC_ClockConfig+0x1c0>)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	4313      	orrs	r3, r2
 8003090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003092:	4b20      	ldr	r3, [pc, #128]	; (8003114 <HAL_RCC_ClockConfig+0x1c0>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0307 	and.w	r3, r3, #7
 800309a:	683a      	ldr	r2, [r7, #0]
 800309c:	429a      	cmp	r2, r3
 800309e:	d001      	beq.n	80030a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e032      	b.n	800310a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0304 	and.w	r3, r3, #4
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d008      	beq.n	80030c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030b0:	4b19      	ldr	r3, [pc, #100]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	4916      	ldr	r1, [pc, #88]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0308 	and.w	r3, r3, #8
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d009      	beq.n	80030e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030ce:	4b12      	ldr	r3, [pc, #72]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	490e      	ldr	r1, [pc, #56]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030e2:	f000 f821 	bl	8003128 <HAL_RCC_GetSysClockFreq>
 80030e6:	4602      	mov	r2, r0
 80030e8:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <HAL_RCC_ClockConfig+0x1c4>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	091b      	lsrs	r3, r3, #4
 80030ee:	f003 030f 	and.w	r3, r3, #15
 80030f2:	490a      	ldr	r1, [pc, #40]	; (800311c <HAL_RCC_ClockConfig+0x1c8>)
 80030f4:	5ccb      	ldrb	r3, [r1, r3]
 80030f6:	fa22 f303 	lsr.w	r3, r2, r3
 80030fa:	4a09      	ldr	r2, [pc, #36]	; (8003120 <HAL_RCC_ClockConfig+0x1cc>)
 80030fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030fe:	4b09      	ldr	r3, [pc, #36]	; (8003124 <HAL_RCC_ClockConfig+0x1d0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff f92c 	bl	8002360 <HAL_InitTick>

  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	40022000 	.word	0x40022000
 8003118:	40021000 	.word	0x40021000
 800311c:	0800a22c 	.word	0x0800a22c
 8003120:	20000010 	.word	0x20000010
 8003124:	20000014 	.word	0x20000014

08003128 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003128:	b490      	push	{r4, r7}
 800312a:	b08a      	sub	sp, #40	; 0x28
 800312c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800312e:	4b29      	ldr	r3, [pc, #164]	; (80031d4 <HAL_RCC_GetSysClockFreq+0xac>)
 8003130:	1d3c      	adds	r4, r7, #4
 8003132:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003134:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003138:	f240 2301 	movw	r3, #513	; 0x201
 800313c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800313e:	2300      	movs	r3, #0
 8003140:	61fb      	str	r3, [r7, #28]
 8003142:	2300      	movs	r3, #0
 8003144:	61bb      	str	r3, [r7, #24]
 8003146:	2300      	movs	r3, #0
 8003148:	627b      	str	r3, [r7, #36]	; 0x24
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003152:	4b21      	ldr	r3, [pc, #132]	; (80031d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f003 030c 	and.w	r3, r3, #12
 800315e:	2b04      	cmp	r3, #4
 8003160:	d002      	beq.n	8003168 <HAL_RCC_GetSysClockFreq+0x40>
 8003162:	2b08      	cmp	r3, #8
 8003164:	d003      	beq.n	800316e <HAL_RCC_GetSysClockFreq+0x46>
 8003166:	e02b      	b.n	80031c0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003168:	4b1c      	ldr	r3, [pc, #112]	; (80031dc <HAL_RCC_GetSysClockFreq+0xb4>)
 800316a:	623b      	str	r3, [r7, #32]
      break;
 800316c:	e02b      	b.n	80031c6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	0c9b      	lsrs	r3, r3, #18
 8003172:	f003 030f 	and.w	r3, r3, #15
 8003176:	3328      	adds	r3, #40	; 0x28
 8003178:	443b      	add	r3, r7
 800317a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800317e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d012      	beq.n	80031b0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800318a:	4b13      	ldr	r3, [pc, #76]	; (80031d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	0c5b      	lsrs	r3, r3, #17
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	3328      	adds	r3, #40	; 0x28
 8003196:	443b      	add	r3, r7
 8003198:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800319c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	4a0e      	ldr	r2, [pc, #56]	; (80031dc <HAL_RCC_GetSysClockFreq+0xb4>)
 80031a2:	fb03 f202 	mul.w	r2, r3, r2
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ac:	627b      	str	r3, [r7, #36]	; 0x24
 80031ae:	e004      	b.n	80031ba <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	4a0b      	ldr	r2, [pc, #44]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031b4:	fb02 f303 	mul.w	r3, r2, r3
 80031b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	623b      	str	r3, [r7, #32]
      break;
 80031be:	e002      	b.n	80031c6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031c0:	4b06      	ldr	r3, [pc, #24]	; (80031dc <HAL_RCC_GetSysClockFreq+0xb4>)
 80031c2:	623b      	str	r3, [r7, #32]
      break;
 80031c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031c6:	6a3b      	ldr	r3, [r7, #32]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3728      	adds	r7, #40	; 0x28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc90      	pop	{r4, r7}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	0800a218 	.word	0x0800a218
 80031d8:	40021000 	.word	0x40021000
 80031dc:	007a1200 	.word	0x007a1200
 80031e0:	003d0900 	.word	0x003d0900

080031e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031e8:	4b02      	ldr	r3, [pc, #8]	; (80031f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80031ea:	681b      	ldr	r3, [r3, #0]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr
 80031f4:	20000010 	.word	0x20000010

080031f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031fc:	f7ff fff2 	bl	80031e4 <HAL_RCC_GetHCLKFreq>
 8003200:	4602      	mov	r2, r0
 8003202:	4b05      	ldr	r3, [pc, #20]	; (8003218 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	0a1b      	lsrs	r3, r3, #8
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	4903      	ldr	r1, [pc, #12]	; (800321c <HAL_RCC_GetPCLK1Freq+0x24>)
 800320e:	5ccb      	ldrb	r3, [r1, r3]
 8003210:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003214:	4618      	mov	r0, r3
 8003216:	bd80      	pop	{r7, pc}
 8003218:	40021000 	.word	0x40021000
 800321c:	0800a23c 	.word	0x0800a23c

08003220 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003224:	f7ff ffde 	bl	80031e4 <HAL_RCC_GetHCLKFreq>
 8003228:	4602      	mov	r2, r0
 800322a:	4b05      	ldr	r3, [pc, #20]	; (8003240 <HAL_RCC_GetPCLK2Freq+0x20>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	0adb      	lsrs	r3, r3, #11
 8003230:	f003 0307 	and.w	r3, r3, #7
 8003234:	4903      	ldr	r1, [pc, #12]	; (8003244 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003236:	5ccb      	ldrb	r3, [r1, r3]
 8003238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800323c:	4618      	mov	r0, r3
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40021000 	.word	0x40021000
 8003244:	0800a23c 	.word	0x0800a23c

08003248 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003248:	b480      	push	{r7}
 800324a:	b085      	sub	sp, #20
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003250:	4b0a      	ldr	r3, [pc, #40]	; (800327c <RCC_Delay+0x34>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a0a      	ldr	r2, [pc, #40]	; (8003280 <RCC_Delay+0x38>)
 8003256:	fba2 2303 	umull	r2, r3, r2, r3
 800325a:	0a5b      	lsrs	r3, r3, #9
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	fb02 f303 	mul.w	r3, r2, r3
 8003262:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003264:	bf00      	nop
  }
  while (Delay --);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	1e5a      	subs	r2, r3, #1
 800326a:	60fa      	str	r2, [r7, #12]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1f9      	bne.n	8003264 <RCC_Delay+0x1c>
}
 8003270:	bf00      	nop
 8003272:	bf00      	nop
 8003274:	3714      	adds	r7, #20
 8003276:	46bd      	mov	sp, r7
 8003278:	bc80      	pop	{r7}
 800327a:	4770      	bx	lr
 800327c:	20000010 	.word	0x20000010
 8003280:	10624dd3 	.word	0x10624dd3

08003284 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e03f      	b.n	8003316 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d106      	bne.n	80032b0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7fe fca4 	bl	8001bf8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2224      	movs	r2, #36	; 0x24
 80032b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68da      	ldr	r2, [r3, #12]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032c6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 fae3 	bl	8003894 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	695a      	ldr	r2, [r3, #20]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032ec:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68da      	ldr	r2, [r3, #12]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032fc:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2220      	movs	r2, #32
 8003310:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800331e:	b480      	push	{r7}
 8003320:	b085      	sub	sp, #20
 8003322:	af00      	add	r7, sp, #0
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	4613      	mov	r3, r2
 800332a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b20      	cmp	r3, #32
 8003336:	d130      	bne.n	800339a <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_UART_Transmit_IT+0x26>
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e029      	b.n	800339c <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_UART_Transmit_IT+0x38>
 8003352:	2302      	movs	r3, #2
 8003354:	e022      	b.n	800339c <HAL_UART_Transmit_IT+0x7e>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	68ba      	ldr	r2, [r7, #8]
 8003362:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	88fa      	ldrh	r2, [r7, #6]
 8003368:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	88fa      	ldrh	r2, [r7, #6]
 800336e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2221      	movs	r2, #33	; 0x21
 800337a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68da      	ldr	r2, [r3, #12]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003394:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003396:	2300      	movs	r3, #0
 8003398:	e000      	b.n	800339c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800339a:	2302      	movs	r3, #2
  }
}
 800339c:	4618      	mov	r0, r3
 800339e:	3714      	adds	r7, #20
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bc80      	pop	{r7}
 80033a4:	4770      	bx	lr

080033a6 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b085      	sub	sp, #20
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	4613      	mov	r3, r2
 80033b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b20      	cmp	r3, #32
 80033be:	d140      	bne.n	8003442 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d002      	beq.n	80033cc <HAL_UART_Receive_IT+0x26>
 80033c6:	88fb      	ldrh	r3, [r7, #6]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e039      	b.n	8003444 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d101      	bne.n	80033de <HAL_UART_Receive_IT+0x38>
 80033da:	2302      	movs	r3, #2
 80033dc:	e032      	b.n	8003444 <HAL_UART_Receive_IT+0x9e>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	88fa      	ldrh	r2, [r7, #6]
 80033f0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	88fa      	ldrh	r2, [r7, #6]
 80033f6:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2222      	movs	r2, #34	; 0x22
 8003402:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800341c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	695a      	ldr	r2, [r3, #20]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f042 0201 	orr.w	r2, r2, #1
 800342c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68da      	ldr	r2, [r3, #12]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f042 0220 	orr.w	r2, r2, #32
 800343c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800343e:	2300      	movs	r3, #0
 8003440:	e000      	b.n	8003444 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003442:	2302      	movs	r3, #2
  }
}
 8003444:	4618      	mov	r0, r3
 8003446:	3714      	adds	r7, #20
 8003448:	46bd      	mov	sp, r7
 800344a:	bc80      	pop	{r7}
 800344c:	4770      	bx	lr
	...

08003450 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b088      	sub	sp, #32
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003470:	2300      	movs	r3, #0
 8003472:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003474:	2300      	movs	r3, #0
 8003476:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	f003 030f 	and.w	r3, r3, #15
 800347e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10d      	bne.n	80034a2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	f003 0320 	and.w	r3, r3, #32
 800348c:	2b00      	cmp	r3, #0
 800348e:	d008      	beq.n	80034a2 <HAL_UART_IRQHandler+0x52>
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	f003 0320 	and.w	r3, r3, #32
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f979 	bl	8003792 <UART_Receive_IT>
      return;
 80034a0:	e0cb      	b.n	800363a <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f000 80ab 	beq.w	8003600 <HAL_UART_IRQHandler+0x1b0>
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d105      	bne.n	80034c0 <HAL_UART_IRQHandler+0x70>
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	f000 80a0 	beq.w	8003600 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00a      	beq.n	80034e0 <HAL_UART_IRQHandler+0x90>
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d005      	beq.n	80034e0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d8:	f043 0201 	orr.w	r2, r3, #1
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	f003 0304 	and.w	r3, r3, #4
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00a      	beq.n	8003500 <HAL_UART_IRQHandler+0xb0>
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d005      	beq.n	8003500 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f8:	f043 0202 	orr.w	r2, r3, #2
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00a      	beq.n	8003520 <HAL_UART_IRQHandler+0xd0>
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	d005      	beq.n	8003520 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003518:	f043 0204 	orr.w	r2, r3, #4
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	f003 0308 	and.w	r3, r3, #8
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_UART_IRQHandler+0xf0>
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d005      	beq.n	8003540 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003538:	f043 0208 	orr.w	r2, r3, #8
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003544:	2b00      	cmp	r3, #0
 8003546:	d077      	beq.n	8003638 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	f003 0320 	and.w	r3, r3, #32
 800354e:	2b00      	cmp	r3, #0
 8003550:	d007      	beq.n	8003562 <HAL_UART_IRQHandler+0x112>
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b00      	cmp	r3, #0
 800355a:	d002      	beq.n	8003562 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f000 f918 	bl	8003792 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	695b      	ldr	r3, [r3, #20]
 8003568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800356c:	2b00      	cmp	r3, #0
 800356e:	bf14      	ite	ne
 8003570:	2301      	movne	r3, #1
 8003572:	2300      	moveq	r3, #0
 8003574:	b2db      	uxtb	r3, r3
 8003576:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800357c:	f003 0308 	and.w	r3, r3, #8
 8003580:	2b00      	cmp	r3, #0
 8003582:	d102      	bne.n	800358a <HAL_UART_IRQHandler+0x13a>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d031      	beq.n	80035ee <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 f863 	bl	8003656 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359a:	2b00      	cmp	r3, #0
 800359c:	d023      	beq.n	80035e6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695a      	ldr	r2, [r3, #20]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035ac:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d013      	beq.n	80035de <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ba:	4a21      	ldr	r2, [pc, #132]	; (8003640 <HAL_UART_IRQHandler+0x1f0>)
 80035bc:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7ff f832 	bl	800262c <HAL_DMA_Abort_IT>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d016      	beq.n	80035fc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035d8:	4610      	mov	r0, r2
 80035da:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035dc:	e00e      	b.n	80035fc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7fe fbe2 	bl	8001da8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035e4:	e00a      	b.n	80035fc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7fe fbde 	bl	8001da8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035ec:	e006      	b.n	80035fc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7fe fbda 	bl	8001da8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80035fa:	e01d      	b.n	8003638 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035fc:	bf00      	nop
    return;
 80035fe:	e01b      	b.n	8003638 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003606:	2b00      	cmp	r3, #0
 8003608:	d008      	beq.n	800361c <HAL_UART_IRQHandler+0x1cc>
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f000 f84f 	bl	80036b8 <UART_Transmit_IT>
    return;
 800361a:	e00e      	b.n	800363a <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003622:	2b00      	cmp	r3, #0
 8003624:	d009      	beq.n	800363a <HAL_UART_IRQHandler+0x1ea>
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362c:	2b00      	cmp	r3, #0
 800362e:	d004      	beq.n	800363a <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f000 f896 	bl	8003762 <UART_EndTransmit_IT>
    return;
 8003636:	e000      	b.n	800363a <HAL_UART_IRQHandler+0x1ea>
    return;
 8003638:	bf00      	nop
  }
}
 800363a:	3720      	adds	r7, #32
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	08003691 	.word	0x08003691

08003644 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	bc80      	pop	{r7}
 8003654:	4770      	bx	lr

08003656 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003656:	b480      	push	{r7}
 8003658:	b083      	sub	sp, #12
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800366c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	695a      	ldr	r2, [r3, #20]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0201 	bic.w	r2, r2, #1
 800367c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2220      	movs	r2, #32
 8003682:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003686:	bf00      	nop
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f7fe fb7c 	bl	8001da8 <HAL_UART_ErrorCallback>
}
 80036b0:	bf00      	nop
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b21      	cmp	r3, #33	; 0x21
 80036ca:	d144      	bne.n	8003756 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036d4:	d11a      	bne.n	800370c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	881b      	ldrh	r3, [r3, #0]
 80036e0:	461a      	mov	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036ea:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d105      	bne.n	8003700 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	1c9a      	adds	r2, r3, #2
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	621a      	str	r2, [r3, #32]
 80036fe:	e00e      	b.n	800371e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	621a      	str	r2, [r3, #32]
 800370a:	e008      	b.n	800371e <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	1c59      	adds	r1, r3, #1
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6211      	str	r1, [r2, #32]
 8003716:	781a      	ldrb	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003722:	b29b      	uxth	r3, r3
 8003724:	3b01      	subs	r3, #1
 8003726:	b29b      	uxth	r3, r3
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	4619      	mov	r1, r3
 800372c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10f      	bne.n	8003752 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68da      	ldr	r2, [r3, #12]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003740:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68da      	ldr	r2, [r3, #12]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003750:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003752:	2300      	movs	r3, #0
 8003754:	e000      	b.n	8003758 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003756:	2302      	movs	r3, #2
  }
}
 8003758:	4618      	mov	r0, r3
 800375a:	3714      	adds	r7, #20
 800375c:	46bd      	mov	sp, r7
 800375e:	bc80      	pop	{r7}
 8003760:	4770      	bx	lr

08003762 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b082      	sub	sp, #8
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003778:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2220      	movs	r2, #32
 800377e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f7ff ff5e 	bl	8003644 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}

08003792 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	b084      	sub	sp, #16
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b22      	cmp	r3, #34	; 0x22
 80037a4:	d171      	bne.n	800388a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037ae:	d123      	bne.n	80037f8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b4:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d10e      	bne.n	80037dc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d4:	1c9a      	adds	r2, r3, #2
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	629a      	str	r2, [r3, #40]	; 0x28
 80037da:	e029      	b.n	8003830 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	629a      	str	r2, [r3, #40]	; 0x28
 80037f6:	e01b      	b.n	8003830 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d10a      	bne.n	8003816 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6858      	ldr	r0, [r3, #4]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380a:	1c59      	adds	r1, r3, #1
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	6291      	str	r1, [r2, #40]	; 0x28
 8003810:	b2c2      	uxtb	r2, r0
 8003812:	701a      	strb	r2, [r3, #0]
 8003814:	e00c      	b.n	8003830 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	b2da      	uxtb	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003822:	1c58      	adds	r0, r3, #1
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	6288      	str	r0, [r1, #40]	; 0x28
 8003828:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800382c:	b2d2      	uxtb	r2, r2
 800382e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003834:	b29b      	uxth	r3, r3
 8003836:	3b01      	subs	r3, #1
 8003838:	b29b      	uxth	r3, r3
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	4619      	mov	r1, r3
 800383e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003840:	2b00      	cmp	r3, #0
 8003842:	d120      	bne.n	8003886 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0220 	bic.w	r2, r2, #32
 8003852:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68da      	ldr	r2, [r3, #12]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003862:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695a      	ldr	r2, [r3, #20]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0201 	bic.w	r2, r2, #1
 8003872:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2220      	movs	r2, #32
 8003878:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f7fe f95b 	bl	8001b38 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8003882:	2300      	movs	r3, #0
 8003884:	e002      	b.n	800388c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003886:	2300      	movs	r3, #0
 8003888:	e000      	b.n	800388c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800388a:	2302      	movs	r3, #2
  }
}
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003894:	b5b0      	push	{r4, r5, r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800389c:	2300      	movs	r3, #0
 800389e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68da      	ldr	r2, [r3, #12]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	431a      	orrs	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	695b      	ldr	r3, [r3, #20]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80038d6:	f023 030c 	bic.w	r3, r3, #12
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6812      	ldr	r2, [r2, #0]
 80038de:	68f9      	ldr	r1, [r7, #12]
 80038e0:	430b      	orrs	r3, r1
 80038e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	699a      	ldr	r2, [r3, #24]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a6f      	ldr	r2, [pc, #444]	; (8003abc <UART_SetConfig+0x228>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d16b      	bne.n	80039dc <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003904:	f7ff fc8c 	bl	8003220 <HAL_RCC_GetPCLK2Freq>
 8003908:	4602      	mov	r2, r0
 800390a:	4613      	mov	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4413      	add	r3, r2
 8003910:	009a      	lsls	r2, r3, #2
 8003912:	441a      	add	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	fbb2 f3f3 	udiv	r3, r2, r3
 800391e:	4a68      	ldr	r2, [pc, #416]	; (8003ac0 <UART_SetConfig+0x22c>)
 8003920:	fba2 2303 	umull	r2, r3, r2, r3
 8003924:	095b      	lsrs	r3, r3, #5
 8003926:	011c      	lsls	r4, r3, #4
 8003928:	f7ff fc7a 	bl	8003220 <HAL_RCC_GetPCLK2Freq>
 800392c:	4602      	mov	r2, r0
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	009a      	lsls	r2, r3, #2
 8003936:	441a      	add	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003942:	f7ff fc6d 	bl	8003220 <HAL_RCC_GetPCLK2Freq>
 8003946:	4602      	mov	r2, r0
 8003948:	4613      	mov	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	4413      	add	r3, r2
 800394e:	009a      	lsls	r2, r3, #2
 8003950:	441a      	add	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	fbb2 f3f3 	udiv	r3, r2, r3
 800395c:	4a58      	ldr	r2, [pc, #352]	; (8003ac0 <UART_SetConfig+0x22c>)
 800395e:	fba2 2303 	umull	r2, r3, r2, r3
 8003962:	095b      	lsrs	r3, r3, #5
 8003964:	2264      	movs	r2, #100	; 0x64
 8003966:	fb02 f303 	mul.w	r3, r2, r3
 800396a:	1aeb      	subs	r3, r5, r3
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	3332      	adds	r3, #50	; 0x32
 8003970:	4a53      	ldr	r2, [pc, #332]	; (8003ac0 <UART_SetConfig+0x22c>)
 8003972:	fba2 2303 	umull	r2, r3, r2, r3
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800397c:	441c      	add	r4, r3
 800397e:	f7ff fc4f 	bl	8003220 <HAL_RCC_GetPCLK2Freq>
 8003982:	4602      	mov	r2, r0
 8003984:	4613      	mov	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	4413      	add	r3, r2
 800398a:	009a      	lsls	r2, r3, #2
 800398c:	441a      	add	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	fbb2 f5f3 	udiv	r5, r2, r3
 8003998:	f7ff fc42 	bl	8003220 <HAL_RCC_GetPCLK2Freq>
 800399c:	4602      	mov	r2, r0
 800399e:	4613      	mov	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	4413      	add	r3, r2
 80039a4:	009a      	lsls	r2, r3, #2
 80039a6:	441a      	add	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b2:	4a43      	ldr	r2, [pc, #268]	; (8003ac0 <UART_SetConfig+0x22c>)
 80039b4:	fba2 2303 	umull	r2, r3, r2, r3
 80039b8:	095b      	lsrs	r3, r3, #5
 80039ba:	2264      	movs	r2, #100	; 0x64
 80039bc:	fb02 f303 	mul.w	r3, r2, r3
 80039c0:	1aeb      	subs	r3, r5, r3
 80039c2:	011b      	lsls	r3, r3, #4
 80039c4:	3332      	adds	r3, #50	; 0x32
 80039c6:	4a3e      	ldr	r2, [pc, #248]	; (8003ac0 <UART_SetConfig+0x22c>)
 80039c8:	fba2 2303 	umull	r2, r3, r2, r3
 80039cc:	095b      	lsrs	r3, r3, #5
 80039ce:	f003 020f 	and.w	r2, r3, #15
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4422      	add	r2, r4
 80039d8:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80039da:	e06a      	b.n	8003ab2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80039dc:	f7ff fc0c 	bl	80031f8 <HAL_RCC_GetPCLK1Freq>
 80039e0:	4602      	mov	r2, r0
 80039e2:	4613      	mov	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	4413      	add	r3, r2
 80039e8:	009a      	lsls	r2, r3, #2
 80039ea:	441a      	add	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f6:	4a32      	ldr	r2, [pc, #200]	; (8003ac0 <UART_SetConfig+0x22c>)
 80039f8:	fba2 2303 	umull	r2, r3, r2, r3
 80039fc:	095b      	lsrs	r3, r3, #5
 80039fe:	011c      	lsls	r4, r3, #4
 8003a00:	f7ff fbfa 	bl	80031f8 <HAL_RCC_GetPCLK1Freq>
 8003a04:	4602      	mov	r2, r0
 8003a06:	4613      	mov	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	4413      	add	r3, r2
 8003a0c:	009a      	lsls	r2, r3, #2
 8003a0e:	441a      	add	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a1a:	f7ff fbed 	bl	80031f8 <HAL_RCC_GetPCLK1Freq>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	009a      	lsls	r2, r3, #2
 8003a28:	441a      	add	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a34:	4a22      	ldr	r2, [pc, #136]	; (8003ac0 <UART_SetConfig+0x22c>)
 8003a36:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3a:	095b      	lsrs	r3, r3, #5
 8003a3c:	2264      	movs	r2, #100	; 0x64
 8003a3e:	fb02 f303 	mul.w	r3, r2, r3
 8003a42:	1aeb      	subs	r3, r5, r3
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	3332      	adds	r3, #50	; 0x32
 8003a48:	4a1d      	ldr	r2, [pc, #116]	; (8003ac0 <UART_SetConfig+0x22c>)
 8003a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4e:	095b      	lsrs	r3, r3, #5
 8003a50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a54:	441c      	add	r4, r3
 8003a56:	f7ff fbcf 	bl	80031f8 <HAL_RCC_GetPCLK1Freq>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	4413      	add	r3, r2
 8003a62:	009a      	lsls	r2, r3, #2
 8003a64:	441a      	add	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a70:	f7ff fbc2 	bl	80031f8 <HAL_RCC_GetPCLK1Freq>
 8003a74:	4602      	mov	r2, r0
 8003a76:	4613      	mov	r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	4413      	add	r3, r2
 8003a7c:	009a      	lsls	r2, r3, #2
 8003a7e:	441a      	add	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a8a:	4a0d      	ldr	r2, [pc, #52]	; (8003ac0 <UART_SetConfig+0x22c>)
 8003a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a90:	095b      	lsrs	r3, r3, #5
 8003a92:	2264      	movs	r2, #100	; 0x64
 8003a94:	fb02 f303 	mul.w	r3, r2, r3
 8003a98:	1aeb      	subs	r3, r5, r3
 8003a9a:	011b      	lsls	r3, r3, #4
 8003a9c:	3332      	adds	r3, #50	; 0x32
 8003a9e:	4a08      	ldr	r2, [pc, #32]	; (8003ac0 <UART_SetConfig+0x22c>)
 8003aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa4:	095b      	lsrs	r3, r3, #5
 8003aa6:	f003 020f 	and.w	r2, r3, #15
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4422      	add	r2, r4
 8003ab0:	609a      	str	r2, [r3, #8]
}
 8003ab2:	bf00      	nop
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bdb0      	pop	{r4, r5, r7, pc}
 8003aba:	bf00      	nop
 8003abc:	40013800 	.word	0x40013800
 8003ac0:	51eb851f 	.word	0x51eb851f

08003ac4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003ac4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003ac6:	e003      	b.n	8003ad0 <LoopCopyDataInit>

08003ac8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003ac8:	4b12      	ldr	r3, [pc, #72]	; (8003b14 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8003aca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003acc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003ace:	3104      	adds	r1, #4

08003ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003ad0:	4811      	ldr	r0, [pc, #68]	; (8003b18 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8003ad2:	4b12      	ldr	r3, [pc, #72]	; (8003b1c <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8003ad4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003ad6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003ad8:	d3f6      	bcc.n	8003ac8 <CopyDataInit>
  ldr r2, =_sbss
 8003ada:	4a11      	ldr	r2, [pc, #68]	; (8003b20 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8003adc:	e002      	b.n	8003ae4 <LoopFillZerobss>

08003ade <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003ade:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003ae0:	f842 3b04 	str.w	r3, [r2], #4

08003ae4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003ae4:	4b0f      	ldr	r3, [pc, #60]	; (8003b24 <LoopPaintStack+0x30>)
  cmp r2, r3
 8003ae6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003ae8:	d3f9      	bcc.n	8003ade <FillZerobss>

  ldr r3, =0x55555555
 8003aea:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8003aee:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8003af2:	4a0c      	ldr	r2, [pc, #48]	; (8003b24 <LoopPaintStack+0x30>)

08003af4 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8003af4:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8003af8:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8003afa:	d1fb      	bne.n	8003af4 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003afc:	f7fe fafe 	bl	80020fc <SystemInit>
    bl  SystemCoreClockUpdate
 8003b00:	f7fe fb30 	bl	8002164 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8003b04:	f7fd fae6 	bl	80010d4 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8003b08:	f000 fcb8 	bl	800447c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b0c:	f7fd f94e 	bl	8000dac <main>
  b Infinite_Loop
 8003b10:	f000 b80a 	b.w	8003b28 <Default_Handler>
  ldr r3, =_sidata
 8003b14:	0800a608 	.word	0x0800a608
  ldr r0, =_sdata
 8003b18:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003b1c:	200006cc 	.word	0x200006cc
  ldr r2, =_sbss
 8003b20:	200006cc 	.word	0x200006cc
  ldr r3, = _ebss
 8003b24:	20000ea4 	.word	0x20000ea4

08003b28 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b28:	e7fe      	b.n	8003b28 <Default_Handler>
	...

08003b2c <malloc>:
 8003b2c:	4b02      	ldr	r3, [pc, #8]	; (8003b38 <malloc+0xc>)
 8003b2e:	4601      	mov	r1, r0
 8003b30:	6818      	ldr	r0, [r3, #0]
 8003b32:	f000 b803 	b.w	8003b3c <_malloc_r>
 8003b36:	bf00      	nop
 8003b38:	20000558 	.word	0x20000558

08003b3c <_malloc_r>:
 8003b3c:	f101 030b 	add.w	r3, r1, #11
 8003b40:	2b16      	cmp	r3, #22
 8003b42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b46:	4605      	mov	r5, r0
 8003b48:	d906      	bls.n	8003b58 <_malloc_r+0x1c>
 8003b4a:	f033 0707 	bics.w	r7, r3, #7
 8003b4e:	d504      	bpl.n	8003b5a <_malloc_r+0x1e>
 8003b50:	230c      	movs	r3, #12
 8003b52:	602b      	str	r3, [r5, #0]
 8003b54:	2400      	movs	r4, #0
 8003b56:	e1a1      	b.n	8003e9c <_malloc_r+0x360>
 8003b58:	2710      	movs	r7, #16
 8003b5a:	42b9      	cmp	r1, r7
 8003b5c:	d8f8      	bhi.n	8003b50 <_malloc_r+0x14>
 8003b5e:	4628      	mov	r0, r5
 8003b60:	f000 fa26 	bl	8003fb0 <__malloc_lock>
 8003b64:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8003b68:	4eae      	ldr	r6, [pc, #696]	; (8003e24 <_malloc_r+0x2e8>)
 8003b6a:	d237      	bcs.n	8003bdc <_malloc_r+0xa0>
 8003b6c:	f107 0208 	add.w	r2, r7, #8
 8003b70:	4432      	add	r2, r6
 8003b72:	6854      	ldr	r4, [r2, #4]
 8003b74:	f1a2 0108 	sub.w	r1, r2, #8
 8003b78:	428c      	cmp	r4, r1
 8003b7a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8003b7e:	d102      	bne.n	8003b86 <_malloc_r+0x4a>
 8003b80:	68d4      	ldr	r4, [r2, #12]
 8003b82:	42a2      	cmp	r2, r4
 8003b84:	d010      	beq.n	8003ba8 <_malloc_r+0x6c>
 8003b86:	6863      	ldr	r3, [r4, #4]
 8003b88:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8003b8c:	f023 0303 	bic.w	r3, r3, #3
 8003b90:	60ca      	str	r2, [r1, #12]
 8003b92:	4423      	add	r3, r4
 8003b94:	6091      	str	r1, [r2, #8]
 8003b96:	685a      	ldr	r2, [r3, #4]
 8003b98:	f042 0201 	orr.w	r2, r2, #1
 8003b9c:	605a      	str	r2, [r3, #4]
 8003b9e:	4628      	mov	r0, r5
 8003ba0:	f000 fa0c 	bl	8003fbc <__malloc_unlock>
 8003ba4:	3408      	adds	r4, #8
 8003ba6:	e179      	b.n	8003e9c <_malloc_r+0x360>
 8003ba8:	3302      	adds	r3, #2
 8003baa:	6934      	ldr	r4, [r6, #16]
 8003bac:	499e      	ldr	r1, [pc, #632]	; (8003e28 <_malloc_r+0x2ec>)
 8003bae:	428c      	cmp	r4, r1
 8003bb0:	d077      	beq.n	8003ca2 <_malloc_r+0x166>
 8003bb2:	6862      	ldr	r2, [r4, #4]
 8003bb4:	f022 0c03 	bic.w	ip, r2, #3
 8003bb8:	ebac 0007 	sub.w	r0, ip, r7
 8003bbc:	280f      	cmp	r0, #15
 8003bbe:	dd48      	ble.n	8003c52 <_malloc_r+0x116>
 8003bc0:	19e2      	adds	r2, r4, r7
 8003bc2:	f040 0301 	orr.w	r3, r0, #1
 8003bc6:	f047 0701 	orr.w	r7, r7, #1
 8003bca:	6067      	str	r7, [r4, #4]
 8003bcc:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8003bd0:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8003bd4:	6053      	str	r3, [r2, #4]
 8003bd6:	f844 000c 	str.w	r0, [r4, ip]
 8003bda:	e7e0      	b.n	8003b9e <_malloc_r+0x62>
 8003bdc:	0a7b      	lsrs	r3, r7, #9
 8003bde:	d02a      	beq.n	8003c36 <_malloc_r+0xfa>
 8003be0:	2b04      	cmp	r3, #4
 8003be2:	d812      	bhi.n	8003c0a <_malloc_r+0xce>
 8003be4:	09bb      	lsrs	r3, r7, #6
 8003be6:	3338      	adds	r3, #56	; 0x38
 8003be8:	1c5a      	adds	r2, r3, #1
 8003bea:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8003bee:	6854      	ldr	r4, [r2, #4]
 8003bf0:	f1a2 0c08 	sub.w	ip, r2, #8
 8003bf4:	4564      	cmp	r4, ip
 8003bf6:	d006      	beq.n	8003c06 <_malloc_r+0xca>
 8003bf8:	6862      	ldr	r2, [r4, #4]
 8003bfa:	f022 0203 	bic.w	r2, r2, #3
 8003bfe:	1bd0      	subs	r0, r2, r7
 8003c00:	280f      	cmp	r0, #15
 8003c02:	dd1c      	ble.n	8003c3e <_malloc_r+0x102>
 8003c04:	3b01      	subs	r3, #1
 8003c06:	3301      	adds	r3, #1
 8003c08:	e7cf      	b.n	8003baa <_malloc_r+0x6e>
 8003c0a:	2b14      	cmp	r3, #20
 8003c0c:	d801      	bhi.n	8003c12 <_malloc_r+0xd6>
 8003c0e:	335b      	adds	r3, #91	; 0x5b
 8003c10:	e7ea      	b.n	8003be8 <_malloc_r+0xac>
 8003c12:	2b54      	cmp	r3, #84	; 0x54
 8003c14:	d802      	bhi.n	8003c1c <_malloc_r+0xe0>
 8003c16:	0b3b      	lsrs	r3, r7, #12
 8003c18:	336e      	adds	r3, #110	; 0x6e
 8003c1a:	e7e5      	b.n	8003be8 <_malloc_r+0xac>
 8003c1c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003c20:	d802      	bhi.n	8003c28 <_malloc_r+0xec>
 8003c22:	0bfb      	lsrs	r3, r7, #15
 8003c24:	3377      	adds	r3, #119	; 0x77
 8003c26:	e7df      	b.n	8003be8 <_malloc_r+0xac>
 8003c28:	f240 5254 	movw	r2, #1364	; 0x554
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d804      	bhi.n	8003c3a <_malloc_r+0xfe>
 8003c30:	0cbb      	lsrs	r3, r7, #18
 8003c32:	337c      	adds	r3, #124	; 0x7c
 8003c34:	e7d8      	b.n	8003be8 <_malloc_r+0xac>
 8003c36:	233f      	movs	r3, #63	; 0x3f
 8003c38:	e7d6      	b.n	8003be8 <_malloc_r+0xac>
 8003c3a:	237e      	movs	r3, #126	; 0x7e
 8003c3c:	e7d4      	b.n	8003be8 <_malloc_r+0xac>
 8003c3e:	2800      	cmp	r0, #0
 8003c40:	68e1      	ldr	r1, [r4, #12]
 8003c42:	db04      	blt.n	8003c4e <_malloc_r+0x112>
 8003c44:	68a3      	ldr	r3, [r4, #8]
 8003c46:	60d9      	str	r1, [r3, #12]
 8003c48:	608b      	str	r3, [r1, #8]
 8003c4a:	18a3      	adds	r3, r4, r2
 8003c4c:	e7a3      	b.n	8003b96 <_malloc_r+0x5a>
 8003c4e:	460c      	mov	r4, r1
 8003c50:	e7d0      	b.n	8003bf4 <_malloc_r+0xb8>
 8003c52:	2800      	cmp	r0, #0
 8003c54:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8003c58:	db07      	blt.n	8003c6a <_malloc_r+0x12e>
 8003c5a:	44a4      	add	ip, r4
 8003c5c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	f8cc 3004 	str.w	r3, [ip, #4]
 8003c68:	e799      	b.n	8003b9e <_malloc_r+0x62>
 8003c6a:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8003c6e:	6870      	ldr	r0, [r6, #4]
 8003c70:	f080 8093 	bcs.w	8003d9a <_malloc_r+0x25e>
 8003c74:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8003c78:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8003c7c:	f04f 0c01 	mov.w	ip, #1
 8003c80:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003c84:	ea4c 0000 	orr.w	r0, ip, r0
 8003c88:	3201      	adds	r2, #1
 8003c8a:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8003c8e:	6070      	str	r0, [r6, #4]
 8003c90:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8003c94:	3808      	subs	r0, #8
 8003c96:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8003c9a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8003c9e:	f8cc 400c 	str.w	r4, [ip, #12]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	1098      	asrs	r0, r3, #2
 8003ca6:	4082      	lsls	r2, r0
 8003ca8:	6870      	ldr	r0, [r6, #4]
 8003caa:	4290      	cmp	r0, r2
 8003cac:	d326      	bcc.n	8003cfc <_malloc_r+0x1c0>
 8003cae:	4210      	tst	r0, r2
 8003cb0:	d106      	bne.n	8003cc0 <_malloc_r+0x184>
 8003cb2:	f023 0303 	bic.w	r3, r3, #3
 8003cb6:	0052      	lsls	r2, r2, #1
 8003cb8:	4210      	tst	r0, r2
 8003cba:	f103 0304 	add.w	r3, r3, #4
 8003cbe:	d0fa      	beq.n	8003cb6 <_malloc_r+0x17a>
 8003cc0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8003cc4:	46c1      	mov	r9, r8
 8003cc6:	469e      	mov	lr, r3
 8003cc8:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8003ccc:	454c      	cmp	r4, r9
 8003cce:	f040 80b7 	bne.w	8003e40 <_malloc_r+0x304>
 8003cd2:	f10e 0e01 	add.w	lr, lr, #1
 8003cd6:	f01e 0f03 	tst.w	lr, #3
 8003cda:	f109 0908 	add.w	r9, r9, #8
 8003cde:	d1f3      	bne.n	8003cc8 <_malloc_r+0x18c>
 8003ce0:	0798      	lsls	r0, r3, #30
 8003ce2:	f040 80e1 	bne.w	8003ea8 <_malloc_r+0x36c>
 8003ce6:	6873      	ldr	r3, [r6, #4]
 8003ce8:	ea23 0302 	bic.w	r3, r3, r2
 8003cec:	6073      	str	r3, [r6, #4]
 8003cee:	6870      	ldr	r0, [r6, #4]
 8003cf0:	0052      	lsls	r2, r2, #1
 8003cf2:	4290      	cmp	r0, r2
 8003cf4:	d302      	bcc.n	8003cfc <_malloc_r+0x1c0>
 8003cf6:	2a00      	cmp	r2, #0
 8003cf8:	f040 80e2 	bne.w	8003ec0 <_malloc_r+0x384>
 8003cfc:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8003d00:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003d04:	f023 0903 	bic.w	r9, r3, #3
 8003d08:	45b9      	cmp	r9, r7
 8003d0a:	d304      	bcc.n	8003d16 <_malloc_r+0x1da>
 8003d0c:	eba9 0207 	sub.w	r2, r9, r7
 8003d10:	2a0f      	cmp	r2, #15
 8003d12:	f300 8140 	bgt.w	8003f96 <_malloc_r+0x45a>
 8003d16:	4b45      	ldr	r3, [pc, #276]	; (8003e2c <_malloc_r+0x2f0>)
 8003d18:	2008      	movs	r0, #8
 8003d1a:	6819      	ldr	r1, [r3, #0]
 8003d1c:	eb0a 0b09 	add.w	fp, sl, r9
 8003d20:	3110      	adds	r1, #16
 8003d22:	4439      	add	r1, r7
 8003d24:	9101      	str	r1, [sp, #4]
 8003d26:	f000 fbd1 	bl	80044cc <sysconf>
 8003d2a:	4a41      	ldr	r2, [pc, #260]	; (8003e30 <_malloc_r+0x2f4>)
 8003d2c:	9901      	ldr	r1, [sp, #4]
 8003d2e:	6813      	ldr	r3, [r2, #0]
 8003d30:	4680      	mov	r8, r0
 8003d32:	3301      	adds	r3, #1
 8003d34:	bf1f      	itttt	ne
 8003d36:	f101 31ff 	addne.w	r1, r1, #4294967295
 8003d3a:	1809      	addne	r1, r1, r0
 8003d3c:	4243      	negne	r3, r0
 8003d3e:	4019      	andne	r1, r3
 8003d40:	4628      	mov	r0, r5
 8003d42:	9101      	str	r1, [sp, #4]
 8003d44:	f7fd fa62 	bl	800120c <_sbrk_r>
 8003d48:	1c42      	adds	r2, r0, #1
 8003d4a:	4604      	mov	r4, r0
 8003d4c:	f000 80f6 	beq.w	8003f3c <_malloc_r+0x400>
 8003d50:	4583      	cmp	fp, r0
 8003d52:	9901      	ldr	r1, [sp, #4]
 8003d54:	4a36      	ldr	r2, [pc, #216]	; (8003e30 <_malloc_r+0x2f4>)
 8003d56:	d902      	bls.n	8003d5e <_malloc_r+0x222>
 8003d58:	45b2      	cmp	sl, r6
 8003d5a:	f040 80ef 	bne.w	8003f3c <_malloc_r+0x400>
 8003d5e:	4b35      	ldr	r3, [pc, #212]	; (8003e34 <_malloc_r+0x2f8>)
 8003d60:	45a3      	cmp	fp, r4
 8003d62:	6818      	ldr	r0, [r3, #0]
 8003d64:	f108 3cff 	add.w	ip, r8, #4294967295
 8003d68:	4408      	add	r0, r1
 8003d6a:	6018      	str	r0, [r3, #0]
 8003d6c:	f040 80aa 	bne.w	8003ec4 <_malloc_r+0x388>
 8003d70:	ea1b 0f0c 	tst.w	fp, ip
 8003d74:	f040 80a6 	bne.w	8003ec4 <_malloc_r+0x388>
 8003d78:	68b2      	ldr	r2, [r6, #8]
 8003d7a:	4449      	add	r1, r9
 8003d7c:	f041 0101 	orr.w	r1, r1, #1
 8003d80:	6051      	str	r1, [r2, #4]
 8003d82:	4a2d      	ldr	r2, [pc, #180]	; (8003e38 <_malloc_r+0x2fc>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	6811      	ldr	r1, [r2, #0]
 8003d88:	428b      	cmp	r3, r1
 8003d8a:	bf88      	it	hi
 8003d8c:	6013      	strhi	r3, [r2, #0]
 8003d8e:	4a2b      	ldr	r2, [pc, #172]	; (8003e3c <_malloc_r+0x300>)
 8003d90:	6811      	ldr	r1, [r2, #0]
 8003d92:	428b      	cmp	r3, r1
 8003d94:	bf88      	it	hi
 8003d96:	6013      	strhi	r3, [r2, #0]
 8003d98:	e0d0      	b.n	8003f3c <_malloc_r+0x400>
 8003d9a:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8003d9e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8003da2:	d218      	bcs.n	8003dd6 <_malloc_r+0x29a>
 8003da4:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8003da8:	3238      	adds	r2, #56	; 0x38
 8003daa:	f102 0e01 	add.w	lr, r2, #1
 8003dae:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8003db2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8003db6:	45f0      	cmp	r8, lr
 8003db8:	d12b      	bne.n	8003e12 <_malloc_r+0x2d6>
 8003dba:	f04f 0c01 	mov.w	ip, #1
 8003dbe:	1092      	asrs	r2, r2, #2
 8003dc0:	fa0c f202 	lsl.w	r2, ip, r2
 8003dc4:	4302      	orrs	r2, r0
 8003dc6:	6072      	str	r2, [r6, #4]
 8003dc8:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8003dcc:	f8c8 4008 	str.w	r4, [r8, #8]
 8003dd0:	f8ce 400c 	str.w	r4, [lr, #12]
 8003dd4:	e765      	b.n	8003ca2 <_malloc_r+0x166>
 8003dd6:	2a14      	cmp	r2, #20
 8003dd8:	d801      	bhi.n	8003dde <_malloc_r+0x2a2>
 8003dda:	325b      	adds	r2, #91	; 0x5b
 8003ddc:	e7e5      	b.n	8003daa <_malloc_r+0x26e>
 8003dde:	2a54      	cmp	r2, #84	; 0x54
 8003de0:	d803      	bhi.n	8003dea <_malloc_r+0x2ae>
 8003de2:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8003de6:	326e      	adds	r2, #110	; 0x6e
 8003de8:	e7df      	b.n	8003daa <_malloc_r+0x26e>
 8003dea:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003dee:	d803      	bhi.n	8003df8 <_malloc_r+0x2bc>
 8003df0:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8003df4:	3277      	adds	r2, #119	; 0x77
 8003df6:	e7d8      	b.n	8003daa <_malloc_r+0x26e>
 8003df8:	f240 5e54 	movw	lr, #1364	; 0x554
 8003dfc:	4572      	cmp	r2, lr
 8003dfe:	bf96      	itet	ls
 8003e00:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8003e04:	227e      	movhi	r2, #126	; 0x7e
 8003e06:	327c      	addls	r2, #124	; 0x7c
 8003e08:	e7cf      	b.n	8003daa <_malloc_r+0x26e>
 8003e0a:	f8de e008 	ldr.w	lr, [lr, #8]
 8003e0e:	45f0      	cmp	r8, lr
 8003e10:	d005      	beq.n	8003e1e <_malloc_r+0x2e2>
 8003e12:	f8de 2004 	ldr.w	r2, [lr, #4]
 8003e16:	f022 0203 	bic.w	r2, r2, #3
 8003e1a:	4562      	cmp	r2, ip
 8003e1c:	d8f5      	bhi.n	8003e0a <_malloc_r+0x2ce>
 8003e1e:	f8de 800c 	ldr.w	r8, [lr, #12]
 8003e22:	e7d1      	b.n	8003dc8 <_malloc_r+0x28c>
 8003e24:	2000001c 	.word	0x2000001c
 8003e28:	20000024 	.word	0x20000024
 8003e2c:	20000b28 	.word	0x20000b28
 8003e30:	20000424 	.word	0x20000424
 8003e34:	20000af8 	.word	0x20000af8
 8003e38:	20000b20 	.word	0x20000b20
 8003e3c:	20000b24 	.word	0x20000b24
 8003e40:	6860      	ldr	r0, [r4, #4]
 8003e42:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8003e46:	f020 0003 	bic.w	r0, r0, #3
 8003e4a:	eba0 0a07 	sub.w	sl, r0, r7
 8003e4e:	f1ba 0f0f 	cmp.w	sl, #15
 8003e52:	dd12      	ble.n	8003e7a <_malloc_r+0x33e>
 8003e54:	68a3      	ldr	r3, [r4, #8]
 8003e56:	19e2      	adds	r2, r4, r7
 8003e58:	f047 0701 	orr.w	r7, r7, #1
 8003e5c:	6067      	str	r7, [r4, #4]
 8003e5e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003e62:	f8cc 3008 	str.w	r3, [ip, #8]
 8003e66:	f04a 0301 	orr.w	r3, sl, #1
 8003e6a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8003e6e:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8003e72:	6053      	str	r3, [r2, #4]
 8003e74:	f844 a000 	str.w	sl, [r4, r0]
 8003e78:	e691      	b.n	8003b9e <_malloc_r+0x62>
 8003e7a:	f1ba 0f00 	cmp.w	sl, #0
 8003e7e:	db11      	blt.n	8003ea4 <_malloc_r+0x368>
 8003e80:	4420      	add	r0, r4
 8003e82:	6843      	ldr	r3, [r0, #4]
 8003e84:	f043 0301 	orr.w	r3, r3, #1
 8003e88:	6043      	str	r3, [r0, #4]
 8003e8a:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8003e8e:	4628      	mov	r0, r5
 8003e90:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003e94:	f8cc 3008 	str.w	r3, [ip, #8]
 8003e98:	f000 f890 	bl	8003fbc <__malloc_unlock>
 8003e9c:	4620      	mov	r0, r4
 8003e9e:	b003      	add	sp, #12
 8003ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ea4:	4664      	mov	r4, ip
 8003ea6:	e711      	b.n	8003ccc <_malloc_r+0x190>
 8003ea8:	f858 0908 	ldr.w	r0, [r8], #-8
 8003eac:	3b01      	subs	r3, #1
 8003eae:	4540      	cmp	r0, r8
 8003eb0:	f43f af16 	beq.w	8003ce0 <_malloc_r+0x1a4>
 8003eb4:	e71b      	b.n	8003cee <_malloc_r+0x1b2>
 8003eb6:	3304      	adds	r3, #4
 8003eb8:	0052      	lsls	r2, r2, #1
 8003eba:	4210      	tst	r0, r2
 8003ebc:	d0fb      	beq.n	8003eb6 <_malloc_r+0x37a>
 8003ebe:	e6ff      	b.n	8003cc0 <_malloc_r+0x184>
 8003ec0:	4673      	mov	r3, lr
 8003ec2:	e7fa      	b.n	8003eba <_malloc_r+0x37e>
 8003ec4:	f8d2 e000 	ldr.w	lr, [r2]
 8003ec8:	f1be 3fff 	cmp.w	lr, #4294967295
 8003ecc:	bf1b      	ittet	ne
 8003ece:	eba4 0b0b 	subne.w	fp, r4, fp
 8003ed2:	eb0b 0200 	addne.w	r2, fp, r0
 8003ed6:	6014      	streq	r4, [r2, #0]
 8003ed8:	601a      	strne	r2, [r3, #0]
 8003eda:	f014 0b07 	ands.w	fp, r4, #7
 8003ede:	bf0e      	itee	eq
 8003ee0:	4658      	moveq	r0, fp
 8003ee2:	f1cb 0008 	rsbne	r0, fp, #8
 8003ee6:	1824      	addne	r4, r4, r0
 8003ee8:	1862      	adds	r2, r4, r1
 8003eea:	ea02 010c 	and.w	r1, r2, ip
 8003eee:	4480      	add	r8, r0
 8003ef0:	eba8 0801 	sub.w	r8, r8, r1
 8003ef4:	ea08 080c 	and.w	r8, r8, ip
 8003ef8:	4641      	mov	r1, r8
 8003efa:	4628      	mov	r0, r5
 8003efc:	9201      	str	r2, [sp, #4]
 8003efe:	f7fd f985 	bl	800120c <_sbrk_r>
 8003f02:	1c43      	adds	r3, r0, #1
 8003f04:	9a01      	ldr	r2, [sp, #4]
 8003f06:	4b29      	ldr	r3, [pc, #164]	; (8003fac <_malloc_r+0x470>)
 8003f08:	d107      	bne.n	8003f1a <_malloc_r+0x3de>
 8003f0a:	f1bb 0f00 	cmp.w	fp, #0
 8003f0e:	d023      	beq.n	8003f58 <_malloc_r+0x41c>
 8003f10:	f04f 0800 	mov.w	r8, #0
 8003f14:	f1ab 0008 	sub.w	r0, fp, #8
 8003f18:	4410      	add	r0, r2
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	1b00      	subs	r0, r0, r4
 8003f1e:	4440      	add	r0, r8
 8003f20:	4442      	add	r2, r8
 8003f22:	f040 0001 	orr.w	r0, r0, #1
 8003f26:	45b2      	cmp	sl, r6
 8003f28:	60b4      	str	r4, [r6, #8]
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	6060      	str	r0, [r4, #4]
 8003f2e:	f43f af28 	beq.w	8003d82 <_malloc_r+0x246>
 8003f32:	f1b9 0f0f 	cmp.w	r9, #15
 8003f36:	d812      	bhi.n	8003f5e <_malloc_r+0x422>
 8003f38:	2301      	movs	r3, #1
 8003f3a:	6063      	str	r3, [r4, #4]
 8003f3c:	68b3      	ldr	r3, [r6, #8]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f023 0303 	bic.w	r3, r3, #3
 8003f44:	42bb      	cmp	r3, r7
 8003f46:	eba3 0207 	sub.w	r2, r3, r7
 8003f4a:	d301      	bcc.n	8003f50 <_malloc_r+0x414>
 8003f4c:	2a0f      	cmp	r2, #15
 8003f4e:	dc22      	bgt.n	8003f96 <_malloc_r+0x45a>
 8003f50:	4628      	mov	r0, r5
 8003f52:	f000 f833 	bl	8003fbc <__malloc_unlock>
 8003f56:	e5fd      	b.n	8003b54 <_malloc_r+0x18>
 8003f58:	4610      	mov	r0, r2
 8003f5a:	46d8      	mov	r8, fp
 8003f5c:	e7dd      	b.n	8003f1a <_malloc_r+0x3de>
 8003f5e:	2105      	movs	r1, #5
 8003f60:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003f64:	f1a9 090c 	sub.w	r9, r9, #12
 8003f68:	f029 0907 	bic.w	r9, r9, #7
 8003f6c:	f002 0201 	and.w	r2, r2, #1
 8003f70:	ea42 0209 	orr.w	r2, r2, r9
 8003f74:	f8ca 2004 	str.w	r2, [sl, #4]
 8003f78:	f1b9 0f0f 	cmp.w	r9, #15
 8003f7c:	eb0a 0209 	add.w	r2, sl, r9
 8003f80:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8003f84:	f67f aefd 	bls.w	8003d82 <_malloc_r+0x246>
 8003f88:	4628      	mov	r0, r5
 8003f8a:	f10a 0108 	add.w	r1, sl, #8
 8003f8e:	f000 fb0d 	bl	80045ac <_free_r>
 8003f92:	4b06      	ldr	r3, [pc, #24]	; (8003fac <_malloc_r+0x470>)
 8003f94:	e6f5      	b.n	8003d82 <_malloc_r+0x246>
 8003f96:	68b4      	ldr	r4, [r6, #8]
 8003f98:	f047 0301 	orr.w	r3, r7, #1
 8003f9c:	f042 0201 	orr.w	r2, r2, #1
 8003fa0:	4427      	add	r7, r4
 8003fa2:	6063      	str	r3, [r4, #4]
 8003fa4:	60b7      	str	r7, [r6, #8]
 8003fa6:	607a      	str	r2, [r7, #4]
 8003fa8:	e5f9      	b.n	8003b9e <_malloc_r+0x62>
 8003faa:	bf00      	nop
 8003fac:	20000af8 	.word	0x20000af8

08003fb0 <__malloc_lock>:
 8003fb0:	4801      	ldr	r0, [pc, #4]	; (8003fb8 <__malloc_lock+0x8>)
 8003fb2:	f000 ba89 	b.w	80044c8 <__retarget_lock_acquire_recursive>
 8003fb6:	bf00      	nop
 8003fb8:	20000c6d 	.word	0x20000c6d

08003fbc <__malloc_unlock>:
 8003fbc:	4801      	ldr	r0, [pc, #4]	; (8003fc4 <__malloc_unlock+0x8>)
 8003fbe:	f000 ba84 	b.w	80044ca <__retarget_lock_release_recursive>
 8003fc2:	bf00      	nop
 8003fc4:	20000c6d 	.word	0x20000c6d

08003fc8 <std>:
 8003fc8:	2300      	movs	r3, #0
 8003fca:	b510      	push	{r4, lr}
 8003fcc:	4604      	mov	r4, r0
 8003fce:	e9c0 3300 	strd	r3, r3, [r0]
 8003fd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003fd6:	6083      	str	r3, [r0, #8]
 8003fd8:	8181      	strh	r1, [r0, #12]
 8003fda:	6643      	str	r3, [r0, #100]	; 0x64
 8003fdc:	81c2      	strh	r2, [r0, #14]
 8003fde:	6183      	str	r3, [r0, #24]
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	2208      	movs	r2, #8
 8003fe4:	305c      	adds	r0, #92	; 0x5c
 8003fe6:	f000 f9f5 	bl	80043d4 <memset>
 8003fea:	4b0d      	ldr	r3, [pc, #52]	; (8004020 <std+0x58>)
 8003fec:	61e4      	str	r4, [r4, #28]
 8003fee:	6223      	str	r3, [r4, #32]
 8003ff0:	4b0c      	ldr	r3, [pc, #48]	; (8004024 <std+0x5c>)
 8003ff2:	6263      	str	r3, [r4, #36]	; 0x24
 8003ff4:	4b0c      	ldr	r3, [pc, #48]	; (8004028 <std+0x60>)
 8003ff6:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ff8:	4b0c      	ldr	r3, [pc, #48]	; (800402c <std+0x64>)
 8003ffa:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003ffc:	4b0c      	ldr	r3, [pc, #48]	; (8004030 <std+0x68>)
 8003ffe:	429c      	cmp	r4, r3
 8004000:	d006      	beq.n	8004010 <std+0x48>
 8004002:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004006:	4294      	cmp	r4, r2
 8004008:	d002      	beq.n	8004010 <std+0x48>
 800400a:	33d0      	adds	r3, #208	; 0xd0
 800400c:	429c      	cmp	r4, r3
 800400e:	d105      	bne.n	800401c <std+0x54>
 8004010:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004018:	f000 ba54 	b.w	80044c4 <__retarget_lock_init_recursive>
 800401c:	bd10      	pop	{r4, pc}
 800401e:	bf00      	nop
 8004020:	080042dd 	.word	0x080042dd
 8004024:	080042ff 	.word	0x080042ff
 8004028:	08004337 	.word	0x08004337
 800402c:	0800435b 	.word	0x0800435b
 8004030:	20000b2c 	.word	0x20000b2c

08004034 <stdio_exit_handler>:
 8004034:	4a02      	ldr	r2, [pc, #8]	; (8004040 <stdio_exit_handler+0xc>)
 8004036:	4903      	ldr	r1, [pc, #12]	; (8004044 <stdio_exit_handler+0x10>)
 8004038:	4803      	ldr	r0, [pc, #12]	; (8004048 <stdio_exit_handler+0x14>)
 800403a:	f000 b869 	b.w	8004110 <_fwalk_sglue>
 800403e:	bf00      	nop
 8004040:	2000042c 	.word	0x2000042c
 8004044:	08007981 	.word	0x08007981
 8004048:	20000438 	.word	0x20000438

0800404c <cleanup_stdio>:
 800404c:	6841      	ldr	r1, [r0, #4]
 800404e:	4b0c      	ldr	r3, [pc, #48]	; (8004080 <cleanup_stdio+0x34>)
 8004050:	b510      	push	{r4, lr}
 8004052:	4299      	cmp	r1, r3
 8004054:	4604      	mov	r4, r0
 8004056:	d001      	beq.n	800405c <cleanup_stdio+0x10>
 8004058:	f003 fc92 	bl	8007980 <_fclose_r>
 800405c:	68a1      	ldr	r1, [r4, #8]
 800405e:	4b09      	ldr	r3, [pc, #36]	; (8004084 <cleanup_stdio+0x38>)
 8004060:	4299      	cmp	r1, r3
 8004062:	d002      	beq.n	800406a <cleanup_stdio+0x1e>
 8004064:	4620      	mov	r0, r4
 8004066:	f003 fc8b 	bl	8007980 <_fclose_r>
 800406a:	68e1      	ldr	r1, [r4, #12]
 800406c:	4b06      	ldr	r3, [pc, #24]	; (8004088 <cleanup_stdio+0x3c>)
 800406e:	4299      	cmp	r1, r3
 8004070:	d004      	beq.n	800407c <cleanup_stdio+0x30>
 8004072:	4620      	mov	r0, r4
 8004074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004078:	f003 bc82 	b.w	8007980 <_fclose_r>
 800407c:	bd10      	pop	{r4, pc}
 800407e:	bf00      	nop
 8004080:	20000b2c 	.word	0x20000b2c
 8004084:	20000b94 	.word	0x20000b94
 8004088:	20000bfc 	.word	0x20000bfc

0800408c <global_stdio_init.part.0>:
 800408c:	b510      	push	{r4, lr}
 800408e:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <global_stdio_init.part.0+0x30>)
 8004090:	4c0b      	ldr	r4, [pc, #44]	; (80040c0 <global_stdio_init.part.0+0x34>)
 8004092:	4a0c      	ldr	r2, [pc, #48]	; (80040c4 <global_stdio_init.part.0+0x38>)
 8004094:	4620      	mov	r0, r4
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	2104      	movs	r1, #4
 800409a:	2200      	movs	r2, #0
 800409c:	f7ff ff94 	bl	8003fc8 <std>
 80040a0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80040a4:	2201      	movs	r2, #1
 80040a6:	2109      	movs	r1, #9
 80040a8:	f7ff ff8e 	bl	8003fc8 <std>
 80040ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80040b0:	2202      	movs	r2, #2
 80040b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040b6:	2112      	movs	r1, #18
 80040b8:	f7ff bf86 	b.w	8003fc8 <std>
 80040bc:	20000c64 	.word	0x20000c64
 80040c0:	20000b2c 	.word	0x20000b2c
 80040c4:	08004035 	.word	0x08004035

080040c8 <__sfp_lock_acquire>:
 80040c8:	4801      	ldr	r0, [pc, #4]	; (80040d0 <__sfp_lock_acquire+0x8>)
 80040ca:	f000 b9fd 	b.w	80044c8 <__retarget_lock_acquire_recursive>
 80040ce:	bf00      	nop
 80040d0:	20000c6e 	.word	0x20000c6e

080040d4 <__sfp_lock_release>:
 80040d4:	4801      	ldr	r0, [pc, #4]	; (80040dc <__sfp_lock_release+0x8>)
 80040d6:	f000 b9f8 	b.w	80044ca <__retarget_lock_release_recursive>
 80040da:	bf00      	nop
 80040dc:	20000c6e 	.word	0x20000c6e

080040e0 <__sinit>:
 80040e0:	b510      	push	{r4, lr}
 80040e2:	4604      	mov	r4, r0
 80040e4:	f7ff fff0 	bl	80040c8 <__sfp_lock_acquire>
 80040e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80040ea:	b11b      	cbz	r3, 80040f4 <__sinit+0x14>
 80040ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040f0:	f7ff bff0 	b.w	80040d4 <__sfp_lock_release>
 80040f4:	4b04      	ldr	r3, [pc, #16]	; (8004108 <__sinit+0x28>)
 80040f6:	6363      	str	r3, [r4, #52]	; 0x34
 80040f8:	4b04      	ldr	r3, [pc, #16]	; (800410c <__sinit+0x2c>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1f5      	bne.n	80040ec <__sinit+0xc>
 8004100:	f7ff ffc4 	bl	800408c <global_stdio_init.part.0>
 8004104:	e7f2      	b.n	80040ec <__sinit+0xc>
 8004106:	bf00      	nop
 8004108:	0800404d 	.word	0x0800404d
 800410c:	20000c64 	.word	0x20000c64

08004110 <_fwalk_sglue>:
 8004110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004114:	4607      	mov	r7, r0
 8004116:	4688      	mov	r8, r1
 8004118:	4614      	mov	r4, r2
 800411a:	2600      	movs	r6, #0
 800411c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004120:	f1b9 0901 	subs.w	r9, r9, #1
 8004124:	d505      	bpl.n	8004132 <_fwalk_sglue+0x22>
 8004126:	6824      	ldr	r4, [r4, #0]
 8004128:	2c00      	cmp	r4, #0
 800412a:	d1f7      	bne.n	800411c <_fwalk_sglue+0xc>
 800412c:	4630      	mov	r0, r6
 800412e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004132:	89ab      	ldrh	r3, [r5, #12]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d907      	bls.n	8004148 <_fwalk_sglue+0x38>
 8004138:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800413c:	3301      	adds	r3, #1
 800413e:	d003      	beq.n	8004148 <_fwalk_sglue+0x38>
 8004140:	4629      	mov	r1, r5
 8004142:	4638      	mov	r0, r7
 8004144:	47c0      	blx	r8
 8004146:	4306      	orrs	r6, r0
 8004148:	3568      	adds	r5, #104	; 0x68
 800414a:	e7e9      	b.n	8004120 <_fwalk_sglue+0x10>

0800414c <printf>:
 800414c:	b40f      	push	{r0, r1, r2, r3}
 800414e:	b507      	push	{r0, r1, r2, lr}
 8004150:	4906      	ldr	r1, [pc, #24]	; (800416c <printf+0x20>)
 8004152:	ab04      	add	r3, sp, #16
 8004154:	6808      	ldr	r0, [r1, #0]
 8004156:	f853 2b04 	ldr.w	r2, [r3], #4
 800415a:	6881      	ldr	r1, [r0, #8]
 800415c:	9301      	str	r3, [sp, #4]
 800415e:	f001 fcb3 	bl	8005ac8 <_vfprintf_r>
 8004162:	b003      	add	sp, #12
 8004164:	f85d eb04 	ldr.w	lr, [sp], #4
 8004168:	b004      	add	sp, #16
 800416a:	4770      	bx	lr
 800416c:	20000558 	.word	0x20000558

08004170 <setvbuf>:
 8004170:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004174:	461d      	mov	r5, r3
 8004176:	4b58      	ldr	r3, [pc, #352]	; (80042d8 <setvbuf+0x168>)
 8004178:	4604      	mov	r4, r0
 800417a:	681f      	ldr	r7, [r3, #0]
 800417c:	460e      	mov	r6, r1
 800417e:	4690      	mov	r8, r2
 8004180:	b127      	cbz	r7, 800418c <setvbuf+0x1c>
 8004182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004184:	b913      	cbnz	r3, 800418c <setvbuf+0x1c>
 8004186:	4638      	mov	r0, r7
 8004188:	f7ff ffaa 	bl	80040e0 <__sinit>
 800418c:	f1b8 0f02 	cmp.w	r8, #2
 8004190:	d006      	beq.n	80041a0 <setvbuf+0x30>
 8004192:	f1b8 0f01 	cmp.w	r8, #1
 8004196:	f200 809b 	bhi.w	80042d0 <setvbuf+0x160>
 800419a:	2d00      	cmp	r5, #0
 800419c:	f2c0 8098 	blt.w	80042d0 <setvbuf+0x160>
 80041a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041a2:	07da      	lsls	r2, r3, #31
 80041a4:	d405      	bmi.n	80041b2 <setvbuf+0x42>
 80041a6:	89a3      	ldrh	r3, [r4, #12]
 80041a8:	059b      	lsls	r3, r3, #22
 80041aa:	d402      	bmi.n	80041b2 <setvbuf+0x42>
 80041ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041ae:	f000 f98b 	bl	80044c8 <__retarget_lock_acquire_recursive>
 80041b2:	4621      	mov	r1, r4
 80041b4:	4638      	mov	r0, r7
 80041b6:	f003 fcc5 	bl	8007b44 <_fflush_r>
 80041ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80041bc:	b141      	cbz	r1, 80041d0 <setvbuf+0x60>
 80041be:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80041c2:	4299      	cmp	r1, r3
 80041c4:	d002      	beq.n	80041cc <setvbuf+0x5c>
 80041c6:	4638      	mov	r0, r7
 80041c8:	f000 f9f0 	bl	80045ac <_free_r>
 80041cc:	2300      	movs	r3, #0
 80041ce:	6323      	str	r3, [r4, #48]	; 0x30
 80041d0:	2300      	movs	r3, #0
 80041d2:	61a3      	str	r3, [r4, #24]
 80041d4:	6063      	str	r3, [r4, #4]
 80041d6:	89a3      	ldrh	r3, [r4, #12]
 80041d8:	0618      	lsls	r0, r3, #24
 80041da:	d503      	bpl.n	80041e4 <setvbuf+0x74>
 80041dc:	4638      	mov	r0, r7
 80041de:	6921      	ldr	r1, [r4, #16]
 80041e0:	f000 f9e4 	bl	80045ac <_free_r>
 80041e4:	89a3      	ldrh	r3, [r4, #12]
 80041e6:	f1b8 0f02 	cmp.w	r8, #2
 80041ea:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80041ee:	f023 0303 	bic.w	r3, r3, #3
 80041f2:	81a3      	strh	r3, [r4, #12]
 80041f4:	d066      	beq.n	80042c4 <setvbuf+0x154>
 80041f6:	ab01      	add	r3, sp, #4
 80041f8:	466a      	mov	r2, sp
 80041fa:	4621      	mov	r1, r4
 80041fc:	4638      	mov	r0, r7
 80041fe:	f003 fe11 	bl	8007e24 <__swhatbuf_r>
 8004202:	89a3      	ldrh	r3, [r4, #12]
 8004204:	4318      	orrs	r0, r3
 8004206:	81a0      	strh	r0, [r4, #12]
 8004208:	bb2d      	cbnz	r5, 8004256 <setvbuf+0xe6>
 800420a:	9d00      	ldr	r5, [sp, #0]
 800420c:	4628      	mov	r0, r5
 800420e:	f7ff fc8d 	bl	8003b2c <malloc>
 8004212:	4606      	mov	r6, r0
 8004214:	2800      	cmp	r0, #0
 8004216:	d157      	bne.n	80042c8 <setvbuf+0x158>
 8004218:	f8dd 9000 	ldr.w	r9, [sp]
 800421c:	45a9      	cmp	r9, r5
 800421e:	d145      	bne.n	80042ac <setvbuf+0x13c>
 8004220:	f04f 35ff 	mov.w	r5, #4294967295
 8004224:	2200      	movs	r2, #0
 8004226:	60a2      	str	r2, [r4, #8]
 8004228:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800422c:	6022      	str	r2, [r4, #0]
 800422e:	6122      	str	r2, [r4, #16]
 8004230:	2201      	movs	r2, #1
 8004232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004236:	6162      	str	r2, [r4, #20]
 8004238:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800423a:	f043 0302 	orr.w	r3, r3, #2
 800423e:	07d1      	lsls	r1, r2, #31
 8004240:	81a3      	strh	r3, [r4, #12]
 8004242:	d404      	bmi.n	800424e <setvbuf+0xde>
 8004244:	059b      	lsls	r3, r3, #22
 8004246:	d402      	bmi.n	800424e <setvbuf+0xde>
 8004248:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800424a:	f000 f93e 	bl	80044ca <__retarget_lock_release_recursive>
 800424e:	4628      	mov	r0, r5
 8004250:	b003      	add	sp, #12
 8004252:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004256:	2e00      	cmp	r6, #0
 8004258:	d0d8      	beq.n	800420c <setvbuf+0x9c>
 800425a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800425c:	b913      	cbnz	r3, 8004264 <setvbuf+0xf4>
 800425e:	4638      	mov	r0, r7
 8004260:	f7ff ff3e 	bl	80040e0 <__sinit>
 8004264:	9b00      	ldr	r3, [sp, #0]
 8004266:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800426a:	42ab      	cmp	r3, r5
 800426c:	bf18      	it	ne
 800426e:	89a3      	ldrhne	r3, [r4, #12]
 8004270:	6026      	str	r6, [r4, #0]
 8004272:	bf1c      	itt	ne
 8004274:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8004278:	81a3      	strhne	r3, [r4, #12]
 800427a:	f1b8 0f01 	cmp.w	r8, #1
 800427e:	bf02      	ittt	eq
 8004280:	89a3      	ldrheq	r3, [r4, #12]
 8004282:	f043 0301 	orreq.w	r3, r3, #1
 8004286:	81a3      	strheq	r3, [r4, #12]
 8004288:	89a3      	ldrh	r3, [r4, #12]
 800428a:	f013 0208 	ands.w	r2, r3, #8
 800428e:	d01d      	beq.n	80042cc <setvbuf+0x15c>
 8004290:	07da      	lsls	r2, r3, #31
 8004292:	bf41      	itttt	mi
 8004294:	2200      	movmi	r2, #0
 8004296:	426d      	negmi	r5, r5
 8004298:	60a2      	strmi	r2, [r4, #8]
 800429a:	61a5      	strmi	r5, [r4, #24]
 800429c:	bf58      	it	pl
 800429e:	60a5      	strpl	r5, [r4, #8]
 80042a0:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80042a2:	f015 0501 	ands.w	r5, r5, #1
 80042a6:	d0cd      	beq.n	8004244 <setvbuf+0xd4>
 80042a8:	2500      	movs	r5, #0
 80042aa:	e7d0      	b.n	800424e <setvbuf+0xde>
 80042ac:	4648      	mov	r0, r9
 80042ae:	f7ff fc3d 	bl	8003b2c <malloc>
 80042b2:	4606      	mov	r6, r0
 80042b4:	2800      	cmp	r0, #0
 80042b6:	d0b3      	beq.n	8004220 <setvbuf+0xb0>
 80042b8:	89a3      	ldrh	r3, [r4, #12]
 80042ba:	464d      	mov	r5, r9
 80042bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042c0:	81a3      	strh	r3, [r4, #12]
 80042c2:	e7ca      	b.n	800425a <setvbuf+0xea>
 80042c4:	2500      	movs	r5, #0
 80042c6:	e7ad      	b.n	8004224 <setvbuf+0xb4>
 80042c8:	46a9      	mov	r9, r5
 80042ca:	e7f5      	b.n	80042b8 <setvbuf+0x148>
 80042cc:	60a2      	str	r2, [r4, #8]
 80042ce:	e7e7      	b.n	80042a0 <setvbuf+0x130>
 80042d0:	f04f 35ff 	mov.w	r5, #4294967295
 80042d4:	e7bb      	b.n	800424e <setvbuf+0xde>
 80042d6:	bf00      	nop
 80042d8:	20000558 	.word	0x20000558

080042dc <__sread>:
 80042dc:	b510      	push	{r4, lr}
 80042de:	460c      	mov	r4, r1
 80042e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042e4:	f000 f8a0 	bl	8004428 <_read_r>
 80042e8:	2800      	cmp	r0, #0
 80042ea:	bfab      	itete	ge
 80042ec:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 80042ee:	89a3      	ldrhlt	r3, [r4, #12]
 80042f0:	181b      	addge	r3, r3, r0
 80042f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80042f6:	bfac      	ite	ge
 80042f8:	6523      	strge	r3, [r4, #80]	; 0x50
 80042fa:	81a3      	strhlt	r3, [r4, #12]
 80042fc:	bd10      	pop	{r4, pc}

080042fe <__swrite>:
 80042fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004302:	461f      	mov	r7, r3
 8004304:	898b      	ldrh	r3, [r1, #12]
 8004306:	4605      	mov	r5, r0
 8004308:	05db      	lsls	r3, r3, #23
 800430a:	460c      	mov	r4, r1
 800430c:	4616      	mov	r6, r2
 800430e:	d505      	bpl.n	800431c <__swrite+0x1e>
 8004310:	2302      	movs	r3, #2
 8004312:	2200      	movs	r2, #0
 8004314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004318:	f000 f874 	bl	8004404 <_lseek_r>
 800431c:	89a3      	ldrh	r3, [r4, #12]
 800431e:	4632      	mov	r2, r6
 8004320:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004324:	81a3      	strh	r3, [r4, #12]
 8004326:	4628      	mov	r0, r5
 8004328:	463b      	mov	r3, r7
 800432a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800432e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004332:	f000 b88b 	b.w	800444c <_write_r>

08004336 <__sseek>:
 8004336:	b510      	push	{r4, lr}
 8004338:	460c      	mov	r4, r1
 800433a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800433e:	f000 f861 	bl	8004404 <_lseek_r>
 8004342:	1c43      	adds	r3, r0, #1
 8004344:	89a3      	ldrh	r3, [r4, #12]
 8004346:	bf15      	itete	ne
 8004348:	6520      	strne	r0, [r4, #80]	; 0x50
 800434a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800434e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004352:	81a3      	strheq	r3, [r4, #12]
 8004354:	bf18      	it	ne
 8004356:	81a3      	strhne	r3, [r4, #12]
 8004358:	bd10      	pop	{r4, pc}

0800435a <__sclose>:
 800435a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800435e:	f000 b841 	b.w	80043e4 <_close_r>

08004362 <_vsnprintf_r>:
 8004362:	b530      	push	{r4, r5, lr}
 8004364:	4614      	mov	r4, r2
 8004366:	2c00      	cmp	r4, #0
 8004368:	4605      	mov	r5, r0
 800436a:	461a      	mov	r2, r3
 800436c:	b09b      	sub	sp, #108	; 0x6c
 800436e:	da05      	bge.n	800437c <_vsnprintf_r+0x1a>
 8004370:	238b      	movs	r3, #139	; 0x8b
 8004372:	6003      	str	r3, [r0, #0]
 8004374:	f04f 30ff 	mov.w	r0, #4294967295
 8004378:	b01b      	add	sp, #108	; 0x6c
 800437a:	bd30      	pop	{r4, r5, pc}
 800437c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004380:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004384:	bf0c      	ite	eq
 8004386:	4623      	moveq	r3, r4
 8004388:	f104 33ff 	addne.w	r3, r4, #4294967295
 800438c:	9302      	str	r3, [sp, #8]
 800438e:	9305      	str	r3, [sp, #20]
 8004390:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004394:	9100      	str	r1, [sp, #0]
 8004396:	9104      	str	r1, [sp, #16]
 8004398:	f8ad 300e 	strh.w	r3, [sp, #14]
 800439c:	4669      	mov	r1, sp
 800439e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80043a0:	f000 f9c4 	bl	800472c <_svfprintf_r>
 80043a4:	1c43      	adds	r3, r0, #1
 80043a6:	bfbc      	itt	lt
 80043a8:	238b      	movlt	r3, #139	; 0x8b
 80043aa:	602b      	strlt	r3, [r5, #0]
 80043ac:	2c00      	cmp	r4, #0
 80043ae:	d0e3      	beq.n	8004378 <_vsnprintf_r+0x16>
 80043b0:	2200      	movs	r2, #0
 80043b2:	9b00      	ldr	r3, [sp, #0]
 80043b4:	701a      	strb	r2, [r3, #0]
 80043b6:	e7df      	b.n	8004378 <_vsnprintf_r+0x16>

080043b8 <vsnprintf>:
 80043b8:	b507      	push	{r0, r1, r2, lr}
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	4613      	mov	r3, r2
 80043be:	460a      	mov	r2, r1
 80043c0:	4601      	mov	r1, r0
 80043c2:	4803      	ldr	r0, [pc, #12]	; (80043d0 <vsnprintf+0x18>)
 80043c4:	6800      	ldr	r0, [r0, #0]
 80043c6:	f7ff ffcc 	bl	8004362 <_vsnprintf_r>
 80043ca:	b003      	add	sp, #12
 80043cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80043d0:	20000558 	.word	0x20000558

080043d4 <memset>:
 80043d4:	4603      	mov	r3, r0
 80043d6:	4402      	add	r2, r0
 80043d8:	4293      	cmp	r3, r2
 80043da:	d100      	bne.n	80043de <memset+0xa>
 80043dc:	4770      	bx	lr
 80043de:	f803 1b01 	strb.w	r1, [r3], #1
 80043e2:	e7f9      	b.n	80043d8 <memset+0x4>

080043e4 <_close_r>:
 80043e4:	b538      	push	{r3, r4, r5, lr}
 80043e6:	2300      	movs	r3, #0
 80043e8:	4d05      	ldr	r5, [pc, #20]	; (8004400 <_close_r+0x1c>)
 80043ea:	4604      	mov	r4, r0
 80043ec:	4608      	mov	r0, r1
 80043ee:	602b      	str	r3, [r5, #0]
 80043f0:	f005 fc88 	bl	8009d04 <_close>
 80043f4:	1c43      	adds	r3, r0, #1
 80043f6:	d102      	bne.n	80043fe <_close_r+0x1a>
 80043f8:	682b      	ldr	r3, [r5, #0]
 80043fa:	b103      	cbz	r3, 80043fe <_close_r+0x1a>
 80043fc:	6023      	str	r3, [r4, #0]
 80043fe:	bd38      	pop	{r3, r4, r5, pc}
 8004400:	20000c68 	.word	0x20000c68

08004404 <_lseek_r>:
 8004404:	b538      	push	{r3, r4, r5, lr}
 8004406:	4604      	mov	r4, r0
 8004408:	4608      	mov	r0, r1
 800440a:	4611      	mov	r1, r2
 800440c:	2200      	movs	r2, #0
 800440e:	4d05      	ldr	r5, [pc, #20]	; (8004424 <_lseek_r+0x20>)
 8004410:	602a      	str	r2, [r5, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	f005 fc67 	bl	8009ce6 <_lseek>
 8004418:	1c43      	adds	r3, r0, #1
 800441a:	d102      	bne.n	8004422 <_lseek_r+0x1e>
 800441c:	682b      	ldr	r3, [r5, #0]
 800441e:	b103      	cbz	r3, 8004422 <_lseek_r+0x1e>
 8004420:	6023      	str	r3, [r4, #0]
 8004422:	bd38      	pop	{r3, r4, r5, pc}
 8004424:	20000c68 	.word	0x20000c68

08004428 <_read_r>:
 8004428:	b538      	push	{r3, r4, r5, lr}
 800442a:	4604      	mov	r4, r0
 800442c:	4608      	mov	r0, r1
 800442e:	4611      	mov	r1, r2
 8004430:	2200      	movs	r2, #0
 8004432:	4d05      	ldr	r5, [pc, #20]	; (8004448 <_read_r+0x20>)
 8004434:	602a      	str	r2, [r5, #0]
 8004436:	461a      	mov	r2, r3
 8004438:	f7fc ff30 	bl	800129c <_read>
 800443c:	1c43      	adds	r3, r0, #1
 800443e:	d102      	bne.n	8004446 <_read_r+0x1e>
 8004440:	682b      	ldr	r3, [r5, #0]
 8004442:	b103      	cbz	r3, 8004446 <_read_r+0x1e>
 8004444:	6023      	str	r3, [r4, #0]
 8004446:	bd38      	pop	{r3, r4, r5, pc}
 8004448:	20000c68 	.word	0x20000c68

0800444c <_write_r>:
 800444c:	b538      	push	{r3, r4, r5, lr}
 800444e:	4604      	mov	r4, r0
 8004450:	4608      	mov	r0, r1
 8004452:	4611      	mov	r1, r2
 8004454:	2200      	movs	r2, #0
 8004456:	4d05      	ldr	r5, [pc, #20]	; (800446c <_write_r+0x20>)
 8004458:	602a      	str	r2, [r5, #0]
 800445a:	461a      	mov	r2, r3
 800445c:	f7fc ff5c 	bl	8001318 <_write>
 8004460:	1c43      	adds	r3, r0, #1
 8004462:	d102      	bne.n	800446a <_write_r+0x1e>
 8004464:	682b      	ldr	r3, [r5, #0]
 8004466:	b103      	cbz	r3, 800446a <_write_r+0x1e>
 8004468:	6023      	str	r3, [r4, #0]
 800446a:	bd38      	pop	{r3, r4, r5, pc}
 800446c:	20000c68 	.word	0x20000c68

08004470 <__errno>:
 8004470:	4b01      	ldr	r3, [pc, #4]	; (8004478 <__errno+0x8>)
 8004472:	6818      	ldr	r0, [r3, #0]
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	20000558 	.word	0x20000558

0800447c <__libc_init_array>:
 800447c:	b570      	push	{r4, r5, r6, lr}
 800447e:	2600      	movs	r6, #0
 8004480:	4d0c      	ldr	r5, [pc, #48]	; (80044b4 <__libc_init_array+0x38>)
 8004482:	4c0d      	ldr	r4, [pc, #52]	; (80044b8 <__libc_init_array+0x3c>)
 8004484:	1b64      	subs	r4, r4, r5
 8004486:	10a4      	asrs	r4, r4, #2
 8004488:	42a6      	cmp	r6, r4
 800448a:	d109      	bne.n	80044a0 <__libc_init_array+0x24>
 800448c:	f005 fc7c 	bl	8009d88 <_init>
 8004490:	2600      	movs	r6, #0
 8004492:	4d0a      	ldr	r5, [pc, #40]	; (80044bc <__libc_init_array+0x40>)
 8004494:	4c0a      	ldr	r4, [pc, #40]	; (80044c0 <__libc_init_array+0x44>)
 8004496:	1b64      	subs	r4, r4, r5
 8004498:	10a4      	asrs	r4, r4, #2
 800449a:	42a6      	cmp	r6, r4
 800449c:	d105      	bne.n	80044aa <__libc_init_array+0x2e>
 800449e:	bd70      	pop	{r4, r5, r6, pc}
 80044a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80044a4:	4798      	blx	r3
 80044a6:	3601      	adds	r6, #1
 80044a8:	e7ee      	b.n	8004488 <__libc_init_array+0xc>
 80044aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80044ae:	4798      	blx	r3
 80044b0:	3601      	adds	r6, #1
 80044b2:	e7f2      	b.n	800449a <__libc_init_array+0x1e>
 80044b4:	0800a5fc 	.word	0x0800a5fc
 80044b8:	0800a5fc 	.word	0x0800a5fc
 80044bc:	0800a5fc 	.word	0x0800a5fc
 80044c0:	0800a604 	.word	0x0800a604

080044c4 <__retarget_lock_init_recursive>:
 80044c4:	4770      	bx	lr

080044c6 <__retarget_lock_close_recursive>:
 80044c6:	4770      	bx	lr

080044c8 <__retarget_lock_acquire_recursive>:
 80044c8:	4770      	bx	lr

080044ca <__retarget_lock_release_recursive>:
 80044ca:	4770      	bx	lr

080044cc <sysconf>:
 80044cc:	2808      	cmp	r0, #8
 80044ce:	b508      	push	{r3, lr}
 80044d0:	d006      	beq.n	80044e0 <sysconf+0x14>
 80044d2:	f7ff ffcd 	bl	8004470 <__errno>
 80044d6:	2316      	movs	r3, #22
 80044d8:	6003      	str	r3, [r0, #0]
 80044da:	f04f 30ff 	mov.w	r0, #4294967295
 80044de:	bd08      	pop	{r3, pc}
 80044e0:	2080      	movs	r0, #128	; 0x80
 80044e2:	e7fc      	b.n	80044de <sysconf+0x12>

080044e4 <register_fini>:
 80044e4:	4b02      	ldr	r3, [pc, #8]	; (80044f0 <register_fini+0xc>)
 80044e6:	b113      	cbz	r3, 80044ee <register_fini+0xa>
 80044e8:	4802      	ldr	r0, [pc, #8]	; (80044f4 <register_fini+0x10>)
 80044ea:	f000 b805 	b.w	80044f8 <atexit>
 80044ee:	4770      	bx	lr
 80044f0:	00000000 	.word	0x00000000
 80044f4:	08008125 	.word	0x08008125

080044f8 <atexit>:
 80044f8:	2300      	movs	r3, #0
 80044fa:	4601      	mov	r1, r0
 80044fc:	461a      	mov	r2, r3
 80044fe:	4618      	mov	r0, r3
 8004500:	f003 be74 	b.w	80081ec <__register_exitproc>

08004504 <_malloc_trim_r>:
 8004504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004508:	4606      	mov	r6, r0
 800450a:	2008      	movs	r0, #8
 800450c:	460c      	mov	r4, r1
 800450e:	f7ff ffdd 	bl	80044cc <sysconf>
 8004512:	4680      	mov	r8, r0
 8004514:	4f22      	ldr	r7, [pc, #136]	; (80045a0 <_malloc_trim_r+0x9c>)
 8004516:	4630      	mov	r0, r6
 8004518:	f7ff fd4a 	bl	8003fb0 <__malloc_lock>
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	685d      	ldr	r5, [r3, #4]
 8004520:	f025 0503 	bic.w	r5, r5, #3
 8004524:	1b2c      	subs	r4, r5, r4
 8004526:	3c11      	subs	r4, #17
 8004528:	4444      	add	r4, r8
 800452a:	fbb4 f4f8 	udiv	r4, r4, r8
 800452e:	3c01      	subs	r4, #1
 8004530:	fb08 f404 	mul.w	r4, r8, r4
 8004534:	45a0      	cmp	r8, r4
 8004536:	dd05      	ble.n	8004544 <_malloc_trim_r+0x40>
 8004538:	4630      	mov	r0, r6
 800453a:	f7ff fd3f 	bl	8003fbc <__malloc_unlock>
 800453e:	2000      	movs	r0, #0
 8004540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004544:	2100      	movs	r1, #0
 8004546:	4630      	mov	r0, r6
 8004548:	f7fc fe60 	bl	800120c <_sbrk_r>
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	442b      	add	r3, r5
 8004550:	4298      	cmp	r0, r3
 8004552:	d1f1      	bne.n	8004538 <_malloc_trim_r+0x34>
 8004554:	4630      	mov	r0, r6
 8004556:	4261      	negs	r1, r4
 8004558:	f7fc fe58 	bl	800120c <_sbrk_r>
 800455c:	3001      	adds	r0, #1
 800455e:	d110      	bne.n	8004582 <_malloc_trim_r+0x7e>
 8004560:	2100      	movs	r1, #0
 8004562:	4630      	mov	r0, r6
 8004564:	f7fc fe52 	bl	800120c <_sbrk_r>
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	1a83      	subs	r3, r0, r2
 800456c:	2b0f      	cmp	r3, #15
 800456e:	dde3      	ble.n	8004538 <_malloc_trim_r+0x34>
 8004570:	490c      	ldr	r1, [pc, #48]	; (80045a4 <_malloc_trim_r+0xa0>)
 8004572:	f043 0301 	orr.w	r3, r3, #1
 8004576:	6809      	ldr	r1, [r1, #0]
 8004578:	6053      	str	r3, [r2, #4]
 800457a:	1a40      	subs	r0, r0, r1
 800457c:	490a      	ldr	r1, [pc, #40]	; (80045a8 <_malloc_trim_r+0xa4>)
 800457e:	6008      	str	r0, [r1, #0]
 8004580:	e7da      	b.n	8004538 <_malloc_trim_r+0x34>
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	4a08      	ldr	r2, [pc, #32]	; (80045a8 <_malloc_trim_r+0xa4>)
 8004586:	1b2d      	subs	r5, r5, r4
 8004588:	f045 0501 	orr.w	r5, r5, #1
 800458c:	605d      	str	r5, [r3, #4]
 800458e:	6813      	ldr	r3, [r2, #0]
 8004590:	4630      	mov	r0, r6
 8004592:	1b1b      	subs	r3, r3, r4
 8004594:	6013      	str	r3, [r2, #0]
 8004596:	f7ff fd11 	bl	8003fbc <__malloc_unlock>
 800459a:	2001      	movs	r0, #1
 800459c:	e7d0      	b.n	8004540 <_malloc_trim_r+0x3c>
 800459e:	bf00      	nop
 80045a0:	2000001c 	.word	0x2000001c
 80045a4:	20000424 	.word	0x20000424
 80045a8:	20000af8 	.word	0x20000af8

080045ac <_free_r>:
 80045ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ae:	4605      	mov	r5, r0
 80045b0:	460f      	mov	r7, r1
 80045b2:	2900      	cmp	r1, #0
 80045b4:	f000 80b1 	beq.w	800471a <_free_r+0x16e>
 80045b8:	f7ff fcfa 	bl	8003fb0 <__malloc_lock>
 80045bc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80045c0:	4856      	ldr	r0, [pc, #344]	; (800471c <_free_r+0x170>)
 80045c2:	f022 0401 	bic.w	r4, r2, #1
 80045c6:	f1a7 0308 	sub.w	r3, r7, #8
 80045ca:	eb03 0c04 	add.w	ip, r3, r4
 80045ce:	6881      	ldr	r1, [r0, #8]
 80045d0:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80045d4:	4561      	cmp	r1, ip
 80045d6:	f026 0603 	bic.w	r6, r6, #3
 80045da:	f002 0201 	and.w	r2, r2, #1
 80045de:	d11b      	bne.n	8004618 <_free_r+0x6c>
 80045e0:	4426      	add	r6, r4
 80045e2:	b93a      	cbnz	r2, 80045f4 <_free_r+0x48>
 80045e4:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80045e8:	1a9b      	subs	r3, r3, r2
 80045ea:	4416      	add	r6, r2
 80045ec:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80045f0:	60ca      	str	r2, [r1, #12]
 80045f2:	6091      	str	r1, [r2, #8]
 80045f4:	f046 0201 	orr.w	r2, r6, #1
 80045f8:	605a      	str	r2, [r3, #4]
 80045fa:	6083      	str	r3, [r0, #8]
 80045fc:	4b48      	ldr	r3, [pc, #288]	; (8004720 <_free_r+0x174>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	42b3      	cmp	r3, r6
 8004602:	d804      	bhi.n	800460e <_free_r+0x62>
 8004604:	4b47      	ldr	r3, [pc, #284]	; (8004724 <_free_r+0x178>)
 8004606:	4628      	mov	r0, r5
 8004608:	6819      	ldr	r1, [r3, #0]
 800460a:	f7ff ff7b 	bl	8004504 <_malloc_trim_r>
 800460e:	4628      	mov	r0, r5
 8004610:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004614:	f7ff bcd2 	b.w	8003fbc <__malloc_unlock>
 8004618:	f8cc 6004 	str.w	r6, [ip, #4]
 800461c:	2a00      	cmp	r2, #0
 800461e:	d138      	bne.n	8004692 <_free_r+0xe6>
 8004620:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8004624:	f100 0708 	add.w	r7, r0, #8
 8004628:	1a5b      	subs	r3, r3, r1
 800462a:	440c      	add	r4, r1
 800462c:	6899      	ldr	r1, [r3, #8]
 800462e:	42b9      	cmp	r1, r7
 8004630:	d031      	beq.n	8004696 <_free_r+0xea>
 8004632:	68df      	ldr	r7, [r3, #12]
 8004634:	60cf      	str	r7, [r1, #12]
 8004636:	60b9      	str	r1, [r7, #8]
 8004638:	eb0c 0106 	add.w	r1, ip, r6
 800463c:	6849      	ldr	r1, [r1, #4]
 800463e:	07c9      	lsls	r1, r1, #31
 8004640:	d40b      	bmi.n	800465a <_free_r+0xae>
 8004642:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8004646:	4434      	add	r4, r6
 8004648:	bb3a      	cbnz	r2, 800469a <_free_r+0xee>
 800464a:	4e37      	ldr	r6, [pc, #220]	; (8004728 <_free_r+0x17c>)
 800464c:	42b1      	cmp	r1, r6
 800464e:	d124      	bne.n	800469a <_free_r+0xee>
 8004650:	2201      	movs	r2, #1
 8004652:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004656:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800465a:	f044 0101 	orr.w	r1, r4, #1
 800465e:	6059      	str	r1, [r3, #4]
 8004660:	511c      	str	r4, [r3, r4]
 8004662:	2a00      	cmp	r2, #0
 8004664:	d1d3      	bne.n	800460e <_free_r+0x62>
 8004666:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800466a:	d21b      	bcs.n	80046a4 <_free_r+0xf8>
 800466c:	2101      	movs	r1, #1
 800466e:	08e2      	lsrs	r2, r4, #3
 8004670:	0964      	lsrs	r4, r4, #5
 8004672:	40a1      	lsls	r1, r4
 8004674:	6844      	ldr	r4, [r0, #4]
 8004676:	3201      	adds	r2, #1
 8004678:	4321      	orrs	r1, r4
 800467a:	6041      	str	r1, [r0, #4]
 800467c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8004680:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8004684:	3908      	subs	r1, #8
 8004686:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800468a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800468e:	60e3      	str	r3, [r4, #12]
 8004690:	e7bd      	b.n	800460e <_free_r+0x62>
 8004692:	2200      	movs	r2, #0
 8004694:	e7d0      	b.n	8004638 <_free_r+0x8c>
 8004696:	2201      	movs	r2, #1
 8004698:	e7ce      	b.n	8004638 <_free_r+0x8c>
 800469a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800469e:	60ce      	str	r6, [r1, #12]
 80046a0:	60b1      	str	r1, [r6, #8]
 80046a2:	e7da      	b.n	800465a <_free_r+0xae>
 80046a4:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 80046a8:	ea4f 2254 	mov.w	r2, r4, lsr #9
 80046ac:	d214      	bcs.n	80046d8 <_free_r+0x12c>
 80046ae:	09a2      	lsrs	r2, r4, #6
 80046b0:	3238      	adds	r2, #56	; 0x38
 80046b2:	1c51      	adds	r1, r2, #1
 80046b4:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 80046b8:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 80046bc:	428e      	cmp	r6, r1
 80046be:	d125      	bne.n	800470c <_free_r+0x160>
 80046c0:	2401      	movs	r4, #1
 80046c2:	1092      	asrs	r2, r2, #2
 80046c4:	fa04 f202 	lsl.w	r2, r4, r2
 80046c8:	6844      	ldr	r4, [r0, #4]
 80046ca:	4322      	orrs	r2, r4
 80046cc:	6042      	str	r2, [r0, #4]
 80046ce:	e9c3 1602 	strd	r1, r6, [r3, #8]
 80046d2:	60b3      	str	r3, [r6, #8]
 80046d4:	60cb      	str	r3, [r1, #12]
 80046d6:	e79a      	b.n	800460e <_free_r+0x62>
 80046d8:	2a14      	cmp	r2, #20
 80046da:	d801      	bhi.n	80046e0 <_free_r+0x134>
 80046dc:	325b      	adds	r2, #91	; 0x5b
 80046de:	e7e8      	b.n	80046b2 <_free_r+0x106>
 80046e0:	2a54      	cmp	r2, #84	; 0x54
 80046e2:	d802      	bhi.n	80046ea <_free_r+0x13e>
 80046e4:	0b22      	lsrs	r2, r4, #12
 80046e6:	326e      	adds	r2, #110	; 0x6e
 80046e8:	e7e3      	b.n	80046b2 <_free_r+0x106>
 80046ea:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80046ee:	d802      	bhi.n	80046f6 <_free_r+0x14a>
 80046f0:	0be2      	lsrs	r2, r4, #15
 80046f2:	3277      	adds	r2, #119	; 0x77
 80046f4:	e7dd      	b.n	80046b2 <_free_r+0x106>
 80046f6:	f240 5154 	movw	r1, #1364	; 0x554
 80046fa:	428a      	cmp	r2, r1
 80046fc:	bf96      	itet	ls
 80046fe:	0ca2      	lsrls	r2, r4, #18
 8004700:	227e      	movhi	r2, #126	; 0x7e
 8004702:	327c      	addls	r2, #124	; 0x7c
 8004704:	e7d5      	b.n	80046b2 <_free_r+0x106>
 8004706:	6889      	ldr	r1, [r1, #8]
 8004708:	428e      	cmp	r6, r1
 800470a:	d004      	beq.n	8004716 <_free_r+0x16a>
 800470c:	684a      	ldr	r2, [r1, #4]
 800470e:	f022 0203 	bic.w	r2, r2, #3
 8004712:	42a2      	cmp	r2, r4
 8004714:	d8f7      	bhi.n	8004706 <_free_r+0x15a>
 8004716:	68ce      	ldr	r6, [r1, #12]
 8004718:	e7d9      	b.n	80046ce <_free_r+0x122>
 800471a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800471c:	2000001c 	.word	0x2000001c
 8004720:	20000428 	.word	0x20000428
 8004724:	20000b28 	.word	0x20000b28
 8004728:	20000024 	.word	0x20000024

0800472c <_svfprintf_r>:
 800472c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004730:	b0d3      	sub	sp, #332	; 0x14c
 8004732:	468a      	mov	sl, r1
 8004734:	4693      	mov	fp, r2
 8004736:	461d      	mov	r5, r3
 8004738:	4681      	mov	r9, r0
 800473a:	f003 fccd 	bl	80080d8 <_localeconv_r>
 800473e:	6803      	ldr	r3, [r0, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	9317      	str	r3, [sp, #92]	; 0x5c
 8004744:	f7fb fd04 	bl	8000150 <strlen>
 8004748:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800474c:	9012      	str	r0, [sp, #72]	; 0x48
 800474e:	0618      	lsls	r0, r3, #24
 8004750:	d518      	bpl.n	8004784 <_svfprintf_r+0x58>
 8004752:	f8da 3010 	ldr.w	r3, [sl, #16]
 8004756:	b9ab      	cbnz	r3, 8004784 <_svfprintf_r+0x58>
 8004758:	2140      	movs	r1, #64	; 0x40
 800475a:	4648      	mov	r0, r9
 800475c:	f7ff f9ee 	bl	8003b3c <_malloc_r>
 8004760:	f8ca 0000 	str.w	r0, [sl]
 8004764:	f8ca 0010 	str.w	r0, [sl, #16]
 8004768:	b948      	cbnz	r0, 800477e <_svfprintf_r+0x52>
 800476a:	230c      	movs	r3, #12
 800476c:	f8c9 3000 	str.w	r3, [r9]
 8004770:	f04f 33ff 	mov.w	r3, #4294967295
 8004774:	930f      	str	r3, [sp, #60]	; 0x3c
 8004776:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004778:	b053      	add	sp, #332	; 0x14c
 800477a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800477e:	2340      	movs	r3, #64	; 0x40
 8004780:	f8ca 3014 	str.w	r3, [sl, #20]
 8004784:	2300      	movs	r3, #0
 8004786:	2200      	movs	r2, #0
 8004788:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 800478c:	9309      	str	r3, [sp, #36]	; 0x24
 800478e:	2300      	movs	r3, #0
 8004790:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004794:	2300      	movs	r3, #0
 8004796:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 800479a:	ac29      	add	r4, sp, #164	; 0xa4
 800479c:	9426      	str	r4, [sp, #152]	; 0x98
 800479e:	930d      	str	r3, [sp, #52]	; 0x34
 80047a0:	9315      	str	r3, [sp, #84]	; 0x54
 80047a2:	9318      	str	r3, [sp, #96]	; 0x60
 80047a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80047a6:	465b      	mov	r3, fp
 80047a8:	461e      	mov	r6, r3
 80047aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047ae:	b10a      	cbz	r2, 80047b4 <_svfprintf_r+0x88>
 80047b0:	2a25      	cmp	r2, #37	; 0x25
 80047b2:	d1f9      	bne.n	80047a8 <_svfprintf_r+0x7c>
 80047b4:	ebb6 070b 	subs.w	r7, r6, fp
 80047b8:	d00d      	beq.n	80047d6 <_svfprintf_r+0xaa>
 80047ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80047bc:	e9c4 b700 	strd	fp, r7, [r4]
 80047c0:	443b      	add	r3, r7
 80047c2:	9328      	str	r3, [sp, #160]	; 0xa0
 80047c4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80047c6:	3301      	adds	r3, #1
 80047c8:	2b07      	cmp	r3, #7
 80047ca:	9327      	str	r3, [sp, #156]	; 0x9c
 80047cc:	dc79      	bgt.n	80048c2 <_svfprintf_r+0x196>
 80047ce:	3408      	adds	r4, #8
 80047d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80047d2:	443b      	add	r3, r7
 80047d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80047d6:	7833      	ldrb	r3, [r6, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f001 8133 	beq.w	8005a44 <_svfprintf_r+0x1318>
 80047de:	2300      	movs	r3, #0
 80047e0:	f04f 32ff 	mov.w	r2, #4294967295
 80047e4:	4698      	mov	r8, r3
 80047e6:	270a      	movs	r7, #10
 80047e8:	212b      	movs	r1, #43	; 0x2b
 80047ea:	3601      	adds	r6, #1
 80047ec:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80047f0:	9207      	str	r2, [sp, #28]
 80047f2:	9313      	str	r3, [sp, #76]	; 0x4c
 80047f4:	4633      	mov	r3, r6
 80047f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047fa:	920b      	str	r2, [sp, #44]	; 0x2c
 80047fc:	930e      	str	r3, [sp, #56]	; 0x38
 80047fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004800:	3b20      	subs	r3, #32
 8004802:	2b5a      	cmp	r3, #90	; 0x5a
 8004804:	f200 85a6 	bhi.w	8005354 <_svfprintf_r+0xc28>
 8004808:	e8df f013 	tbh	[pc, r3, lsl #1]
 800480c:	05a4007e 	.word	0x05a4007e
 8004810:	008605a4 	.word	0x008605a4
 8004814:	05a405a4 	.word	0x05a405a4
 8004818:	006505a4 	.word	0x006505a4
 800481c:	05a405a4 	.word	0x05a405a4
 8004820:	00930089 	.word	0x00930089
 8004824:	009005a4 	.word	0x009005a4
 8004828:	05a40096 	.word	0x05a40096
 800482c:	00b500b2 	.word	0x00b500b2
 8004830:	00b500b5 	.word	0x00b500b5
 8004834:	00b500b5 	.word	0x00b500b5
 8004838:	00b500b5 	.word	0x00b500b5
 800483c:	00b500b5 	.word	0x00b500b5
 8004840:	05a405a4 	.word	0x05a405a4
 8004844:	05a405a4 	.word	0x05a405a4
 8004848:	05a405a4 	.word	0x05a405a4
 800484c:	012405a4 	.word	0x012405a4
 8004850:	00e205a4 	.word	0x00e205a4
 8004854:	012400f5 	.word	0x012400f5
 8004858:	01240124 	.word	0x01240124
 800485c:	05a405a4 	.word	0x05a405a4
 8004860:	05a405a4 	.word	0x05a405a4
 8004864:	05a400c5 	.word	0x05a400c5
 8004868:	048305a4 	.word	0x048305a4
 800486c:	05a405a4 	.word	0x05a405a4
 8004870:	04cd05a4 	.word	0x04cd05a4
 8004874:	04ee05a4 	.word	0x04ee05a4
 8004878:	05a405a4 	.word	0x05a405a4
 800487c:	05a40510 	.word	0x05a40510
 8004880:	05a405a4 	.word	0x05a405a4
 8004884:	05a405a4 	.word	0x05a405a4
 8004888:	05a405a4 	.word	0x05a405a4
 800488c:	012405a4 	.word	0x012405a4
 8004890:	00e205a4 	.word	0x00e205a4
 8004894:	012400f7 	.word	0x012400f7
 8004898:	01240124 	.word	0x01240124
 800489c:	00f700c8 	.word	0x00f700c8
 80048a0:	05a400dc 	.word	0x05a400dc
 80048a4:	05a400d5 	.word	0x05a400d5
 80048a8:	0485045e 	.word	0x0485045e
 80048ac:	00dc04bc 	.word	0x00dc04bc
 80048b0:	04cd05a4 	.word	0x04cd05a4
 80048b4:	04f0007c 	.word	0x04f0007c
 80048b8:	05a405a4 	.word	0x05a405a4
 80048bc:	05a4052f 	.word	0x05a4052f
 80048c0:	007c      	.short	0x007c
 80048c2:	4651      	mov	r1, sl
 80048c4:	4648      	mov	r0, r9
 80048c6:	aa26      	add	r2, sp, #152	; 0x98
 80048c8:	f005 f82c 	bl	8009924 <__ssprint_r>
 80048cc:	2800      	cmp	r0, #0
 80048ce:	f040 812d 	bne.w	8004b2c <_svfprintf_r+0x400>
 80048d2:	ac29      	add	r4, sp, #164	; 0xa4
 80048d4:	e77c      	b.n	80047d0 <_svfprintf_r+0xa4>
 80048d6:	4648      	mov	r0, r9
 80048d8:	f003 fbfe 	bl	80080d8 <_localeconv_r>
 80048dc:	6843      	ldr	r3, [r0, #4]
 80048de:	4618      	mov	r0, r3
 80048e0:	9318      	str	r3, [sp, #96]	; 0x60
 80048e2:	f7fb fc35 	bl	8000150 <strlen>
 80048e6:	9015      	str	r0, [sp, #84]	; 0x54
 80048e8:	4648      	mov	r0, r9
 80048ea:	f003 fbf5 	bl	80080d8 <_localeconv_r>
 80048ee:	6883      	ldr	r3, [r0, #8]
 80048f0:	212b      	movs	r1, #43	; 0x2b
 80048f2:	930d      	str	r3, [sp, #52]	; 0x34
 80048f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80048f6:	b12b      	cbz	r3, 8004904 <_svfprintf_r+0x1d8>
 80048f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048fa:	b11b      	cbz	r3, 8004904 <_svfprintf_r+0x1d8>
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	b10b      	cbz	r3, 8004904 <_svfprintf_r+0x1d8>
 8004900:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8004904:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8004906:	e775      	b.n	80047f4 <_svfprintf_r+0xc8>
 8004908:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1f9      	bne.n	8004904 <_svfprintf_r+0x1d8>
 8004910:	2320      	movs	r3, #32
 8004912:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004916:	e7f5      	b.n	8004904 <_svfprintf_r+0x1d8>
 8004918:	f048 0801 	orr.w	r8, r8, #1
 800491c:	e7f2      	b.n	8004904 <_svfprintf_r+0x1d8>
 800491e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004922:	2b00      	cmp	r3, #0
 8004924:	9313      	str	r3, [sp, #76]	; 0x4c
 8004926:	daed      	bge.n	8004904 <_svfprintf_r+0x1d8>
 8004928:	425b      	negs	r3, r3
 800492a:	9313      	str	r3, [sp, #76]	; 0x4c
 800492c:	f048 0804 	orr.w	r8, r8, #4
 8004930:	e7e8      	b.n	8004904 <_svfprintf_r+0x1d8>
 8004932:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8004936:	e7e5      	b.n	8004904 <_svfprintf_r+0x1d8>
 8004938:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800493a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800493e:	2a2a      	cmp	r2, #42	; 0x2a
 8004940:	920b      	str	r2, [sp, #44]	; 0x2c
 8004942:	d112      	bne.n	800496a <_svfprintf_r+0x23e>
 8004944:	f855 2b04 	ldr.w	r2, [r5], #4
 8004948:	930e      	str	r3, [sp, #56]	; 0x38
 800494a:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 800494e:	9207      	str	r2, [sp, #28]
 8004950:	e7d8      	b.n	8004904 <_svfprintf_r+0x1d8>
 8004952:	9807      	ldr	r0, [sp, #28]
 8004954:	fb07 2200 	mla	r2, r7, r0, r2
 8004958:	9207      	str	r2, [sp, #28]
 800495a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800495e:	920b      	str	r2, [sp, #44]	; 0x2c
 8004960:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004962:	3a30      	subs	r2, #48	; 0x30
 8004964:	2a09      	cmp	r2, #9
 8004966:	d9f4      	bls.n	8004952 <_svfprintf_r+0x226>
 8004968:	e748      	b.n	80047fc <_svfprintf_r+0xd0>
 800496a:	2200      	movs	r2, #0
 800496c:	9207      	str	r2, [sp, #28]
 800496e:	e7f7      	b.n	8004960 <_svfprintf_r+0x234>
 8004970:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8004974:	e7c6      	b.n	8004904 <_svfprintf_r+0x1d8>
 8004976:	2200      	movs	r2, #0
 8004978:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800497a:	9213      	str	r2, [sp, #76]	; 0x4c
 800497c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800497e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004980:	3a30      	subs	r2, #48	; 0x30
 8004982:	fb07 2200 	mla	r2, r7, r0, r2
 8004986:	9213      	str	r2, [sp, #76]	; 0x4c
 8004988:	f813 2b01 	ldrb.w	r2, [r3], #1
 800498c:	920b      	str	r2, [sp, #44]	; 0x2c
 800498e:	3a30      	subs	r2, #48	; 0x30
 8004990:	2a09      	cmp	r2, #9
 8004992:	d9f3      	bls.n	800497c <_svfprintf_r+0x250>
 8004994:	e732      	b.n	80047fc <_svfprintf_r+0xd0>
 8004996:	f048 0808 	orr.w	r8, r8, #8
 800499a:	e7b3      	b.n	8004904 <_svfprintf_r+0x1d8>
 800499c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	2b68      	cmp	r3, #104	; 0x68
 80049a2:	bf01      	itttt	eq
 80049a4:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 80049a6:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80049aa:	3301      	addeq	r3, #1
 80049ac:	930e      	streq	r3, [sp, #56]	; 0x38
 80049ae:	bf18      	it	ne
 80049b0:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80049b4:	e7a6      	b.n	8004904 <_svfprintf_r+0x1d8>
 80049b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	2b6c      	cmp	r3, #108	; 0x6c
 80049bc:	d105      	bne.n	80049ca <_svfprintf_r+0x29e>
 80049be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049c0:	3301      	adds	r3, #1
 80049c2:	930e      	str	r3, [sp, #56]	; 0x38
 80049c4:	f048 0820 	orr.w	r8, r8, #32
 80049c8:	e79c      	b.n	8004904 <_svfprintf_r+0x1d8>
 80049ca:	f048 0810 	orr.w	r8, r8, #16
 80049ce:	e799      	b.n	8004904 <_svfprintf_r+0x1d8>
 80049d0:	462a      	mov	r2, r5
 80049d2:	f852 3b04 	ldr.w	r3, [r2], #4
 80049d6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80049da:	2300      	movs	r3, #0
 80049dc:	920a      	str	r2, [sp, #40]	; 0x28
 80049de:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80049e2:	2700      	movs	r7, #0
 80049e4:	9308      	str	r3, [sp, #32]
 80049e6:	2301      	movs	r3, #1
 80049e8:	463e      	mov	r6, r7
 80049ea:	463d      	mov	r5, r7
 80049ec:	9307      	str	r3, [sp, #28]
 80049ee:	970c      	str	r7, [sp, #48]	; 0x30
 80049f0:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 80049f4:	e1b0      	b.n	8004d58 <_svfprintf_r+0x62c>
 80049f6:	f048 0810 	orr.w	r8, r8, #16
 80049fa:	f018 0f20 	tst.w	r8, #32
 80049fe:	d011      	beq.n	8004a24 <_svfprintf_r+0x2f8>
 8004a00:	3507      	adds	r5, #7
 8004a02:	f025 0307 	bic.w	r3, r5, #7
 8004a06:	461a      	mov	r2, r3
 8004a08:	f852 5b08 	ldr.w	r5, [r2], #8
 8004a0c:	685e      	ldr	r6, [r3, #4]
 8004a0e:	920a      	str	r2, [sp, #40]	; 0x28
 8004a10:	2e00      	cmp	r6, #0
 8004a12:	da05      	bge.n	8004a20 <_svfprintf_r+0x2f4>
 8004a14:	232d      	movs	r3, #45	; 0x2d
 8004a16:	426d      	negs	r5, r5
 8004a18:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8004a1c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004a20:	2301      	movs	r3, #1
 8004a22:	e389      	b.n	8005138 <_svfprintf_r+0xa0c>
 8004a24:	462b      	mov	r3, r5
 8004a26:	f853 6b04 	ldr.w	r6, [r3], #4
 8004a2a:	f018 0f10 	tst.w	r8, #16
 8004a2e:	930a      	str	r3, [sp, #40]	; 0x28
 8004a30:	d002      	beq.n	8004a38 <_svfprintf_r+0x30c>
 8004a32:	4635      	mov	r5, r6
 8004a34:	17f6      	asrs	r6, r6, #31
 8004a36:	e7eb      	b.n	8004a10 <_svfprintf_r+0x2e4>
 8004a38:	f018 0f40 	tst.w	r8, #64	; 0x40
 8004a3c:	d003      	beq.n	8004a46 <_svfprintf_r+0x31a>
 8004a3e:	b235      	sxth	r5, r6
 8004a40:	f346 36c0 	sbfx	r6, r6, #15, #1
 8004a44:	e7e4      	b.n	8004a10 <_svfprintf_r+0x2e4>
 8004a46:	f418 7f00 	tst.w	r8, #512	; 0x200
 8004a4a:	d0f2      	beq.n	8004a32 <_svfprintf_r+0x306>
 8004a4c:	b275      	sxtb	r5, r6
 8004a4e:	f346 16c0 	sbfx	r6, r6, #7, #1
 8004a52:	e7dd      	b.n	8004a10 <_svfprintf_r+0x2e4>
 8004a54:	3507      	adds	r5, #7
 8004a56:	f025 0307 	bic.w	r3, r5, #7
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8004a60:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004a64:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8004a68:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004a6c:	910a      	str	r1, [sp, #40]	; 0x28
 8004a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a72:	4630      	mov	r0, r6
 8004a74:	4629      	mov	r1, r5
 8004a76:	4b3a      	ldr	r3, [pc, #232]	; (8004b60 <_svfprintf_r+0x434>)
 8004a78:	f7fb ffc8 	bl	8000a0c <__aeabi_dcmpun>
 8004a7c:	bb18      	cbnz	r0, 8004ac6 <_svfprintf_r+0x39a>
 8004a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a82:	4630      	mov	r0, r6
 8004a84:	4629      	mov	r1, r5
 8004a86:	4b36      	ldr	r3, [pc, #216]	; (8004b60 <_svfprintf_r+0x434>)
 8004a88:	f7fb ffa2 	bl	80009d0 <__aeabi_dcmple>
 8004a8c:	b9d8      	cbnz	r0, 8004ac6 <_svfprintf_r+0x39a>
 8004a8e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a92:	2200      	movs	r2, #0
 8004a94:	2300      	movs	r3, #0
 8004a96:	f7fb ff91 	bl	80009bc <__aeabi_dcmplt>
 8004a9a:	b110      	cbz	r0, 8004aa2 <_svfprintf_r+0x376>
 8004a9c:	232d      	movs	r3, #45	; 0x2d
 8004a9e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004aa2:	4a30      	ldr	r2, [pc, #192]	; (8004b64 <_svfprintf_r+0x438>)
 8004aa4:	4b30      	ldr	r3, [pc, #192]	; (8004b68 <_svfprintf_r+0x43c>)
 8004aa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004aa8:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8004aac:	2947      	cmp	r1, #71	; 0x47
 8004aae:	bfd4      	ite	le
 8004ab0:	4693      	movle	fp, r2
 8004ab2:	469b      	movgt	fp, r3
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	e9cd 3107 	strd	r3, r1, [sp, #28]
 8004abc:	2700      	movs	r7, #0
 8004abe:	463e      	mov	r6, r7
 8004ac0:	463b      	mov	r3, r7
 8004ac2:	f000 bff9 	b.w	8005ab8 <_svfprintf_r+0x138c>
 8004ac6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004aca:	4610      	mov	r0, r2
 8004acc:	4619      	mov	r1, r3
 8004ace:	f7fb ff9d 	bl	8000a0c <__aeabi_dcmpun>
 8004ad2:	b140      	cbz	r0, 8004ae6 <_svfprintf_r+0x3ba>
 8004ad4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004ad6:	4a25      	ldr	r2, [pc, #148]	; (8004b6c <_svfprintf_r+0x440>)
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	bfbc      	itt	lt
 8004adc:	232d      	movlt	r3, #45	; 0x2d
 8004ade:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8004ae2:	4b23      	ldr	r3, [pc, #140]	; (8004b70 <_svfprintf_r+0x444>)
 8004ae4:	e7df      	b.n	8004aa6 <_svfprintf_r+0x37a>
 8004ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ae8:	f023 0320 	bic.w	r3, r3, #32
 8004aec:	2b41      	cmp	r3, #65	; 0x41
 8004aee:	930c      	str	r3, [sp, #48]	; 0x30
 8004af0:	d125      	bne.n	8004b3e <_svfprintf_r+0x412>
 8004af2:	2330      	movs	r3, #48	; 0x30
 8004af4:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8004af8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004afa:	f048 0802 	orr.w	r8, r8, #2
 8004afe:	2b61      	cmp	r3, #97	; 0x61
 8004b00:	bf0c      	ite	eq
 8004b02:	2378      	moveq	r3, #120	; 0x78
 8004b04:	2358      	movne	r3, #88	; 0x58
 8004b06:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8004b0a:	9b07      	ldr	r3, [sp, #28]
 8004b0c:	2b63      	cmp	r3, #99	; 0x63
 8004b0e:	dd31      	ble.n	8004b74 <_svfprintf_r+0x448>
 8004b10:	4648      	mov	r0, r9
 8004b12:	1c59      	adds	r1, r3, #1
 8004b14:	f7ff f812 	bl	8003b3c <_malloc_r>
 8004b18:	4683      	mov	fp, r0
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	f040 81f8 	bne.w	8004f10 <_svfprintf_r+0x7e4>
 8004b20:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004b24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b28:	f8aa 300c 	strh.w	r3, [sl, #12]
 8004b2c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004b30:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004b34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b36:	bf18      	it	ne
 8004b38:	f04f 33ff 	movne.w	r3, #4294967295
 8004b3c:	e61a      	b.n	8004774 <_svfprintf_r+0x48>
 8004b3e:	9b07      	ldr	r3, [sp, #28]
 8004b40:	3301      	adds	r3, #1
 8004b42:	f000 81e7 	beq.w	8004f14 <_svfprintf_r+0x7e8>
 8004b46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b48:	2b47      	cmp	r3, #71	; 0x47
 8004b4a:	f040 81e6 	bne.w	8004f1a <_svfprintf_r+0x7ee>
 8004b4e:	9b07      	ldr	r3, [sp, #28]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f040 81e2 	bne.w	8004f1a <_svfprintf_r+0x7ee>
 8004b56:	9308      	str	r3, [sp, #32]
 8004b58:	2301      	movs	r3, #1
 8004b5a:	9307      	str	r3, [sp, #28]
 8004b5c:	e00d      	b.n	8004b7a <_svfprintf_r+0x44e>
 8004b5e:	bf00      	nop
 8004b60:	7fefffff 	.word	0x7fefffff
 8004b64:	0800a244 	.word	0x0800a244
 8004b68:	0800a248 	.word	0x0800a248
 8004b6c:	0800a24c 	.word	0x0800a24c
 8004b70:	0800a250 	.word	0x0800a250
 8004b74:	9008      	str	r0, [sp, #32]
 8004b76:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8004b7a:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8004b7e:	9314      	str	r3, [sp, #80]	; 0x50
 8004b80:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8004b84:	1e1d      	subs	r5, r3, #0
 8004b86:	bfae      	itee	ge
 8004b88:	2300      	movge	r3, #0
 8004b8a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8004b8e:	232d      	movlt	r3, #45	; 0x2d
 8004b90:	931c      	str	r3, [sp, #112]	; 0x70
 8004b92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b94:	2b41      	cmp	r3, #65	; 0x41
 8004b96:	f040 81d8 	bne.w	8004f4a <_svfprintf_r+0x81e>
 8004b9a:	4638      	mov	r0, r7
 8004b9c:	aa20      	add	r2, sp, #128	; 0x80
 8004b9e:	4629      	mov	r1, r5
 8004ba0:	f003 faf0 	bl	8008184 <frexp>
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004baa:	f7fb fc95 	bl	80004d8 <__aeabi_dmul>
 8004bae:	2200      	movs	r2, #0
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	4606      	mov	r6, r0
 8004bb4:	460f      	mov	r7, r1
 8004bb6:	f7fb fef7 	bl	80009a8 <__aeabi_dcmpeq>
 8004bba:	b108      	cbz	r0, 8004bc0 <_svfprintf_r+0x494>
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	9320      	str	r3, [sp, #128]	; 0x80
 8004bc0:	4bad      	ldr	r3, [pc, #692]	; (8004e78 <_svfprintf_r+0x74c>)
 8004bc2:	4aae      	ldr	r2, [pc, #696]	; (8004e7c <_svfprintf_r+0x750>)
 8004bc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bc6:	465d      	mov	r5, fp
 8004bc8:	2961      	cmp	r1, #97	; 0x61
 8004bca:	bf18      	it	ne
 8004bcc:	461a      	movne	r2, r3
 8004bce:	9b07      	ldr	r3, [sp, #28]
 8004bd0:	921b      	str	r2, [sp, #108]	; 0x6c
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	9309      	str	r3, [sp, #36]	; 0x24
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	4ba9      	ldr	r3, [pc, #676]	; (8004e80 <_svfprintf_r+0x754>)
 8004bda:	4630      	mov	r0, r6
 8004bdc:	4639      	mov	r1, r7
 8004bde:	f7fb fc7b 	bl	80004d8 <__aeabi_dmul>
 8004be2:	460f      	mov	r7, r1
 8004be4:	4606      	mov	r6, r0
 8004be6:	f7fb ff27 	bl	8000a38 <__aeabi_d2iz>
 8004bea:	901d      	str	r0, [sp, #116]	; 0x74
 8004bec:	f7fb fc0a 	bl	8000404 <__aeabi_i2d>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	4630      	mov	r0, r6
 8004bf6:	4639      	mov	r1, r7
 8004bf8:	f7fb fab6 	bl	8000168 <__aeabi_dsub>
 8004bfc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004bfe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004c00:	4606      	mov	r6, r0
 8004c02:	5c9b      	ldrb	r3, [r3, r2]
 8004c04:	460f      	mov	r7, r1
 8004c06:	f805 3b01 	strb.w	r3, [r5], #1
 8004c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	9316      	str	r3, [sp, #88]	; 0x58
 8004c10:	d007      	beq.n	8004c22 <_svfprintf_r+0x4f6>
 8004c12:	3b01      	subs	r3, #1
 8004c14:	9309      	str	r3, [sp, #36]	; 0x24
 8004c16:	2200      	movs	r2, #0
 8004c18:	2300      	movs	r3, #0
 8004c1a:	f7fb fec5 	bl	80009a8 <__aeabi_dcmpeq>
 8004c1e:	2800      	cmp	r0, #0
 8004c20:	d0d9      	beq.n	8004bd6 <_svfprintf_r+0x4aa>
 8004c22:	2200      	movs	r2, #0
 8004c24:	4630      	mov	r0, r6
 8004c26:	4639      	mov	r1, r7
 8004c28:	4b96      	ldr	r3, [pc, #600]	; (8004e84 <_svfprintf_r+0x758>)
 8004c2a:	f7fb fee5 	bl	80009f8 <__aeabi_dcmpgt>
 8004c2e:	b960      	cbnz	r0, 8004c4a <_svfprintf_r+0x51e>
 8004c30:	2200      	movs	r2, #0
 8004c32:	4630      	mov	r0, r6
 8004c34:	4639      	mov	r1, r7
 8004c36:	4b93      	ldr	r3, [pc, #588]	; (8004e84 <_svfprintf_r+0x758>)
 8004c38:	f7fb feb6 	bl	80009a8 <__aeabi_dcmpeq>
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	f000 817f 	beq.w	8004f40 <_svfprintf_r+0x814>
 8004c42:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004c44:	07db      	lsls	r3, r3, #31
 8004c46:	f140 817b 	bpl.w	8004f40 <_svfprintf_r+0x814>
 8004c4a:	2030      	movs	r0, #48	; 0x30
 8004c4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004c4e:	9524      	str	r5, [sp, #144]	; 0x90
 8004c50:	7bd9      	ldrb	r1, [r3, #15]
 8004c52:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004c54:	1e53      	subs	r3, r2, #1
 8004c56:	9324      	str	r3, [sp, #144]	; 0x90
 8004c58:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8004c5c:	428b      	cmp	r3, r1
 8004c5e:	f000 815e 	beq.w	8004f1e <_svfprintf_r+0x7f2>
 8004c62:	2b39      	cmp	r3, #57	; 0x39
 8004c64:	bf0b      	itete	eq
 8004c66:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8004c68:	3301      	addne	r3, #1
 8004c6a:	7a9b      	ldrbeq	r3, [r3, #10]
 8004c6c:	b2db      	uxtbne	r3, r3
 8004c6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004c72:	eba5 030b 	sub.w	r3, r5, fp
 8004c76:	9309      	str	r3, [sp, #36]	; 0x24
 8004c78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004c7a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004c7c:	2b47      	cmp	r3, #71	; 0x47
 8004c7e:	f040 81b3 	bne.w	8004fe8 <_svfprintf_r+0x8bc>
 8004c82:	1cef      	adds	r7, r5, #3
 8004c84:	db03      	blt.n	8004c8e <_svfprintf_r+0x562>
 8004c86:	9b07      	ldr	r3, [sp, #28]
 8004c88:	42ab      	cmp	r3, r5
 8004c8a:	f280 81d3 	bge.w	8005034 <_svfprintf_r+0x908>
 8004c8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c90:	3b02      	subs	r3, #2
 8004c92:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c96:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8004c9a:	f021 0120 	bic.w	r1, r1, #32
 8004c9e:	2941      	cmp	r1, #65	; 0x41
 8004ca0:	bf08      	it	eq
 8004ca2:	320f      	addeq	r2, #15
 8004ca4:	f105 33ff 	add.w	r3, r5, #4294967295
 8004ca8:	bf06      	itte	eq
 8004caa:	b2d2      	uxtbeq	r2, r2
 8004cac:	2101      	moveq	r1, #1
 8004cae:	2100      	movne	r1, #0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8004cb6:	bfb4      	ite	lt
 8004cb8:	222d      	movlt	r2, #45	; 0x2d
 8004cba:	222b      	movge	r2, #43	; 0x2b
 8004cbc:	9320      	str	r3, [sp, #128]	; 0x80
 8004cbe:	bfb8      	it	lt
 8004cc0:	f1c5 0301 	rsblt	r3, r5, #1
 8004cc4:	2b09      	cmp	r3, #9
 8004cc6:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8004cca:	f340 81a6 	ble.w	800501a <_svfprintf_r+0x8ee>
 8004cce:	260a      	movs	r6, #10
 8004cd0:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8004cd4:	fb93 f5f6 	sdiv	r5, r3, r6
 8004cd8:	4602      	mov	r2, r0
 8004cda:	fb06 3115 	mls	r1, r6, r5, r3
 8004cde:	3130      	adds	r1, #48	; 0x30
 8004ce0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	2963      	cmp	r1, #99	; 0x63
 8004ce8:	462b      	mov	r3, r5
 8004cea:	f100 30ff 	add.w	r0, r0, #4294967295
 8004cee:	dcf1      	bgt.n	8004cd4 <_svfprintf_r+0x5a8>
 8004cf0:	3330      	adds	r3, #48	; 0x30
 8004cf2:	1e91      	subs	r1, r2, #2
 8004cf4:	f800 3c01 	strb.w	r3, [r0, #-1]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	f10d 0589 	add.w	r5, sp, #137	; 0x89
 8004cfe:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8004d02:	4283      	cmp	r3, r0
 8004d04:	f0c0 8184 	bcc.w	8005010 <_svfprintf_r+0x8e4>
 8004d08:	f10d 0399 	add.w	r3, sp, #153	; 0x99
 8004d0c:	1a9b      	subs	r3, r3, r2
 8004d0e:	4281      	cmp	r1, r0
 8004d10:	bf88      	it	hi
 8004d12:	2300      	movhi	r3, #0
 8004d14:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8004d18:	441a      	add	r2, r3
 8004d1a:	ab22      	add	r3, sp, #136	; 0x88
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d20:	9319      	str	r3, [sp, #100]	; 0x64
 8004d22:	2a01      	cmp	r2, #1
 8004d24:	4413      	add	r3, r2
 8004d26:	9307      	str	r3, [sp, #28]
 8004d28:	dc02      	bgt.n	8004d30 <_svfprintf_r+0x604>
 8004d2a:	f018 0f01 	tst.w	r8, #1
 8004d2e:	d003      	beq.n	8004d38 <_svfprintf_r+0x60c>
 8004d30:	9b07      	ldr	r3, [sp, #28]
 8004d32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004d34:	4413      	add	r3, r2
 8004d36:	9307      	str	r3, [sp, #28]
 8004d38:	2600      	movs	r6, #0
 8004d3a:	4635      	mov	r5, r6
 8004d3c:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8004d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d44:	9314      	str	r3, [sp, #80]	; 0x50
 8004d46:	960c      	str	r6, [sp, #48]	; 0x30
 8004d48:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004d4a:	b113      	cbz	r3, 8004d52 <_svfprintf_r+0x626>
 8004d4c:	232d      	movs	r3, #45	; 0x2d
 8004d4e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004d52:	2700      	movs	r7, #0
 8004d54:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004d58:	9b07      	ldr	r3, [sp, #28]
 8004d5a:	42bb      	cmp	r3, r7
 8004d5c:	bfb8      	it	lt
 8004d5e:	463b      	movlt	r3, r7
 8004d60:	9314      	str	r3, [sp, #80]	; 0x50
 8004d62:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8004d66:	b113      	cbz	r3, 8004d6e <_svfprintf_r+0x642>
 8004d68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	9314      	str	r3, [sp, #80]	; 0x50
 8004d6e:	f018 0302 	ands.w	r3, r8, #2
 8004d72:	931b      	str	r3, [sp, #108]	; 0x6c
 8004d74:	bf1e      	ittt	ne
 8004d76:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 8004d78:	3302      	addne	r3, #2
 8004d7a:	9314      	strne	r3, [sp, #80]	; 0x50
 8004d7c:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8004d80:	931c      	str	r3, [sp, #112]	; 0x70
 8004d82:	d121      	bne.n	8004dc8 <_svfprintf_r+0x69c>
 8004d84:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8004d88:	1a9b      	subs	r3, r3, r2
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	9316      	str	r3, [sp, #88]	; 0x58
 8004d8e:	dd1b      	ble.n	8004dc8 <_svfprintf_r+0x69c>
 8004d90:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8004d94:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004d96:	3201      	adds	r2, #1
 8004d98:	2810      	cmp	r0, #16
 8004d9a:	483b      	ldr	r0, [pc, #236]	; (8004e88 <_svfprintf_r+0x75c>)
 8004d9c:	f104 0108 	add.w	r1, r4, #8
 8004da0:	6020      	str	r0, [r4, #0]
 8004da2:	f300 82e6 	bgt.w	8005372 <_svfprintf_r+0xc46>
 8004da6:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004da8:	2a07      	cmp	r2, #7
 8004daa:	4403      	add	r3, r0
 8004dac:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8004db0:	6060      	str	r0, [r4, #4]
 8004db2:	f340 82f3 	ble.w	800539c <_svfprintf_r+0xc70>
 8004db6:	4651      	mov	r1, sl
 8004db8:	4648      	mov	r0, r9
 8004dba:	aa26      	add	r2, sp, #152	; 0x98
 8004dbc:	f004 fdb2 	bl	8009924 <__ssprint_r>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	f040 861d 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8004dc6:	ac29      	add	r4, sp, #164	; 0xa4
 8004dc8:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 8004dcc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004dce:	b16a      	cbz	r2, 8004dec <_svfprintf_r+0x6c0>
 8004dd0:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8004dd4:	6022      	str	r2, [r4, #0]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	4413      	add	r3, r2
 8004dda:	9328      	str	r3, [sp, #160]	; 0xa0
 8004ddc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004dde:	6062      	str	r2, [r4, #4]
 8004de0:	4413      	add	r3, r2
 8004de2:	2b07      	cmp	r3, #7
 8004de4:	9327      	str	r3, [sp, #156]	; 0x9c
 8004de6:	f300 82db 	bgt.w	80053a0 <_svfprintf_r+0xc74>
 8004dea:	3408      	adds	r4, #8
 8004dec:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004dee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004df0:	b162      	cbz	r2, 8004e0c <_svfprintf_r+0x6e0>
 8004df2:	aa1f      	add	r2, sp, #124	; 0x7c
 8004df4:	6022      	str	r2, [r4, #0]
 8004df6:	2202      	movs	r2, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	9328      	str	r3, [sp, #160]	; 0xa0
 8004dfc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004dfe:	6062      	str	r2, [r4, #4]
 8004e00:	3301      	adds	r3, #1
 8004e02:	2b07      	cmp	r3, #7
 8004e04:	9327      	str	r3, [sp, #156]	; 0x9c
 8004e06:	f300 82d5 	bgt.w	80053b4 <_svfprintf_r+0xc88>
 8004e0a:	3408      	adds	r4, #8
 8004e0c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004e0e:	2b80      	cmp	r3, #128	; 0x80
 8004e10:	d121      	bne.n	8004e56 <_svfprintf_r+0x72a>
 8004e12:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8004e16:	1a9b      	subs	r3, r3, r2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	9316      	str	r3, [sp, #88]	; 0x58
 8004e1c:	dd1b      	ble.n	8004e56 <_svfprintf_r+0x72a>
 8004e1e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8004e22:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004e24:	3201      	adds	r2, #1
 8004e26:	2810      	cmp	r0, #16
 8004e28:	4818      	ldr	r0, [pc, #96]	; (8004e8c <_svfprintf_r+0x760>)
 8004e2a:	f104 0108 	add.w	r1, r4, #8
 8004e2e:	6020      	str	r0, [r4, #0]
 8004e30:	f300 82ca 	bgt.w	80053c8 <_svfprintf_r+0xc9c>
 8004e34:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004e36:	2a07      	cmp	r2, #7
 8004e38:	4403      	add	r3, r0
 8004e3a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8004e3e:	6060      	str	r0, [r4, #4]
 8004e40:	f340 82d7 	ble.w	80053f2 <_svfprintf_r+0xcc6>
 8004e44:	4651      	mov	r1, sl
 8004e46:	4648      	mov	r0, r9
 8004e48:	aa26      	add	r2, sp, #152	; 0x98
 8004e4a:	f004 fd6b 	bl	8009924 <__ssprint_r>
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	f040 85d6 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8004e54:	ac29      	add	r4, sp, #164	; 0xa4
 8004e56:	9b07      	ldr	r3, [sp, #28]
 8004e58:	1aff      	subs	r7, r7, r3
 8004e5a:	2f00      	cmp	r7, #0
 8004e5c:	dd28      	ble.n	8004eb0 <_svfprintf_r+0x784>
 8004e5e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8004e62:	480a      	ldr	r0, [pc, #40]	; (8004e8c <_svfprintf_r+0x760>)
 8004e64:	2f10      	cmp	r7, #16
 8004e66:	f103 0301 	add.w	r3, r3, #1
 8004e6a:	f104 0108 	add.w	r1, r4, #8
 8004e6e:	6020      	str	r0, [r4, #0]
 8004e70:	f300 82c1 	bgt.w	80053f6 <_svfprintf_r+0xcca>
 8004e74:	e00c      	b.n	8004e90 <_svfprintf_r+0x764>
 8004e76:	bf00      	nop
 8004e78:	0800a265 	.word	0x0800a265
 8004e7c:	0800a254 	.word	0x0800a254
 8004e80:	40300000 	.word	0x40300000
 8004e84:	3fe00000 	.word	0x3fe00000
 8004e88:	0800a278 	.word	0x0800a278
 8004e8c:	0800a288 	.word	0x0800a288
 8004e90:	6067      	str	r7, [r4, #4]
 8004e92:	2b07      	cmp	r3, #7
 8004e94:	4417      	add	r7, r2
 8004e96:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8004e9a:	f340 82bf 	ble.w	800541c <_svfprintf_r+0xcf0>
 8004e9e:	4651      	mov	r1, sl
 8004ea0:	4648      	mov	r0, r9
 8004ea2:	aa26      	add	r2, sp, #152	; 0x98
 8004ea4:	f004 fd3e 	bl	8009924 <__ssprint_r>
 8004ea8:	2800      	cmp	r0, #0
 8004eaa:	f040 85a9 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8004eae:	ac29      	add	r4, sp, #164	; 0xa4
 8004eb0:	f418 7f80 	tst.w	r8, #256	; 0x100
 8004eb4:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 8004eb6:	f040 82b7 	bne.w	8005428 <_svfprintf_r+0xcfc>
 8004eba:	9b07      	ldr	r3, [sp, #28]
 8004ebc:	f8c4 b000 	str.w	fp, [r4]
 8004ec0:	441f      	add	r7, r3
 8004ec2:	6063      	str	r3, [r4, #4]
 8004ec4:	9728      	str	r7, [sp, #160]	; 0xa0
 8004ec6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004ec8:	3301      	adds	r3, #1
 8004eca:	2b07      	cmp	r3, #7
 8004ecc:	9327      	str	r3, [sp, #156]	; 0x9c
 8004ece:	f300 82f0 	bgt.w	80054b2 <_svfprintf_r+0xd86>
 8004ed2:	3408      	adds	r4, #8
 8004ed4:	f018 0f04 	tst.w	r8, #4
 8004ed8:	f040 8574 	bne.w	80059c4 <_svfprintf_r+0x1298>
 8004edc:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 8004ee0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ee2:	428a      	cmp	r2, r1
 8004ee4:	bfac      	ite	ge
 8004ee6:	189b      	addge	r3, r3, r2
 8004ee8:	185b      	addlt	r3, r3, r1
 8004eea:	930f      	str	r3, [sp, #60]	; 0x3c
 8004eec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004eee:	b13b      	cbz	r3, 8004f00 <_svfprintf_r+0x7d4>
 8004ef0:	4651      	mov	r1, sl
 8004ef2:	4648      	mov	r0, r9
 8004ef4:	aa26      	add	r2, sp, #152	; 0x98
 8004ef6:	f004 fd15 	bl	8009924 <__ssprint_r>
 8004efa:	2800      	cmp	r0, #0
 8004efc:	f040 8580 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8004f00:	2300      	movs	r3, #0
 8004f02:	9327      	str	r3, [sp, #156]	; 0x9c
 8004f04:	9b08      	ldr	r3, [sp, #32]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f040 8596 	bne.w	8005a38 <_svfprintf_r+0x130c>
 8004f0c:	ac29      	add	r4, sp, #164	; 0xa4
 8004f0e:	e0e6      	b.n	80050de <_svfprintf_r+0x9b2>
 8004f10:	9008      	str	r0, [sp, #32]
 8004f12:	e632      	b.n	8004b7a <_svfprintf_r+0x44e>
 8004f14:	2306      	movs	r3, #6
 8004f16:	9008      	str	r0, [sp, #32]
 8004f18:	e61f      	b.n	8004b5a <_svfprintf_r+0x42e>
 8004f1a:	9008      	str	r0, [sp, #32]
 8004f1c:	e62d      	b.n	8004b7a <_svfprintf_r+0x44e>
 8004f1e:	f802 0c01 	strb.w	r0, [r2, #-1]
 8004f22:	e696      	b.n	8004c52 <_svfprintf_r+0x526>
 8004f24:	f803 0b01 	strb.w	r0, [r3], #1
 8004f28:	1aca      	subs	r2, r1, r3
 8004f2a:	2a00      	cmp	r2, #0
 8004f2c:	dafa      	bge.n	8004f24 <_svfprintf_r+0x7f8>
 8004f2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004f30:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004f32:	3201      	adds	r2, #1
 8004f34:	f103 0301 	add.w	r3, r3, #1
 8004f38:	bfb8      	it	lt
 8004f3a:	2300      	movlt	r3, #0
 8004f3c:	441d      	add	r5, r3
 8004f3e:	e698      	b.n	8004c72 <_svfprintf_r+0x546>
 8004f40:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004f42:	462b      	mov	r3, r5
 8004f44:	2030      	movs	r0, #48	; 0x30
 8004f46:	18a9      	adds	r1, r5, r2
 8004f48:	e7ee      	b.n	8004f28 <_svfprintf_r+0x7fc>
 8004f4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f4c:	2b46      	cmp	r3, #70	; 0x46
 8004f4e:	d005      	beq.n	8004f5c <_svfprintf_r+0x830>
 8004f50:	2b45      	cmp	r3, #69	; 0x45
 8004f52:	d11d      	bne.n	8004f90 <_svfprintf_r+0x864>
 8004f54:	9b07      	ldr	r3, [sp, #28]
 8004f56:	1c5e      	adds	r6, r3, #1
 8004f58:	2302      	movs	r3, #2
 8004f5a:	e001      	b.n	8004f60 <_svfprintf_r+0x834>
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	9e07      	ldr	r6, [sp, #28]
 8004f60:	aa24      	add	r2, sp, #144	; 0x90
 8004f62:	9204      	str	r2, [sp, #16]
 8004f64:	aa21      	add	r2, sp, #132	; 0x84
 8004f66:	9203      	str	r2, [sp, #12]
 8004f68:	aa20      	add	r2, sp, #128	; 0x80
 8004f6a:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	463a      	mov	r2, r7
 8004f72:	462b      	mov	r3, r5
 8004f74:	4648      	mov	r0, r9
 8004f76:	f003 fa03 	bl	8008380 <_dtoa_r>
 8004f7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f7c:	4683      	mov	fp, r0
 8004f7e:	2b47      	cmp	r3, #71	; 0x47
 8004f80:	d108      	bne.n	8004f94 <_svfprintf_r+0x868>
 8004f82:	f018 0f01 	tst.w	r8, #1
 8004f86:	d105      	bne.n	8004f94 <_svfprintf_r+0x868>
 8004f88:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004f8a:	eba3 030b 	sub.w	r3, r3, fp
 8004f8e:	e672      	b.n	8004c76 <_svfprintf_r+0x54a>
 8004f90:	9e07      	ldr	r6, [sp, #28]
 8004f92:	e7e1      	b.n	8004f58 <_svfprintf_r+0x82c>
 8004f94:	eb0b 0306 	add.w	r3, fp, r6
 8004f98:	9309      	str	r3, [sp, #36]	; 0x24
 8004f9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f9c:	2b46      	cmp	r3, #70	; 0x46
 8004f9e:	d111      	bne.n	8004fc4 <_svfprintf_r+0x898>
 8004fa0:	f89b 3000 	ldrb.w	r3, [fp]
 8004fa4:	2b30      	cmp	r3, #48	; 0x30
 8004fa6:	d109      	bne.n	8004fbc <_svfprintf_r+0x890>
 8004fa8:	2200      	movs	r2, #0
 8004faa:	2300      	movs	r3, #0
 8004fac:	4638      	mov	r0, r7
 8004fae:	4629      	mov	r1, r5
 8004fb0:	f7fb fcfa 	bl	80009a8 <__aeabi_dcmpeq>
 8004fb4:	b910      	cbnz	r0, 8004fbc <_svfprintf_r+0x890>
 8004fb6:	f1c6 0601 	rsb	r6, r6, #1
 8004fba:	9620      	str	r6, [sp, #128]	; 0x80
 8004fbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004fc0:	441a      	add	r2, r3
 8004fc2:	9209      	str	r2, [sp, #36]	; 0x24
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	4638      	mov	r0, r7
 8004fca:	4629      	mov	r1, r5
 8004fcc:	f7fb fcec 	bl	80009a8 <__aeabi_dcmpeq>
 8004fd0:	b108      	cbz	r0, 8004fd6 <_svfprintf_r+0x8aa>
 8004fd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fd4:	9324      	str	r3, [sp, #144]	; 0x90
 8004fd6:	2230      	movs	r2, #48	; 0x30
 8004fd8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004fda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fdc:	4299      	cmp	r1, r3
 8004fde:	d9d3      	bls.n	8004f88 <_svfprintf_r+0x85c>
 8004fe0:	1c59      	adds	r1, r3, #1
 8004fe2:	9124      	str	r1, [sp, #144]	; 0x90
 8004fe4:	701a      	strb	r2, [r3, #0]
 8004fe6:	e7f7      	b.n	8004fd8 <_svfprintf_r+0x8ac>
 8004fe8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004fea:	2b46      	cmp	r3, #70	; 0x46
 8004fec:	f47f ae52 	bne.w	8004c94 <_svfprintf_r+0x568>
 8004ff0:	9a07      	ldr	r2, [sp, #28]
 8004ff2:	f008 0301 	and.w	r3, r8, #1
 8004ff6:	2d00      	cmp	r5, #0
 8004ff8:	ea43 0302 	orr.w	r3, r3, r2
 8004ffc:	dd29      	ble.n	8005052 <_svfprintf_r+0x926>
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d034      	beq.n	800506c <_svfprintf_r+0x940>
 8005002:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005004:	18eb      	adds	r3, r5, r3
 8005006:	441a      	add	r2, r3
 8005008:	9207      	str	r2, [sp, #28]
 800500a:	2366      	movs	r3, #102	; 0x66
 800500c:	930b      	str	r3, [sp, #44]	; 0x2c
 800500e:	e033      	b.n	8005078 <_svfprintf_r+0x94c>
 8005010:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005014:	f805 6f01 	strb.w	r6, [r5, #1]!
 8005018:	e673      	b.n	8004d02 <_svfprintf_r+0x5d6>
 800501a:	b941      	cbnz	r1, 800502e <_svfprintf_r+0x902>
 800501c:	2230      	movs	r2, #48	; 0x30
 800501e:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8005022:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8005026:	3330      	adds	r3, #48	; 0x30
 8005028:	f802 3b01 	strb.w	r3, [r2], #1
 800502c:	e675      	b.n	8004d1a <_svfprintf_r+0x5ee>
 800502e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005032:	e7f8      	b.n	8005026 <_svfprintf_r+0x8fa>
 8005034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005036:	42ab      	cmp	r3, r5
 8005038:	dd10      	ble.n	800505c <_svfprintf_r+0x930>
 800503a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800503c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800503e:	2d00      	cmp	r5, #0
 8005040:	4413      	add	r3, r2
 8005042:	9307      	str	r3, [sp, #28]
 8005044:	dc10      	bgt.n	8005068 <_svfprintf_r+0x93c>
 8005046:	9a07      	ldr	r2, [sp, #28]
 8005048:	f1c5 0301 	rsb	r3, r5, #1
 800504c:	441a      	add	r2, r3
 800504e:	9207      	str	r2, [sp, #28]
 8005050:	e00a      	b.n	8005068 <_svfprintf_r+0x93c>
 8005052:	b16b      	cbz	r3, 8005070 <_svfprintf_r+0x944>
 8005054:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005056:	9a07      	ldr	r2, [sp, #28]
 8005058:	3301      	adds	r3, #1
 800505a:	e7d4      	b.n	8005006 <_svfprintf_r+0x8da>
 800505c:	f018 0f01 	tst.w	r8, #1
 8005060:	d01f      	beq.n	80050a2 <_svfprintf_r+0x976>
 8005062:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005064:	18eb      	adds	r3, r5, r3
 8005066:	9307      	str	r3, [sp, #28]
 8005068:	2367      	movs	r3, #103	; 0x67
 800506a:	e7cf      	b.n	800500c <_svfprintf_r+0x8e0>
 800506c:	9507      	str	r5, [sp, #28]
 800506e:	e7cc      	b.n	800500a <_svfprintf_r+0x8de>
 8005070:	2366      	movs	r3, #102	; 0x66
 8005072:	930b      	str	r3, [sp, #44]	; 0x2c
 8005074:	2301      	movs	r3, #1
 8005076:	9307      	str	r3, [sp, #28]
 8005078:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800507c:	930c      	str	r3, [sp, #48]	; 0x30
 800507e:	d021      	beq.n	80050c4 <_svfprintf_r+0x998>
 8005080:	2600      	movs	r6, #0
 8005082:	2d00      	cmp	r5, #0
 8005084:	960c      	str	r6, [sp, #48]	; 0x30
 8005086:	f77f ae5f 	ble.w	8004d48 <_svfprintf_r+0x61c>
 800508a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	2bff      	cmp	r3, #255	; 0xff
 8005090:	d109      	bne.n	80050a6 <_svfprintf_r+0x97a>
 8005092:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005094:	9a07      	ldr	r2, [sp, #28]
 8005096:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005098:	4433      	add	r3, r6
 800509a:	fb01 2303 	mla	r3, r1, r3, r2
 800509e:	9307      	str	r3, [sp, #28]
 80050a0:	e652      	b.n	8004d48 <_svfprintf_r+0x61c>
 80050a2:	9507      	str	r5, [sp, #28]
 80050a4:	e7e0      	b.n	8005068 <_svfprintf_r+0x93c>
 80050a6:	42ab      	cmp	r3, r5
 80050a8:	daf3      	bge.n	8005092 <_svfprintf_r+0x966>
 80050aa:	1aed      	subs	r5, r5, r3
 80050ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050ae:	785b      	ldrb	r3, [r3, #1]
 80050b0:	b133      	cbz	r3, 80050c0 <_svfprintf_r+0x994>
 80050b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050b4:	3301      	adds	r3, #1
 80050b6:	930c      	str	r3, [sp, #48]	; 0x30
 80050b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050ba:	3301      	adds	r3, #1
 80050bc:	930d      	str	r3, [sp, #52]	; 0x34
 80050be:	e7e4      	b.n	800508a <_svfprintf_r+0x95e>
 80050c0:	3601      	adds	r6, #1
 80050c2:	e7e2      	b.n	800508a <_svfprintf_r+0x95e>
 80050c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80050c6:	e63f      	b.n	8004d48 <_svfprintf_r+0x61c>
 80050c8:	1d2b      	adds	r3, r5, #4
 80050ca:	f018 0f20 	tst.w	r8, #32
 80050ce:	930a      	str	r3, [sp, #40]	; 0x28
 80050d0:	d00a      	beq.n	80050e8 <_svfprintf_r+0x9bc>
 80050d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80050d4:	682b      	ldr	r3, [r5, #0]
 80050d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80050d8:	17d2      	asrs	r2, r2, #31
 80050da:	e9c3 1200 	strd	r1, r2, [r3]
 80050de:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80050e0:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 80050e4:	f7ff bb5f 	b.w	80047a6 <_svfprintf_r+0x7a>
 80050e8:	f018 0f10 	tst.w	r8, #16
 80050ec:	d003      	beq.n	80050f6 <_svfprintf_r+0x9ca>
 80050ee:	682b      	ldr	r3, [r5, #0]
 80050f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	e7f3      	b.n	80050de <_svfprintf_r+0x9b2>
 80050f6:	f018 0f40 	tst.w	r8, #64	; 0x40
 80050fa:	d003      	beq.n	8005104 <_svfprintf_r+0x9d8>
 80050fc:	682b      	ldr	r3, [r5, #0]
 80050fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005100:	801a      	strh	r2, [r3, #0]
 8005102:	e7ec      	b.n	80050de <_svfprintf_r+0x9b2>
 8005104:	f418 7f00 	tst.w	r8, #512	; 0x200
 8005108:	d0f1      	beq.n	80050ee <_svfprintf_r+0x9c2>
 800510a:	682b      	ldr	r3, [r5, #0]
 800510c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800510e:	701a      	strb	r2, [r3, #0]
 8005110:	e7e5      	b.n	80050de <_svfprintf_r+0x9b2>
 8005112:	f048 0810 	orr.w	r8, r8, #16
 8005116:	f018 0320 	ands.w	r3, r8, #32
 800511a:	d020      	beq.n	800515e <_svfprintf_r+0xa32>
 800511c:	3507      	adds	r5, #7
 800511e:	f025 0307 	bic.w	r3, r5, #7
 8005122:	461a      	mov	r2, r3
 8005124:	f852 5b08 	ldr.w	r5, [r2], #8
 8005128:	685e      	ldr	r6, [r3, #4]
 800512a:	920a      	str	r2, [sp, #40]	; 0x28
 800512c:	2300      	movs	r3, #0
 800512e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8005132:	2200      	movs	r2, #0
 8005134:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8005138:	9a07      	ldr	r2, [sp, #28]
 800513a:	3201      	adds	r2, #1
 800513c:	f000 848d 	beq.w	8005a5a <_svfprintf_r+0x132e>
 8005140:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8005144:	9208      	str	r2, [sp, #32]
 8005146:	ea55 0206 	orrs.w	r2, r5, r6
 800514a:	f040 848c 	bne.w	8005a66 <_svfprintf_r+0x133a>
 800514e:	9a07      	ldr	r2, [sp, #28]
 8005150:	2a00      	cmp	r2, #0
 8005152:	f000 80f4 	beq.w	800533e <_svfprintf_r+0xc12>
 8005156:	2b01      	cmp	r3, #1
 8005158:	f040 8488 	bne.w	8005a6c <_svfprintf_r+0x1340>
 800515c:	e09e      	b.n	800529c <_svfprintf_r+0xb70>
 800515e:	462a      	mov	r2, r5
 8005160:	f852 5b04 	ldr.w	r5, [r2], #4
 8005164:	f018 0610 	ands.w	r6, r8, #16
 8005168:	920a      	str	r2, [sp, #40]	; 0x28
 800516a:	d001      	beq.n	8005170 <_svfprintf_r+0xa44>
 800516c:	461e      	mov	r6, r3
 800516e:	e7dd      	b.n	800512c <_svfprintf_r+0xa00>
 8005170:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8005174:	d001      	beq.n	800517a <_svfprintf_r+0xa4e>
 8005176:	b2ad      	uxth	r5, r5
 8005178:	e7d8      	b.n	800512c <_svfprintf_r+0xa00>
 800517a:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 800517e:	d0d5      	beq.n	800512c <_svfprintf_r+0xa00>
 8005180:	b2ed      	uxtb	r5, r5
 8005182:	e7f3      	b.n	800516c <_svfprintf_r+0xa40>
 8005184:	462b      	mov	r3, r5
 8005186:	f853 5b04 	ldr.w	r5, [r3], #4
 800518a:	2278      	movs	r2, #120	; 0x78
 800518c:	930a      	str	r3, [sp, #40]	; 0x28
 800518e:	f647 0330 	movw	r3, #30768	; 0x7830
 8005192:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8005196:	4ba2      	ldr	r3, [pc, #648]	; (8005420 <_svfprintf_r+0xcf4>)
 8005198:	2600      	movs	r6, #0
 800519a:	931a      	str	r3, [sp, #104]	; 0x68
 800519c:	f048 0802 	orr.w	r8, r8, #2
 80051a0:	2302      	movs	r3, #2
 80051a2:	920b      	str	r2, [sp, #44]	; 0x2c
 80051a4:	e7c5      	b.n	8005132 <_svfprintf_r+0xa06>
 80051a6:	462b      	mov	r3, r5
 80051a8:	2500      	movs	r5, #0
 80051aa:	f853 bb04 	ldr.w	fp, [r3], #4
 80051ae:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80051b2:	930a      	str	r3, [sp, #40]	; 0x28
 80051b4:	9b07      	ldr	r3, [sp, #28]
 80051b6:	1c58      	adds	r0, r3, #1
 80051b8:	d010      	beq.n	80051dc <_svfprintf_r+0xab0>
 80051ba:	461a      	mov	r2, r3
 80051bc:	4629      	mov	r1, r5
 80051be:	4658      	mov	r0, fp
 80051c0:	f002 ffc4 	bl	800814c <memchr>
 80051c4:	9008      	str	r0, [sp, #32]
 80051c6:	2800      	cmp	r0, #0
 80051c8:	f000 80d0 	beq.w	800536c <_svfprintf_r+0xc40>
 80051cc:	eba0 030b 	sub.w	r3, r0, fp
 80051d0:	462f      	mov	r7, r5
 80051d2:	462e      	mov	r6, r5
 80051d4:	e9cd 3507 	strd	r3, r5, [sp, #28]
 80051d8:	950c      	str	r5, [sp, #48]	; 0x30
 80051da:	e5bd      	b.n	8004d58 <_svfprintf_r+0x62c>
 80051dc:	4658      	mov	r0, fp
 80051de:	f7fa ffb7 	bl	8000150 <strlen>
 80051e2:	e9cd 0507 	strd	r0, r5, [sp, #28]
 80051e6:	e469      	b.n	8004abc <_svfprintf_r+0x390>
 80051e8:	f048 0810 	orr.w	r8, r8, #16
 80051ec:	f018 0320 	ands.w	r3, r8, #32
 80051f0:	d009      	beq.n	8005206 <_svfprintf_r+0xada>
 80051f2:	3507      	adds	r5, #7
 80051f4:	f025 0307 	bic.w	r3, r5, #7
 80051f8:	461a      	mov	r2, r3
 80051fa:	f852 5b08 	ldr.w	r5, [r2], #8
 80051fe:	685e      	ldr	r6, [r3, #4]
 8005200:	920a      	str	r2, [sp, #40]	; 0x28
 8005202:	2301      	movs	r3, #1
 8005204:	e795      	b.n	8005132 <_svfprintf_r+0xa06>
 8005206:	462a      	mov	r2, r5
 8005208:	f852 5b04 	ldr.w	r5, [r2], #4
 800520c:	f018 0610 	ands.w	r6, r8, #16
 8005210:	920a      	str	r2, [sp, #40]	; 0x28
 8005212:	d001      	beq.n	8005218 <_svfprintf_r+0xaec>
 8005214:	461e      	mov	r6, r3
 8005216:	e7f4      	b.n	8005202 <_svfprintf_r+0xad6>
 8005218:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800521c:	d001      	beq.n	8005222 <_svfprintf_r+0xaf6>
 800521e:	b2ad      	uxth	r5, r5
 8005220:	e7ef      	b.n	8005202 <_svfprintf_r+0xad6>
 8005222:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8005226:	d0ec      	beq.n	8005202 <_svfprintf_r+0xad6>
 8005228:	b2ed      	uxtb	r5, r5
 800522a:	e7f3      	b.n	8005214 <_svfprintf_r+0xae8>
 800522c:	4b7d      	ldr	r3, [pc, #500]	; (8005424 <_svfprintf_r+0xcf8>)
 800522e:	931a      	str	r3, [sp, #104]	; 0x68
 8005230:	f018 0320 	ands.w	r3, r8, #32
 8005234:	d01b      	beq.n	800526e <_svfprintf_r+0xb42>
 8005236:	3507      	adds	r5, #7
 8005238:	f025 0307 	bic.w	r3, r5, #7
 800523c:	461a      	mov	r2, r3
 800523e:	f852 5b08 	ldr.w	r5, [r2], #8
 8005242:	685e      	ldr	r6, [r3, #4]
 8005244:	920a      	str	r2, [sp, #40]	; 0x28
 8005246:	f018 0f01 	tst.w	r8, #1
 800524a:	d00a      	beq.n	8005262 <_svfprintf_r+0xb36>
 800524c:	ea55 0306 	orrs.w	r3, r5, r6
 8005250:	d007      	beq.n	8005262 <_svfprintf_r+0xb36>
 8005252:	2330      	movs	r3, #48	; 0x30
 8005254:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800525a:	f048 0802 	orr.w	r8, r8, #2
 800525e:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005262:	2302      	movs	r3, #2
 8005264:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8005268:	e763      	b.n	8005132 <_svfprintf_r+0xa06>
 800526a:	4b6d      	ldr	r3, [pc, #436]	; (8005420 <_svfprintf_r+0xcf4>)
 800526c:	e7df      	b.n	800522e <_svfprintf_r+0xb02>
 800526e:	462a      	mov	r2, r5
 8005270:	f852 5b04 	ldr.w	r5, [r2], #4
 8005274:	f018 0610 	ands.w	r6, r8, #16
 8005278:	920a      	str	r2, [sp, #40]	; 0x28
 800527a:	d001      	beq.n	8005280 <_svfprintf_r+0xb54>
 800527c:	461e      	mov	r6, r3
 800527e:	e7e2      	b.n	8005246 <_svfprintf_r+0xb1a>
 8005280:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8005284:	d001      	beq.n	800528a <_svfprintf_r+0xb5e>
 8005286:	b2ad      	uxth	r5, r5
 8005288:	e7dd      	b.n	8005246 <_svfprintf_r+0xb1a>
 800528a:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 800528e:	d0da      	beq.n	8005246 <_svfprintf_r+0xb1a>
 8005290:	b2ed      	uxtb	r5, r5
 8005292:	e7f3      	b.n	800527c <_svfprintf_r+0xb50>
 8005294:	2d0a      	cmp	r5, #10
 8005296:	f176 0300 	sbcs.w	r3, r6, #0
 800529a:	d205      	bcs.n	80052a8 <_svfprintf_r+0xb7c>
 800529c:	3530      	adds	r5, #48	; 0x30
 800529e:	f88d 5147 	strb.w	r5, [sp, #327]	; 0x147
 80052a2:	f20d 1b47 	addw	fp, sp, #327	; 0x147
 80052a6:	e3fd      	b.n	8005aa4 <_svfprintf_r+0x1378>
 80052a8:	2300      	movs	r3, #0
 80052aa:	9309      	str	r3, [sp, #36]	; 0x24
 80052ac:	9b08      	ldr	r3, [sp, #32]
 80052ae:	af52      	add	r7, sp, #328	; 0x148
 80052b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052b4:	930c      	str	r3, [sp, #48]	; 0x30
 80052b6:	220a      	movs	r2, #10
 80052b8:	2300      	movs	r3, #0
 80052ba:	4628      	mov	r0, r5
 80052bc:	4631      	mov	r1, r6
 80052be:	f7fb fbe3 	bl	8000a88 <__aeabi_uldivmod>
 80052c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052c4:	3230      	adds	r2, #48	; 0x30
 80052c6:	3301      	adds	r3, #1
 80052c8:	9309      	str	r3, [sp, #36]	; 0x24
 80052ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80052cc:	4688      	mov	r8, r1
 80052ce:	9014      	str	r0, [sp, #80]	; 0x50
 80052d0:	f107 3bff 	add.w	fp, r7, #4294967295
 80052d4:	f807 2c01 	strb.w	r2, [r7, #-1]
 80052d8:	b1d3      	cbz	r3, 8005310 <_svfprintf_r+0xbe4>
 80052da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d115      	bne.n	8005310 <_svfprintf_r+0xbe4>
 80052e4:	2aff      	cmp	r2, #255	; 0xff
 80052e6:	d013      	beq.n	8005310 <_svfprintf_r+0xbe4>
 80052e8:	2d0a      	cmp	r5, #10
 80052ea:	f176 0300 	sbcs.w	r3, r6, #0
 80052ee:	d30f      	bcc.n	8005310 <_svfprintf_r+0xbe4>
 80052f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80052f2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80052f4:	ebab 0b03 	sub.w	fp, fp, r3
 80052f8:	461a      	mov	r2, r3
 80052fa:	4658      	mov	r0, fp
 80052fc:	f002 fed2 	bl	80080a4 <strncpy>
 8005300:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005302:	785b      	ldrb	r3, [r3, #1]
 8005304:	b11b      	cbz	r3, 800530e <_svfprintf_r+0xbe2>
 8005306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005308:	3301      	adds	r3, #1
 800530a:	930d      	str	r3, [sp, #52]	; 0x34
 800530c:	2300      	movs	r3, #0
 800530e:	9309      	str	r3, [sp, #36]	; 0x24
 8005310:	2d0a      	cmp	r5, #10
 8005312:	f176 0600 	sbcs.w	r6, r6, #0
 8005316:	f0c0 83c5 	bcc.w	8005aa4 <_svfprintf_r+0x1378>
 800531a:	4646      	mov	r6, r8
 800531c:	465f      	mov	r7, fp
 800531e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005320:	e7c9      	b.n	80052b6 <_svfprintf_r+0xb8a>
 8005322:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005324:	f005 030f 	and.w	r3, r5, #15
 8005328:	5cd3      	ldrb	r3, [r2, r3]
 800532a:	092d      	lsrs	r5, r5, #4
 800532c:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 8005330:	0936      	lsrs	r6, r6, #4
 8005332:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8005336:	ea55 0306 	orrs.w	r3, r5, r6
 800533a:	d1f2      	bne.n	8005322 <_svfprintf_r+0xbf6>
 800533c:	e3b2      	b.n	8005aa4 <_svfprintf_r+0x1378>
 800533e:	b933      	cbnz	r3, 800534e <_svfprintf_r+0xc22>
 8005340:	f018 0f01 	tst.w	r8, #1
 8005344:	d003      	beq.n	800534e <_svfprintf_r+0xc22>
 8005346:	2330      	movs	r3, #48	; 0x30
 8005348:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800534c:	e7a9      	b.n	80052a2 <_svfprintf_r+0xb76>
 800534e:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8005352:	e3a7      	b.n	8005aa4 <_svfprintf_r+0x1378>
 8005354:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 8374 	beq.w	8005a44 <_svfprintf_r+0x1318>
 800535c:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005360:	2300      	movs	r3, #0
 8005362:	950a      	str	r5, [sp, #40]	; 0x28
 8005364:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005368:	f7ff bb3b 	b.w	80049e2 <_svfprintf_r+0x2b6>
 800536c:	9f08      	ldr	r7, [sp, #32]
 800536e:	f7ff bba6 	b.w	8004abe <_svfprintf_r+0x392>
 8005372:	2010      	movs	r0, #16
 8005374:	2a07      	cmp	r2, #7
 8005376:	4403      	add	r3, r0
 8005378:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800537c:	6060      	str	r0, [r4, #4]
 800537e:	dd08      	ble.n	8005392 <_svfprintf_r+0xc66>
 8005380:	4651      	mov	r1, sl
 8005382:	4648      	mov	r0, r9
 8005384:	aa26      	add	r2, sp, #152	; 0x98
 8005386:	f004 facd 	bl	8009924 <__ssprint_r>
 800538a:	2800      	cmp	r0, #0
 800538c:	f040 8338 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8005390:	a929      	add	r1, sp, #164	; 0xa4
 8005392:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005394:	460c      	mov	r4, r1
 8005396:	3b10      	subs	r3, #16
 8005398:	9316      	str	r3, [sp, #88]	; 0x58
 800539a:	e4f9      	b.n	8004d90 <_svfprintf_r+0x664>
 800539c:	460c      	mov	r4, r1
 800539e:	e513      	b.n	8004dc8 <_svfprintf_r+0x69c>
 80053a0:	4651      	mov	r1, sl
 80053a2:	4648      	mov	r0, r9
 80053a4:	aa26      	add	r2, sp, #152	; 0x98
 80053a6:	f004 fabd 	bl	8009924 <__ssprint_r>
 80053aa:	2800      	cmp	r0, #0
 80053ac:	f040 8328 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80053b0:	ac29      	add	r4, sp, #164	; 0xa4
 80053b2:	e51b      	b.n	8004dec <_svfprintf_r+0x6c0>
 80053b4:	4651      	mov	r1, sl
 80053b6:	4648      	mov	r0, r9
 80053b8:	aa26      	add	r2, sp, #152	; 0x98
 80053ba:	f004 fab3 	bl	8009924 <__ssprint_r>
 80053be:	2800      	cmp	r0, #0
 80053c0:	f040 831e 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80053c4:	ac29      	add	r4, sp, #164	; 0xa4
 80053c6:	e521      	b.n	8004e0c <_svfprintf_r+0x6e0>
 80053c8:	2010      	movs	r0, #16
 80053ca:	2a07      	cmp	r2, #7
 80053cc:	4403      	add	r3, r0
 80053ce:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80053d2:	6060      	str	r0, [r4, #4]
 80053d4:	dd08      	ble.n	80053e8 <_svfprintf_r+0xcbc>
 80053d6:	4651      	mov	r1, sl
 80053d8:	4648      	mov	r0, r9
 80053da:	aa26      	add	r2, sp, #152	; 0x98
 80053dc:	f004 faa2 	bl	8009924 <__ssprint_r>
 80053e0:	2800      	cmp	r0, #0
 80053e2:	f040 830d 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80053e6:	a929      	add	r1, sp, #164	; 0xa4
 80053e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80053ea:	460c      	mov	r4, r1
 80053ec:	3b10      	subs	r3, #16
 80053ee:	9316      	str	r3, [sp, #88]	; 0x58
 80053f0:	e515      	b.n	8004e1e <_svfprintf_r+0x6f2>
 80053f2:	460c      	mov	r4, r1
 80053f4:	e52f      	b.n	8004e56 <_svfprintf_r+0x72a>
 80053f6:	2010      	movs	r0, #16
 80053f8:	2b07      	cmp	r3, #7
 80053fa:	4402      	add	r2, r0
 80053fc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005400:	6060      	str	r0, [r4, #4]
 8005402:	dd08      	ble.n	8005416 <_svfprintf_r+0xcea>
 8005404:	4651      	mov	r1, sl
 8005406:	4648      	mov	r0, r9
 8005408:	aa26      	add	r2, sp, #152	; 0x98
 800540a:	f004 fa8b 	bl	8009924 <__ssprint_r>
 800540e:	2800      	cmp	r0, #0
 8005410:	f040 82f6 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8005414:	a929      	add	r1, sp, #164	; 0xa4
 8005416:	460c      	mov	r4, r1
 8005418:	3f10      	subs	r7, #16
 800541a:	e520      	b.n	8004e5e <_svfprintf_r+0x732>
 800541c:	460c      	mov	r4, r1
 800541e:	e547      	b.n	8004eb0 <_svfprintf_r+0x784>
 8005420:	0800a254 	.word	0x0800a254
 8005424:	0800a265 	.word	0x0800a265
 8005428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800542a:	2b65      	cmp	r3, #101	; 0x65
 800542c:	f340 8230 	ble.w	8005890 <_svfprintf_r+0x1164>
 8005430:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005434:	2200      	movs	r2, #0
 8005436:	2300      	movs	r3, #0
 8005438:	f7fb fab6 	bl	80009a8 <__aeabi_dcmpeq>
 800543c:	2800      	cmp	r0, #0
 800543e:	d068      	beq.n	8005512 <_svfprintf_r+0xde6>
 8005440:	4b6d      	ldr	r3, [pc, #436]	; (80055f8 <_svfprintf_r+0xecc>)
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	2301      	movs	r3, #1
 8005446:	441f      	add	r7, r3
 8005448:	6063      	str	r3, [r4, #4]
 800544a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800544c:	9728      	str	r7, [sp, #160]	; 0xa0
 800544e:	3301      	adds	r3, #1
 8005450:	2b07      	cmp	r3, #7
 8005452:	9327      	str	r3, [sp, #156]	; 0x9c
 8005454:	dc37      	bgt.n	80054c6 <_svfprintf_r+0xd9a>
 8005456:	3408      	adds	r4, #8
 8005458:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800545a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800545c:	4293      	cmp	r3, r2
 800545e:	db03      	blt.n	8005468 <_svfprintf_r+0xd3c>
 8005460:	f018 0f01 	tst.w	r8, #1
 8005464:	f43f ad36 	beq.w	8004ed4 <_svfprintf_r+0x7a8>
 8005468:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800546a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800546c:	6023      	str	r3, [r4, #0]
 800546e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005470:	6063      	str	r3, [r4, #4]
 8005472:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005474:	4413      	add	r3, r2
 8005476:	9328      	str	r3, [sp, #160]	; 0xa0
 8005478:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800547a:	3301      	adds	r3, #1
 800547c:	2b07      	cmp	r3, #7
 800547e:	9327      	str	r3, [sp, #156]	; 0x9c
 8005480:	dc2b      	bgt.n	80054da <_svfprintf_r+0xdae>
 8005482:	3408      	adds	r4, #8
 8005484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005486:	1e5d      	subs	r5, r3, #1
 8005488:	2d00      	cmp	r5, #0
 800548a:	f77f ad23 	ble.w	8004ed4 <_svfprintf_r+0x7a8>
 800548e:	2710      	movs	r7, #16
 8005490:	4e5a      	ldr	r6, [pc, #360]	; (80055fc <_svfprintf_r+0xed0>)
 8005492:	2d10      	cmp	r5, #16
 8005494:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005498:	f104 0108 	add.w	r1, r4, #8
 800549c:	f103 0301 	add.w	r3, r3, #1
 80054a0:	6026      	str	r6, [r4, #0]
 80054a2:	dc24      	bgt.n	80054ee <_svfprintf_r+0xdc2>
 80054a4:	6065      	str	r5, [r4, #4]
 80054a6:	4415      	add	r5, r2
 80054a8:	9528      	str	r5, [sp, #160]	; 0xa0
 80054aa:	2b07      	cmp	r3, #7
 80054ac:	9327      	str	r3, [sp, #156]	; 0x9c
 80054ae:	f340 8286 	ble.w	80059be <_svfprintf_r+0x1292>
 80054b2:	4651      	mov	r1, sl
 80054b4:	4648      	mov	r0, r9
 80054b6:	aa26      	add	r2, sp, #152	; 0x98
 80054b8:	f004 fa34 	bl	8009924 <__ssprint_r>
 80054bc:	2800      	cmp	r0, #0
 80054be:	f040 829f 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80054c2:	ac29      	add	r4, sp, #164	; 0xa4
 80054c4:	e506      	b.n	8004ed4 <_svfprintf_r+0x7a8>
 80054c6:	4651      	mov	r1, sl
 80054c8:	4648      	mov	r0, r9
 80054ca:	aa26      	add	r2, sp, #152	; 0x98
 80054cc:	f004 fa2a 	bl	8009924 <__ssprint_r>
 80054d0:	2800      	cmp	r0, #0
 80054d2:	f040 8295 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80054d6:	ac29      	add	r4, sp, #164	; 0xa4
 80054d8:	e7be      	b.n	8005458 <_svfprintf_r+0xd2c>
 80054da:	4651      	mov	r1, sl
 80054dc:	4648      	mov	r0, r9
 80054de:	aa26      	add	r2, sp, #152	; 0x98
 80054e0:	f004 fa20 	bl	8009924 <__ssprint_r>
 80054e4:	2800      	cmp	r0, #0
 80054e6:	f040 828b 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80054ea:	ac29      	add	r4, sp, #164	; 0xa4
 80054ec:	e7ca      	b.n	8005484 <_svfprintf_r+0xd58>
 80054ee:	3210      	adds	r2, #16
 80054f0:	2b07      	cmp	r3, #7
 80054f2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80054f6:	6067      	str	r7, [r4, #4]
 80054f8:	dd08      	ble.n	800550c <_svfprintf_r+0xde0>
 80054fa:	4651      	mov	r1, sl
 80054fc:	4648      	mov	r0, r9
 80054fe:	aa26      	add	r2, sp, #152	; 0x98
 8005500:	f004 fa10 	bl	8009924 <__ssprint_r>
 8005504:	2800      	cmp	r0, #0
 8005506:	f040 827b 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 800550a:	a929      	add	r1, sp, #164	; 0xa4
 800550c:	460c      	mov	r4, r1
 800550e:	3d10      	subs	r5, #16
 8005510:	e7bf      	b.n	8005492 <_svfprintf_r+0xd66>
 8005512:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005514:	2b00      	cmp	r3, #0
 8005516:	dc73      	bgt.n	8005600 <_svfprintf_r+0xed4>
 8005518:	4b37      	ldr	r3, [pc, #220]	; (80055f8 <_svfprintf_r+0xecc>)
 800551a:	6023      	str	r3, [r4, #0]
 800551c:	2301      	movs	r3, #1
 800551e:	441f      	add	r7, r3
 8005520:	6063      	str	r3, [r4, #4]
 8005522:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005524:	9728      	str	r7, [sp, #160]	; 0xa0
 8005526:	3301      	adds	r3, #1
 8005528:	2b07      	cmp	r3, #7
 800552a:	9327      	str	r3, [sp, #156]	; 0x9c
 800552c:	dc3d      	bgt.n	80055aa <_svfprintf_r+0xe7e>
 800552e:	3408      	adds	r4, #8
 8005530:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005532:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005534:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8005536:	430b      	orrs	r3, r1
 8005538:	f008 0101 	and.w	r1, r8, #1
 800553c:	430b      	orrs	r3, r1
 800553e:	f43f acc9 	beq.w	8004ed4 <_svfprintf_r+0x7a8>
 8005542:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005544:	6023      	str	r3, [r4, #0]
 8005546:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005548:	441a      	add	r2, r3
 800554a:	6063      	str	r3, [r4, #4]
 800554c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800554e:	9228      	str	r2, [sp, #160]	; 0xa0
 8005550:	3301      	adds	r3, #1
 8005552:	2b07      	cmp	r3, #7
 8005554:	9327      	str	r3, [sp, #156]	; 0x9c
 8005556:	dc32      	bgt.n	80055be <_svfprintf_r+0xe92>
 8005558:	3408      	adds	r4, #8
 800555a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800555c:	2d00      	cmp	r5, #0
 800555e:	da1b      	bge.n	8005598 <_svfprintf_r+0xe6c>
 8005560:	4623      	mov	r3, r4
 8005562:	2710      	movs	r7, #16
 8005564:	4e25      	ldr	r6, [pc, #148]	; (80055fc <_svfprintf_r+0xed0>)
 8005566:	426d      	negs	r5, r5
 8005568:	2d10      	cmp	r5, #16
 800556a:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800556e:	f104 0408 	add.w	r4, r4, #8
 8005572:	f102 0201 	add.w	r2, r2, #1
 8005576:	601e      	str	r6, [r3, #0]
 8005578:	dc2b      	bgt.n	80055d2 <_svfprintf_r+0xea6>
 800557a:	605d      	str	r5, [r3, #4]
 800557c:	2a07      	cmp	r2, #7
 800557e:	440d      	add	r5, r1
 8005580:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8005584:	dd08      	ble.n	8005598 <_svfprintf_r+0xe6c>
 8005586:	4651      	mov	r1, sl
 8005588:	4648      	mov	r0, r9
 800558a:	aa26      	add	r2, sp, #152	; 0x98
 800558c:	f004 f9ca 	bl	8009924 <__ssprint_r>
 8005590:	2800      	cmp	r0, #0
 8005592:	f040 8235 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8005596:	ac29      	add	r4, sp, #164	; 0xa4
 8005598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800559a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800559c:	6063      	str	r3, [r4, #4]
 800559e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80055a0:	f8c4 b000 	str.w	fp, [r4]
 80055a4:	4413      	add	r3, r2
 80055a6:	9328      	str	r3, [sp, #160]	; 0xa0
 80055a8:	e48d      	b.n	8004ec6 <_svfprintf_r+0x79a>
 80055aa:	4651      	mov	r1, sl
 80055ac:	4648      	mov	r0, r9
 80055ae:	aa26      	add	r2, sp, #152	; 0x98
 80055b0:	f004 f9b8 	bl	8009924 <__ssprint_r>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	f040 8223 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80055ba:	ac29      	add	r4, sp, #164	; 0xa4
 80055bc:	e7b8      	b.n	8005530 <_svfprintf_r+0xe04>
 80055be:	4651      	mov	r1, sl
 80055c0:	4648      	mov	r0, r9
 80055c2:	aa26      	add	r2, sp, #152	; 0x98
 80055c4:	f004 f9ae 	bl	8009924 <__ssprint_r>
 80055c8:	2800      	cmp	r0, #0
 80055ca:	f040 8219 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80055ce:	ac29      	add	r4, sp, #164	; 0xa4
 80055d0:	e7c3      	b.n	800555a <_svfprintf_r+0xe2e>
 80055d2:	3110      	adds	r1, #16
 80055d4:	2a07      	cmp	r2, #7
 80055d6:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80055da:	605f      	str	r7, [r3, #4]
 80055dc:	dd08      	ble.n	80055f0 <_svfprintf_r+0xec4>
 80055de:	4651      	mov	r1, sl
 80055e0:	4648      	mov	r0, r9
 80055e2:	aa26      	add	r2, sp, #152	; 0x98
 80055e4:	f004 f99e 	bl	8009924 <__ssprint_r>
 80055e8:	2800      	cmp	r0, #0
 80055ea:	f040 8209 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80055ee:	ac29      	add	r4, sp, #164	; 0xa4
 80055f0:	4623      	mov	r3, r4
 80055f2:	3d10      	subs	r5, #16
 80055f4:	e7b8      	b.n	8005568 <_svfprintf_r+0xe3c>
 80055f6:	bf00      	nop
 80055f8:	0800a276 	.word	0x0800a276
 80055fc:	0800a288 	.word	0x0800a288
 8005600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005602:	42ab      	cmp	r3, r5
 8005604:	bfa8      	it	ge
 8005606:	462b      	movge	r3, r5
 8005608:	2b00      	cmp	r3, #0
 800560a:	9307      	str	r3, [sp, #28]
 800560c:	dd09      	ble.n	8005622 <_svfprintf_r+0xef6>
 800560e:	441f      	add	r7, r3
 8005610:	e9c4 b300 	strd	fp, r3, [r4]
 8005614:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005616:	9728      	str	r7, [sp, #160]	; 0xa0
 8005618:	3301      	adds	r3, #1
 800561a:	2b07      	cmp	r3, #7
 800561c:	9327      	str	r3, [sp, #156]	; 0x9c
 800561e:	dc74      	bgt.n	800570a <_svfprintf_r+0xfde>
 8005620:	3408      	adds	r4, #8
 8005622:	9b07      	ldr	r3, [sp, #28]
 8005624:	2b00      	cmp	r3, #0
 8005626:	bfb4      	ite	lt
 8005628:	462f      	movlt	r7, r5
 800562a:	1aef      	subge	r7, r5, r3
 800562c:	2f00      	cmp	r7, #0
 800562e:	dd18      	ble.n	8005662 <_svfprintf_r+0xf36>
 8005630:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005634:	4895      	ldr	r0, [pc, #596]	; (800588c <_svfprintf_r+0x1160>)
 8005636:	2f10      	cmp	r7, #16
 8005638:	f103 0301 	add.w	r3, r3, #1
 800563c:	f104 0108 	add.w	r1, r4, #8
 8005640:	6020      	str	r0, [r4, #0]
 8005642:	dc6c      	bgt.n	800571e <_svfprintf_r+0xff2>
 8005644:	6067      	str	r7, [r4, #4]
 8005646:	2b07      	cmp	r3, #7
 8005648:	4417      	add	r7, r2
 800564a:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800564e:	dd79      	ble.n	8005744 <_svfprintf_r+0x1018>
 8005650:	4651      	mov	r1, sl
 8005652:	4648      	mov	r0, r9
 8005654:	aa26      	add	r2, sp, #152	; 0x98
 8005656:	f004 f965 	bl	8009924 <__ssprint_r>
 800565a:	2800      	cmp	r0, #0
 800565c:	f040 81d0 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8005660:	ac29      	add	r4, sp, #164	; 0xa4
 8005662:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8005666:	445d      	add	r5, fp
 8005668:	d009      	beq.n	800567e <_svfprintf_r+0xf52>
 800566a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800566c:	2b00      	cmp	r3, #0
 800566e:	d16b      	bne.n	8005748 <_svfprintf_r+0x101c>
 8005670:	2e00      	cmp	r6, #0
 8005672:	d16b      	bne.n	800574c <_svfprintf_r+0x1020>
 8005674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005676:	445b      	add	r3, fp
 8005678:	429d      	cmp	r5, r3
 800567a:	bf28      	it	cs
 800567c:	461d      	movcs	r5, r3
 800567e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005680:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005682:	4293      	cmp	r3, r2
 8005684:	db02      	blt.n	800568c <_svfprintf_r+0xf60>
 8005686:	f018 0f01 	tst.w	r8, #1
 800568a:	d00e      	beq.n	80056aa <_svfprintf_r+0xf7e>
 800568c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800568e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005694:	6063      	str	r3, [r4, #4]
 8005696:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005698:	4413      	add	r3, r2
 800569a:	9328      	str	r3, [sp, #160]	; 0xa0
 800569c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800569e:	3301      	adds	r3, #1
 80056a0:	2b07      	cmp	r3, #7
 80056a2:	9327      	str	r3, [sp, #156]	; 0x9c
 80056a4:	f300 80cc 	bgt.w	8005840 <_svfprintf_r+0x1114>
 80056a8:	3408      	adds	r4, #8
 80056aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ac:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80056ae:	1b9e      	subs	r6, r3, r6
 80056b0:	445b      	add	r3, fp
 80056b2:	1b5b      	subs	r3, r3, r5
 80056b4:	429e      	cmp	r6, r3
 80056b6:	bfa8      	it	ge
 80056b8:	461e      	movge	r6, r3
 80056ba:	2e00      	cmp	r6, #0
 80056bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80056be:	dd0a      	ble.n	80056d6 <_svfprintf_r+0xfaa>
 80056c0:	4433      	add	r3, r6
 80056c2:	9328      	str	r3, [sp, #160]	; 0xa0
 80056c4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80056c6:	e9c4 5600 	strd	r5, r6, [r4]
 80056ca:	3301      	adds	r3, #1
 80056cc:	2b07      	cmp	r3, #7
 80056ce:	9327      	str	r3, [sp, #156]	; 0x9c
 80056d0:	f300 80c0 	bgt.w	8005854 <_svfprintf_r+0x1128>
 80056d4:	3408      	adds	r4, #8
 80056d6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80056d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056da:	2e00      	cmp	r6, #0
 80056dc:	eba3 0505 	sub.w	r5, r3, r5
 80056e0:	bfa8      	it	ge
 80056e2:	1bad      	subge	r5, r5, r6
 80056e4:	2d00      	cmp	r5, #0
 80056e6:	f77f abf5 	ble.w	8004ed4 <_svfprintf_r+0x7a8>
 80056ea:	2710      	movs	r7, #16
 80056ec:	4e67      	ldr	r6, [pc, #412]	; (800588c <_svfprintf_r+0x1160>)
 80056ee:	2d10      	cmp	r5, #16
 80056f0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80056f4:	f104 0108 	add.w	r1, r4, #8
 80056f8:	f103 0301 	add.w	r3, r3, #1
 80056fc:	6026      	str	r6, [r4, #0]
 80056fe:	f300 80b3 	bgt.w	8005868 <_svfprintf_r+0x113c>
 8005702:	442a      	add	r2, r5
 8005704:	6065      	str	r5, [r4, #4]
 8005706:	9228      	str	r2, [sp, #160]	; 0xa0
 8005708:	e6cf      	b.n	80054aa <_svfprintf_r+0xd7e>
 800570a:	4651      	mov	r1, sl
 800570c:	4648      	mov	r0, r9
 800570e:	aa26      	add	r2, sp, #152	; 0x98
 8005710:	f004 f908 	bl	8009924 <__ssprint_r>
 8005714:	2800      	cmp	r0, #0
 8005716:	f040 8173 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 800571a:	ac29      	add	r4, sp, #164	; 0xa4
 800571c:	e781      	b.n	8005622 <_svfprintf_r+0xef6>
 800571e:	2010      	movs	r0, #16
 8005720:	2b07      	cmp	r3, #7
 8005722:	4402      	add	r2, r0
 8005724:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005728:	6060      	str	r0, [r4, #4]
 800572a:	dd08      	ble.n	800573e <_svfprintf_r+0x1012>
 800572c:	4651      	mov	r1, sl
 800572e:	4648      	mov	r0, r9
 8005730:	aa26      	add	r2, sp, #152	; 0x98
 8005732:	f004 f8f7 	bl	8009924 <__ssprint_r>
 8005736:	2800      	cmp	r0, #0
 8005738:	f040 8162 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 800573c:	a929      	add	r1, sp, #164	; 0xa4
 800573e:	460c      	mov	r4, r1
 8005740:	3f10      	subs	r7, #16
 8005742:	e775      	b.n	8005630 <_svfprintf_r+0xf04>
 8005744:	460c      	mov	r4, r1
 8005746:	e78c      	b.n	8005662 <_svfprintf_r+0xf36>
 8005748:	2e00      	cmp	r6, #0
 800574a:	d049      	beq.n	80057e0 <_svfprintf_r+0x10b4>
 800574c:	3e01      	subs	r6, #1
 800574e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005750:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005752:	6023      	str	r3, [r4, #0]
 8005754:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005756:	6063      	str	r3, [r4, #4]
 8005758:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800575a:	4413      	add	r3, r2
 800575c:	9328      	str	r3, [sp, #160]	; 0xa0
 800575e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005760:	3301      	adds	r3, #1
 8005762:	2b07      	cmp	r3, #7
 8005764:	9327      	str	r3, [sp, #156]	; 0x9c
 8005766:	dc42      	bgt.n	80057ee <_svfprintf_r+0x10c2>
 8005768:	3408      	adds	r4, #8
 800576a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800576c:	445b      	add	r3, fp
 800576e:	1b5a      	subs	r2, r3, r5
 8005770:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005772:	781b      	ldrb	r3, [r3, #0]
 8005774:	429a      	cmp	r2, r3
 8005776:	bfa8      	it	ge
 8005778:	461a      	movge	r2, r3
 800577a:	2a00      	cmp	r2, #0
 800577c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800577e:	9207      	str	r2, [sp, #28]
 8005780:	dd09      	ble.n	8005796 <_svfprintf_r+0x106a>
 8005782:	4413      	add	r3, r2
 8005784:	9328      	str	r3, [sp, #160]	; 0xa0
 8005786:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005788:	e9c4 5200 	strd	r5, r2, [r4]
 800578c:	3301      	adds	r3, #1
 800578e:	2b07      	cmp	r3, #7
 8005790:	9327      	str	r3, [sp, #156]	; 0x9c
 8005792:	dc36      	bgt.n	8005802 <_svfprintf_r+0x10d6>
 8005794:	3408      	adds	r4, #8
 8005796:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005798:	781f      	ldrb	r7, [r3, #0]
 800579a:	9b07      	ldr	r3, [sp, #28]
 800579c:	2b00      	cmp	r3, #0
 800579e:	bfa8      	it	ge
 80057a0:	1aff      	subge	r7, r7, r3
 80057a2:	2f00      	cmp	r7, #0
 80057a4:	dd18      	ble.n	80057d8 <_svfprintf_r+0x10ac>
 80057a6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80057aa:	4838      	ldr	r0, [pc, #224]	; (800588c <_svfprintf_r+0x1160>)
 80057ac:	2f10      	cmp	r7, #16
 80057ae:	f103 0301 	add.w	r3, r3, #1
 80057b2:	f104 0108 	add.w	r1, r4, #8
 80057b6:	6020      	str	r0, [r4, #0]
 80057b8:	dc2d      	bgt.n	8005816 <_svfprintf_r+0x10ea>
 80057ba:	443a      	add	r2, r7
 80057bc:	2b07      	cmp	r3, #7
 80057be:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80057c2:	6067      	str	r7, [r4, #4]
 80057c4:	dd3a      	ble.n	800583c <_svfprintf_r+0x1110>
 80057c6:	4651      	mov	r1, sl
 80057c8:	4648      	mov	r0, r9
 80057ca:	aa26      	add	r2, sp, #152	; 0x98
 80057cc:	f004 f8aa 	bl	8009924 <__ssprint_r>
 80057d0:	2800      	cmp	r0, #0
 80057d2:	f040 8115 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80057d6:	ac29      	add	r4, sp, #164	; 0xa4
 80057d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	441d      	add	r5, r3
 80057de:	e744      	b.n	800566a <_svfprintf_r+0xf3e>
 80057e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057e2:	3b01      	subs	r3, #1
 80057e4:	930d      	str	r3, [sp, #52]	; 0x34
 80057e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057e8:	3b01      	subs	r3, #1
 80057ea:	930c      	str	r3, [sp, #48]	; 0x30
 80057ec:	e7af      	b.n	800574e <_svfprintf_r+0x1022>
 80057ee:	4651      	mov	r1, sl
 80057f0:	4648      	mov	r0, r9
 80057f2:	aa26      	add	r2, sp, #152	; 0x98
 80057f4:	f004 f896 	bl	8009924 <__ssprint_r>
 80057f8:	2800      	cmp	r0, #0
 80057fa:	f040 8101 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80057fe:	ac29      	add	r4, sp, #164	; 0xa4
 8005800:	e7b3      	b.n	800576a <_svfprintf_r+0x103e>
 8005802:	4651      	mov	r1, sl
 8005804:	4648      	mov	r0, r9
 8005806:	aa26      	add	r2, sp, #152	; 0x98
 8005808:	f004 f88c 	bl	8009924 <__ssprint_r>
 800580c:	2800      	cmp	r0, #0
 800580e:	f040 80f7 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8005812:	ac29      	add	r4, sp, #164	; 0xa4
 8005814:	e7bf      	b.n	8005796 <_svfprintf_r+0x106a>
 8005816:	2010      	movs	r0, #16
 8005818:	2b07      	cmp	r3, #7
 800581a:	4402      	add	r2, r0
 800581c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005820:	6060      	str	r0, [r4, #4]
 8005822:	dd08      	ble.n	8005836 <_svfprintf_r+0x110a>
 8005824:	4651      	mov	r1, sl
 8005826:	4648      	mov	r0, r9
 8005828:	aa26      	add	r2, sp, #152	; 0x98
 800582a:	f004 f87b 	bl	8009924 <__ssprint_r>
 800582e:	2800      	cmp	r0, #0
 8005830:	f040 80e6 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8005834:	a929      	add	r1, sp, #164	; 0xa4
 8005836:	460c      	mov	r4, r1
 8005838:	3f10      	subs	r7, #16
 800583a:	e7b4      	b.n	80057a6 <_svfprintf_r+0x107a>
 800583c:	460c      	mov	r4, r1
 800583e:	e7cb      	b.n	80057d8 <_svfprintf_r+0x10ac>
 8005840:	4651      	mov	r1, sl
 8005842:	4648      	mov	r0, r9
 8005844:	aa26      	add	r2, sp, #152	; 0x98
 8005846:	f004 f86d 	bl	8009924 <__ssprint_r>
 800584a:	2800      	cmp	r0, #0
 800584c:	f040 80d8 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8005850:	ac29      	add	r4, sp, #164	; 0xa4
 8005852:	e72a      	b.n	80056aa <_svfprintf_r+0xf7e>
 8005854:	4651      	mov	r1, sl
 8005856:	4648      	mov	r0, r9
 8005858:	aa26      	add	r2, sp, #152	; 0x98
 800585a:	f004 f863 	bl	8009924 <__ssprint_r>
 800585e:	2800      	cmp	r0, #0
 8005860:	f040 80ce 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8005864:	ac29      	add	r4, sp, #164	; 0xa4
 8005866:	e736      	b.n	80056d6 <_svfprintf_r+0xfaa>
 8005868:	3210      	adds	r2, #16
 800586a:	2b07      	cmp	r3, #7
 800586c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005870:	6067      	str	r7, [r4, #4]
 8005872:	dd08      	ble.n	8005886 <_svfprintf_r+0x115a>
 8005874:	4651      	mov	r1, sl
 8005876:	4648      	mov	r0, r9
 8005878:	aa26      	add	r2, sp, #152	; 0x98
 800587a:	f004 f853 	bl	8009924 <__ssprint_r>
 800587e:	2800      	cmp	r0, #0
 8005880:	f040 80be 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 8005884:	a929      	add	r1, sp, #164	; 0xa4
 8005886:	460c      	mov	r4, r1
 8005888:	3d10      	subs	r5, #16
 800588a:	e730      	b.n	80056ee <_svfprintf_r+0xfc2>
 800588c:	0800a288 	.word	0x0800a288
 8005890:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005892:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005894:	2a01      	cmp	r2, #1
 8005896:	f107 0701 	add.w	r7, r7, #1
 800589a:	f103 0301 	add.w	r3, r3, #1
 800589e:	f104 0508 	add.w	r5, r4, #8
 80058a2:	dc02      	bgt.n	80058aa <_svfprintf_r+0x117e>
 80058a4:	f018 0f01 	tst.w	r8, #1
 80058a8:	d07e      	beq.n	80059a8 <_svfprintf_r+0x127c>
 80058aa:	2201      	movs	r2, #1
 80058ac:	2b07      	cmp	r3, #7
 80058ae:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80058b2:	f8c4 b000 	str.w	fp, [r4]
 80058b6:	6062      	str	r2, [r4, #4]
 80058b8:	dd08      	ble.n	80058cc <_svfprintf_r+0x11a0>
 80058ba:	4651      	mov	r1, sl
 80058bc:	4648      	mov	r0, r9
 80058be:	aa26      	add	r2, sp, #152	; 0x98
 80058c0:	f004 f830 	bl	8009924 <__ssprint_r>
 80058c4:	2800      	cmp	r0, #0
 80058c6:	f040 809b 	bne.w	8005a00 <_svfprintf_r+0x12d4>
 80058ca:	ad29      	add	r5, sp, #164	; 0xa4
 80058cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80058ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80058d0:	602b      	str	r3, [r5, #0]
 80058d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80058d4:	606b      	str	r3, [r5, #4]
 80058d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80058d8:	4413      	add	r3, r2
 80058da:	9328      	str	r3, [sp, #160]	; 0xa0
 80058dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80058de:	3301      	adds	r3, #1
 80058e0:	2b07      	cmp	r3, #7
 80058e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80058e4:	dc32      	bgt.n	800594c <_svfprintf_r+0x1220>
 80058e6:	3508      	adds	r5, #8
 80058e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058ea:	2200      	movs	r2, #0
 80058ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80058f0:	e9dd 7627 	ldrd	r7, r6, [sp, #156]	; 0x9c
 80058f4:	1e5c      	subs	r4, r3, #1
 80058f6:	2300      	movs	r3, #0
 80058f8:	f7fb f856 	bl	80009a8 <__aeabi_dcmpeq>
 80058fc:	2800      	cmp	r0, #0
 80058fe:	d12e      	bne.n	800595e <_svfprintf_r+0x1232>
 8005900:	f10b 0301 	add.w	r3, fp, #1
 8005904:	e9c5 3400 	strd	r3, r4, [r5]
 8005908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800590a:	3701      	adds	r7, #1
 800590c:	3e01      	subs	r6, #1
 800590e:	441e      	add	r6, r3
 8005910:	2f07      	cmp	r7, #7
 8005912:	e9cd 7627 	strd	r7, r6, [sp, #156]	; 0x9c
 8005916:	dd50      	ble.n	80059ba <_svfprintf_r+0x128e>
 8005918:	4651      	mov	r1, sl
 800591a:	4648      	mov	r0, r9
 800591c:	aa26      	add	r2, sp, #152	; 0x98
 800591e:	f004 f801 	bl	8009924 <__ssprint_r>
 8005922:	2800      	cmp	r0, #0
 8005924:	d16c      	bne.n	8005a00 <_svfprintf_r+0x12d4>
 8005926:	ad29      	add	r5, sp, #164	; 0xa4
 8005928:	ab22      	add	r3, sp, #136	; 0x88
 800592a:	602b      	str	r3, [r5, #0]
 800592c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800592e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005930:	606b      	str	r3, [r5, #4]
 8005932:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005934:	4413      	add	r3, r2
 8005936:	9328      	str	r3, [sp, #160]	; 0xa0
 8005938:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800593a:	3301      	adds	r3, #1
 800593c:	2b07      	cmp	r3, #7
 800593e:	9327      	str	r3, [sp, #156]	; 0x9c
 8005940:	f73f adb7 	bgt.w	80054b2 <_svfprintf_r+0xd86>
 8005944:	f105 0408 	add.w	r4, r5, #8
 8005948:	f7ff bac4 	b.w	8004ed4 <_svfprintf_r+0x7a8>
 800594c:	4651      	mov	r1, sl
 800594e:	4648      	mov	r0, r9
 8005950:	aa26      	add	r2, sp, #152	; 0x98
 8005952:	f003 ffe7 	bl	8009924 <__ssprint_r>
 8005956:	2800      	cmp	r0, #0
 8005958:	d152      	bne.n	8005a00 <_svfprintf_r+0x12d4>
 800595a:	ad29      	add	r5, sp, #164	; 0xa4
 800595c:	e7c4      	b.n	80058e8 <_svfprintf_r+0x11bc>
 800595e:	2c00      	cmp	r4, #0
 8005960:	dde2      	ble.n	8005928 <_svfprintf_r+0x11fc>
 8005962:	2710      	movs	r7, #16
 8005964:	4e56      	ldr	r6, [pc, #344]	; (8005ac0 <_svfprintf_r+0x1394>)
 8005966:	2c10      	cmp	r4, #16
 8005968:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800596c:	f105 0108 	add.w	r1, r5, #8
 8005970:	f103 0301 	add.w	r3, r3, #1
 8005974:	602e      	str	r6, [r5, #0]
 8005976:	dc07      	bgt.n	8005988 <_svfprintf_r+0x125c>
 8005978:	606c      	str	r4, [r5, #4]
 800597a:	2b07      	cmp	r3, #7
 800597c:	4414      	add	r4, r2
 800597e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8005982:	dcc9      	bgt.n	8005918 <_svfprintf_r+0x11ec>
 8005984:	460d      	mov	r5, r1
 8005986:	e7cf      	b.n	8005928 <_svfprintf_r+0x11fc>
 8005988:	3210      	adds	r2, #16
 800598a:	2b07      	cmp	r3, #7
 800598c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005990:	606f      	str	r7, [r5, #4]
 8005992:	dd06      	ble.n	80059a2 <_svfprintf_r+0x1276>
 8005994:	4651      	mov	r1, sl
 8005996:	4648      	mov	r0, r9
 8005998:	aa26      	add	r2, sp, #152	; 0x98
 800599a:	f003 ffc3 	bl	8009924 <__ssprint_r>
 800599e:	bb78      	cbnz	r0, 8005a00 <_svfprintf_r+0x12d4>
 80059a0:	a929      	add	r1, sp, #164	; 0xa4
 80059a2:	460d      	mov	r5, r1
 80059a4:	3c10      	subs	r4, #16
 80059a6:	e7de      	b.n	8005966 <_svfprintf_r+0x123a>
 80059a8:	2201      	movs	r2, #1
 80059aa:	2b07      	cmp	r3, #7
 80059ac:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80059b0:	f8c4 b000 	str.w	fp, [r4]
 80059b4:	6062      	str	r2, [r4, #4]
 80059b6:	ddb7      	ble.n	8005928 <_svfprintf_r+0x11fc>
 80059b8:	e7ae      	b.n	8005918 <_svfprintf_r+0x11ec>
 80059ba:	3508      	adds	r5, #8
 80059bc:	e7b4      	b.n	8005928 <_svfprintf_r+0x11fc>
 80059be:	460c      	mov	r4, r1
 80059c0:	f7ff ba88 	b.w	8004ed4 <_svfprintf_r+0x7a8>
 80059c4:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80059c8:	1a9d      	subs	r5, r3, r2
 80059ca:	2d00      	cmp	r5, #0
 80059cc:	f77f aa86 	ble.w	8004edc <_svfprintf_r+0x7b0>
 80059d0:	2710      	movs	r7, #16
 80059d2:	4e3c      	ldr	r6, [pc, #240]	; (8005ac4 <_svfprintf_r+0x1398>)
 80059d4:	2d10      	cmp	r5, #16
 80059d6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80059da:	6026      	str	r6, [r4, #0]
 80059dc:	f103 0301 	add.w	r3, r3, #1
 80059e0:	dc18      	bgt.n	8005a14 <_svfprintf_r+0x12e8>
 80059e2:	6065      	str	r5, [r4, #4]
 80059e4:	2b07      	cmp	r3, #7
 80059e6:	4415      	add	r5, r2
 80059e8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80059ec:	f77f aa76 	ble.w	8004edc <_svfprintf_r+0x7b0>
 80059f0:	4651      	mov	r1, sl
 80059f2:	4648      	mov	r0, r9
 80059f4:	aa26      	add	r2, sp, #152	; 0x98
 80059f6:	f003 ff95 	bl	8009924 <__ssprint_r>
 80059fa:	2800      	cmp	r0, #0
 80059fc:	f43f aa6e 	beq.w	8004edc <_svfprintf_r+0x7b0>
 8005a00:	9b08      	ldr	r3, [sp, #32]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	f43f a892 	beq.w	8004b2c <_svfprintf_r+0x400>
 8005a08:	4619      	mov	r1, r3
 8005a0a:	4648      	mov	r0, r9
 8005a0c:	f7fe fdce 	bl	80045ac <_free_r>
 8005a10:	f7ff b88c 	b.w	8004b2c <_svfprintf_r+0x400>
 8005a14:	3210      	adds	r2, #16
 8005a16:	2b07      	cmp	r3, #7
 8005a18:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005a1c:	6067      	str	r7, [r4, #4]
 8005a1e:	dc02      	bgt.n	8005a26 <_svfprintf_r+0x12fa>
 8005a20:	3408      	adds	r4, #8
 8005a22:	3d10      	subs	r5, #16
 8005a24:	e7d6      	b.n	80059d4 <_svfprintf_r+0x12a8>
 8005a26:	4651      	mov	r1, sl
 8005a28:	4648      	mov	r0, r9
 8005a2a:	aa26      	add	r2, sp, #152	; 0x98
 8005a2c:	f003 ff7a 	bl	8009924 <__ssprint_r>
 8005a30:	2800      	cmp	r0, #0
 8005a32:	d1e5      	bne.n	8005a00 <_svfprintf_r+0x12d4>
 8005a34:	ac29      	add	r4, sp, #164	; 0xa4
 8005a36:	e7f4      	b.n	8005a22 <_svfprintf_r+0x12f6>
 8005a38:	4648      	mov	r0, r9
 8005a3a:	9908      	ldr	r1, [sp, #32]
 8005a3c:	f7fe fdb6 	bl	80045ac <_free_r>
 8005a40:	f7ff ba64 	b.w	8004f0c <_svfprintf_r+0x7e0>
 8005a44:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	f43f a870 	beq.w	8004b2c <_svfprintf_r+0x400>
 8005a4c:	4651      	mov	r1, sl
 8005a4e:	4648      	mov	r0, r9
 8005a50:	aa26      	add	r2, sp, #152	; 0x98
 8005a52:	f003 ff67 	bl	8009924 <__ssprint_r>
 8005a56:	f7ff b869 	b.w	8004b2c <_svfprintf_r+0x400>
 8005a5a:	ea55 0206 	orrs.w	r2, r5, r6
 8005a5e:	f8cd 8020 	str.w	r8, [sp, #32]
 8005a62:	f43f ab78 	beq.w	8005156 <_svfprintf_r+0xa2a>
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	f43f ac14 	beq.w	8005294 <_svfprintf_r+0xb68>
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8005a72:	f43f ac56 	beq.w	8005322 <_svfprintf_r+0xbf6>
 8005a76:	f005 0307 	and.w	r3, r5, #7
 8005a7a:	08ed      	lsrs	r5, r5, #3
 8005a7c:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 8005a80:	08f6      	lsrs	r6, r6, #3
 8005a82:	3330      	adds	r3, #48	; 0x30
 8005a84:	ea55 0106 	orrs.w	r1, r5, r6
 8005a88:	465a      	mov	r2, fp
 8005a8a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8005a8e:	d1f2      	bne.n	8005a76 <_svfprintf_r+0x134a>
 8005a90:	9908      	ldr	r1, [sp, #32]
 8005a92:	07c9      	lsls	r1, r1, #31
 8005a94:	d506      	bpl.n	8005aa4 <_svfprintf_r+0x1378>
 8005a96:	2b30      	cmp	r3, #48	; 0x30
 8005a98:	d004      	beq.n	8005aa4 <_svfprintf_r+0x1378>
 8005a9a:	2330      	movs	r3, #48	; 0x30
 8005a9c:	f80b 3c01 	strb.w	r3, [fp, #-1]
 8005aa0:	f1a2 0b02 	sub.w	fp, r2, #2
 8005aa4:	ab52      	add	r3, sp, #328	; 0x148
 8005aa6:	eba3 030b 	sub.w	r3, r3, fp
 8005aaa:	9f07      	ldr	r7, [sp, #28]
 8005aac:	9307      	str	r3, [sp, #28]
 8005aae:	2300      	movs	r3, #0
 8005ab0:	461e      	mov	r6, r3
 8005ab2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ab6:	9308      	str	r3, [sp, #32]
 8005ab8:	461d      	mov	r5, r3
 8005aba:	930c      	str	r3, [sp, #48]	; 0x30
 8005abc:	f7ff b94c 	b.w	8004d58 <_svfprintf_r+0x62c>
 8005ac0:	0800a288 	.word	0x0800a288
 8005ac4:	0800a278 	.word	0x0800a278

08005ac8 <_vfprintf_r>:
 8005ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005acc:	b0d3      	sub	sp, #332	; 0x14c
 8005ace:	468a      	mov	sl, r1
 8005ad0:	4691      	mov	r9, r2
 8005ad2:	461c      	mov	r4, r3
 8005ad4:	461d      	mov	r5, r3
 8005ad6:	4683      	mov	fp, r0
 8005ad8:	f002 fafe 	bl	80080d8 <_localeconv_r>
 8005adc:	6803      	ldr	r3, [r0, #0]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	9317      	str	r3, [sp, #92]	; 0x5c
 8005ae2:	f7fa fb35 	bl	8000150 <strlen>
 8005ae6:	900f      	str	r0, [sp, #60]	; 0x3c
 8005ae8:	f1bb 0f00 	cmp.w	fp, #0
 8005aec:	d005      	beq.n	8005afa <_vfprintf_r+0x32>
 8005aee:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 8005af2:	b913      	cbnz	r3, 8005afa <_vfprintf_r+0x32>
 8005af4:	4658      	mov	r0, fp
 8005af6:	f7fe faf3 	bl	80040e0 <__sinit>
 8005afa:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005afe:	07d8      	lsls	r0, r3, #31
 8005b00:	d407      	bmi.n	8005b12 <_vfprintf_r+0x4a>
 8005b02:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005b06:	0599      	lsls	r1, r3, #22
 8005b08:	d403      	bmi.n	8005b12 <_vfprintf_r+0x4a>
 8005b0a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005b0e:	f7fe fcdb 	bl	80044c8 <__retarget_lock_acquire_recursive>
 8005b12:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8005b16:	049a      	lsls	r2, r3, #18
 8005b18:	d409      	bmi.n	8005b2e <_vfprintf_r+0x66>
 8005b1a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005b1e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8005b22:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005b26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b2a:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8005b2e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005b32:	071b      	lsls	r3, r3, #28
 8005b34:	d502      	bpl.n	8005b3c <_vfprintf_r+0x74>
 8005b36:	f8da 3010 	ldr.w	r3, [sl, #16]
 8005b3a:	b9c3      	cbnz	r3, 8005b6e <_vfprintf_r+0xa6>
 8005b3c:	4651      	mov	r1, sl
 8005b3e:	4658      	mov	r0, fp
 8005b40:	f002 f9d4 	bl	8007eec <__swsetup_r>
 8005b44:	b198      	cbz	r0, 8005b6e <_vfprintf_r+0xa6>
 8005b46:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005b4a:	07df      	lsls	r7, r3, #31
 8005b4c:	d506      	bpl.n	8005b5c <_vfprintf_r+0x94>
 8005b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b52:	9312      	str	r3, [sp, #72]	; 0x48
 8005b54:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005b56:	b053      	add	sp, #332	; 0x14c
 8005b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b5c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005b60:	059e      	lsls	r6, r3, #22
 8005b62:	d4f4      	bmi.n	8005b4e <_vfprintf_r+0x86>
 8005b64:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005b68:	f7fe fcaf 	bl	80044ca <__retarget_lock_release_recursive>
 8005b6c:	e7ef      	b.n	8005b4e <_vfprintf_r+0x86>
 8005b6e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005b72:	f003 021a 	and.w	r2, r3, #26
 8005b76:	2a0a      	cmp	r2, #10
 8005b78:	d116      	bne.n	8005ba8 <_vfprintf_r+0xe0>
 8005b7a:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8005b7e:	2a00      	cmp	r2, #0
 8005b80:	db12      	blt.n	8005ba8 <_vfprintf_r+0xe0>
 8005b82:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8005b86:	07d5      	lsls	r5, r2, #31
 8005b88:	d405      	bmi.n	8005b96 <_vfprintf_r+0xce>
 8005b8a:	0598      	lsls	r0, r3, #22
 8005b8c:	d403      	bmi.n	8005b96 <_vfprintf_r+0xce>
 8005b8e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005b92:	f7fe fc9a 	bl	80044ca <__retarget_lock_release_recursive>
 8005b96:	4623      	mov	r3, r4
 8005b98:	464a      	mov	r2, r9
 8005b9a:	4651      	mov	r1, sl
 8005b9c:	4658      	mov	r0, fp
 8005b9e:	b053      	add	sp, #332	; 0x14c
 8005ba0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ba4:	f001 b9ac 	b.w	8006f00 <__sbprintf>
 8005ba8:	2300      	movs	r3, #0
 8005baa:	2200      	movs	r2, #0
 8005bac:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 8005bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005bb8:	2300      	movs	r3, #0
 8005bba:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 8005bbe:	ac29      	add	r4, sp, #164	; 0xa4
 8005bc0:	9426      	str	r4, [sp, #152]	; 0x98
 8005bc2:	930d      	str	r3, [sp, #52]	; 0x34
 8005bc4:	9315      	str	r3, [sp, #84]	; 0x54
 8005bc6:	9318      	str	r3, [sp, #96]	; 0x60
 8005bc8:	9312      	str	r3, [sp, #72]	; 0x48
 8005bca:	464b      	mov	r3, r9
 8005bcc:	461e      	mov	r6, r3
 8005bce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bd2:	b10a      	cbz	r2, 8005bd8 <_vfprintf_r+0x110>
 8005bd4:	2a25      	cmp	r2, #37	; 0x25
 8005bd6:	d1f9      	bne.n	8005bcc <_vfprintf_r+0x104>
 8005bd8:	ebb6 0709 	subs.w	r7, r6, r9
 8005bdc:	d00d      	beq.n	8005bfa <_vfprintf_r+0x132>
 8005bde:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005be0:	e9c4 9700 	strd	r9, r7, [r4]
 8005be4:	443b      	add	r3, r7
 8005be6:	9328      	str	r3, [sp, #160]	; 0xa0
 8005be8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005bea:	3301      	adds	r3, #1
 8005bec:	2b07      	cmp	r3, #7
 8005bee:	9327      	str	r3, [sp, #156]	; 0x9c
 8005bf0:	dc79      	bgt.n	8005ce6 <_vfprintf_r+0x21e>
 8005bf2:	3408      	adds	r4, #8
 8005bf4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bf6:	443b      	add	r3, r7
 8005bf8:	9312      	str	r3, [sp, #72]	; 0x48
 8005bfa:	7833      	ldrb	r3, [r6, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	f001 8139 	beq.w	8006e74 <_vfprintf_r+0x13ac>
 8005c02:	2300      	movs	r3, #0
 8005c04:	f04f 32ff 	mov.w	r2, #4294967295
 8005c08:	4698      	mov	r8, r3
 8005c0a:	270a      	movs	r7, #10
 8005c0c:	212b      	movs	r1, #43	; 0x2b
 8005c0e:	3601      	adds	r6, #1
 8005c10:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005c14:	9207      	str	r2, [sp, #28]
 8005c16:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c18:	4633      	mov	r3, r6
 8005c1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c1e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005c20:	930e      	str	r3, [sp, #56]	; 0x38
 8005c22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c24:	3b20      	subs	r3, #32
 8005c26:	2b5a      	cmp	r3, #90	; 0x5a
 8005c28:	f200 85ae 	bhi.w	8006788 <_vfprintf_r+0xcc0>
 8005c2c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005c30:	05ac007e 	.word	0x05ac007e
 8005c34:	008605ac 	.word	0x008605ac
 8005c38:	05ac05ac 	.word	0x05ac05ac
 8005c3c:	006505ac 	.word	0x006505ac
 8005c40:	05ac05ac 	.word	0x05ac05ac
 8005c44:	00930089 	.word	0x00930089
 8005c48:	009005ac 	.word	0x009005ac
 8005c4c:	05ac0096 	.word	0x05ac0096
 8005c50:	00b500b2 	.word	0x00b500b2
 8005c54:	00b500b5 	.word	0x00b500b5
 8005c58:	00b500b5 	.word	0x00b500b5
 8005c5c:	00b500b5 	.word	0x00b500b5
 8005c60:	00b500b5 	.word	0x00b500b5
 8005c64:	05ac05ac 	.word	0x05ac05ac
 8005c68:	05ac05ac 	.word	0x05ac05ac
 8005c6c:	05ac05ac 	.word	0x05ac05ac
 8005c70:	012405ac 	.word	0x012405ac
 8005c74:	00e205ac 	.word	0x00e205ac
 8005c78:	012400f5 	.word	0x012400f5
 8005c7c:	01240124 	.word	0x01240124
 8005c80:	05ac05ac 	.word	0x05ac05ac
 8005c84:	05ac05ac 	.word	0x05ac05ac
 8005c88:	05ac00c5 	.word	0x05ac00c5
 8005c8c:	048b05ac 	.word	0x048b05ac
 8005c90:	05ac05ac 	.word	0x05ac05ac
 8005c94:	04d505ac 	.word	0x04d505ac
 8005c98:	04f605ac 	.word	0x04f605ac
 8005c9c:	05ac05ac 	.word	0x05ac05ac
 8005ca0:	05ac0518 	.word	0x05ac0518
 8005ca4:	05ac05ac 	.word	0x05ac05ac
 8005ca8:	05ac05ac 	.word	0x05ac05ac
 8005cac:	05ac05ac 	.word	0x05ac05ac
 8005cb0:	012405ac 	.word	0x012405ac
 8005cb4:	00e205ac 	.word	0x00e205ac
 8005cb8:	012400f7 	.word	0x012400f7
 8005cbc:	01240124 	.word	0x01240124
 8005cc0:	00f700c8 	.word	0x00f700c8
 8005cc4:	05ac00dc 	.word	0x05ac00dc
 8005cc8:	05ac00d5 	.word	0x05ac00d5
 8005ccc:	048d0466 	.word	0x048d0466
 8005cd0:	00dc04c4 	.word	0x00dc04c4
 8005cd4:	04d505ac 	.word	0x04d505ac
 8005cd8:	04f8007c 	.word	0x04f8007c
 8005cdc:	05ac05ac 	.word	0x05ac05ac
 8005ce0:	05ac0537 	.word	0x05ac0537
 8005ce4:	007c      	.short	0x007c
 8005ce6:	4651      	mov	r1, sl
 8005ce8:	4658      	mov	r0, fp
 8005cea:	aa26      	add	r2, sp, #152	; 0x98
 8005cec:	f001 f948 	bl	8006f80 <__sprint_r>
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	f040 812d 	bne.w	8005f50 <_vfprintf_r+0x488>
 8005cf6:	ac29      	add	r4, sp, #164	; 0xa4
 8005cf8:	e77c      	b.n	8005bf4 <_vfprintf_r+0x12c>
 8005cfa:	4658      	mov	r0, fp
 8005cfc:	f002 f9ec 	bl	80080d8 <_localeconv_r>
 8005d00:	6843      	ldr	r3, [r0, #4]
 8005d02:	4618      	mov	r0, r3
 8005d04:	9318      	str	r3, [sp, #96]	; 0x60
 8005d06:	f7fa fa23 	bl	8000150 <strlen>
 8005d0a:	9015      	str	r0, [sp, #84]	; 0x54
 8005d0c:	4658      	mov	r0, fp
 8005d0e:	f002 f9e3 	bl	80080d8 <_localeconv_r>
 8005d12:	6883      	ldr	r3, [r0, #8]
 8005d14:	212b      	movs	r1, #43	; 0x2b
 8005d16:	930d      	str	r3, [sp, #52]	; 0x34
 8005d18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d1a:	b12b      	cbz	r3, 8005d28 <_vfprintf_r+0x260>
 8005d1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d1e:	b11b      	cbz	r3, 8005d28 <_vfprintf_r+0x260>
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	b10b      	cbz	r3, 8005d28 <_vfprintf_r+0x260>
 8005d24:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8005d28:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8005d2a:	e775      	b.n	8005c18 <_vfprintf_r+0x150>
 8005d2c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d1f9      	bne.n	8005d28 <_vfprintf_r+0x260>
 8005d34:	2320      	movs	r3, #32
 8005d36:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005d3a:	e7f5      	b.n	8005d28 <_vfprintf_r+0x260>
 8005d3c:	f048 0801 	orr.w	r8, r8, #1
 8005d40:	e7f2      	b.n	8005d28 <_vfprintf_r+0x260>
 8005d42:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	9313      	str	r3, [sp, #76]	; 0x4c
 8005d4a:	daed      	bge.n	8005d28 <_vfprintf_r+0x260>
 8005d4c:	425b      	negs	r3, r3
 8005d4e:	9313      	str	r3, [sp, #76]	; 0x4c
 8005d50:	f048 0804 	orr.w	r8, r8, #4
 8005d54:	e7e8      	b.n	8005d28 <_vfprintf_r+0x260>
 8005d56:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8005d5a:	e7e5      	b.n	8005d28 <_vfprintf_r+0x260>
 8005d5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d62:	2a2a      	cmp	r2, #42	; 0x2a
 8005d64:	920b      	str	r2, [sp, #44]	; 0x2c
 8005d66:	d112      	bne.n	8005d8e <_vfprintf_r+0x2c6>
 8005d68:	f855 2b04 	ldr.w	r2, [r5], #4
 8005d6c:	930e      	str	r3, [sp, #56]	; 0x38
 8005d6e:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8005d72:	9207      	str	r2, [sp, #28]
 8005d74:	e7d8      	b.n	8005d28 <_vfprintf_r+0x260>
 8005d76:	9807      	ldr	r0, [sp, #28]
 8005d78:	fb07 2200 	mla	r2, r7, r0, r2
 8005d7c:	9207      	str	r2, [sp, #28]
 8005d7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d82:	920b      	str	r2, [sp, #44]	; 0x2c
 8005d84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d86:	3a30      	subs	r2, #48	; 0x30
 8005d88:	2a09      	cmp	r2, #9
 8005d8a:	d9f4      	bls.n	8005d76 <_vfprintf_r+0x2ae>
 8005d8c:	e748      	b.n	8005c20 <_vfprintf_r+0x158>
 8005d8e:	2200      	movs	r2, #0
 8005d90:	9207      	str	r2, [sp, #28]
 8005d92:	e7f7      	b.n	8005d84 <_vfprintf_r+0x2bc>
 8005d94:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8005d98:	e7c6      	b.n	8005d28 <_vfprintf_r+0x260>
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d9e:	9213      	str	r2, [sp, #76]	; 0x4c
 8005da0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005da2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005da4:	3a30      	subs	r2, #48	; 0x30
 8005da6:	fb07 2200 	mla	r2, r7, r0, r2
 8005daa:	9213      	str	r2, [sp, #76]	; 0x4c
 8005dac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005db0:	920b      	str	r2, [sp, #44]	; 0x2c
 8005db2:	3a30      	subs	r2, #48	; 0x30
 8005db4:	2a09      	cmp	r2, #9
 8005db6:	d9f3      	bls.n	8005da0 <_vfprintf_r+0x2d8>
 8005db8:	e732      	b.n	8005c20 <_vfprintf_r+0x158>
 8005dba:	f048 0808 	orr.w	r8, r8, #8
 8005dbe:	e7b3      	b.n	8005d28 <_vfprintf_r+0x260>
 8005dc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	2b68      	cmp	r3, #104	; 0x68
 8005dc6:	bf01      	itttt	eq
 8005dc8:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8005dca:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8005dce:	3301      	addeq	r3, #1
 8005dd0:	930e      	streq	r3, [sp, #56]	; 0x38
 8005dd2:	bf18      	it	ne
 8005dd4:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8005dd8:	e7a6      	b.n	8005d28 <_vfprintf_r+0x260>
 8005dda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ddc:	781b      	ldrb	r3, [r3, #0]
 8005dde:	2b6c      	cmp	r3, #108	; 0x6c
 8005de0:	d105      	bne.n	8005dee <_vfprintf_r+0x326>
 8005de2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005de4:	3301      	adds	r3, #1
 8005de6:	930e      	str	r3, [sp, #56]	; 0x38
 8005de8:	f048 0820 	orr.w	r8, r8, #32
 8005dec:	e79c      	b.n	8005d28 <_vfprintf_r+0x260>
 8005dee:	f048 0810 	orr.w	r8, r8, #16
 8005df2:	e799      	b.n	8005d28 <_vfprintf_r+0x260>
 8005df4:	462a      	mov	r2, r5
 8005df6:	f852 3b04 	ldr.w	r3, [r2], #4
 8005dfa:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005dfe:	2300      	movs	r3, #0
 8005e00:	920a      	str	r2, [sp, #40]	; 0x28
 8005e02:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005e06:	2700      	movs	r7, #0
 8005e08:	9308      	str	r3, [sp, #32]
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	463e      	mov	r6, r7
 8005e0e:	463d      	mov	r5, r7
 8005e10:	9307      	str	r3, [sp, #28]
 8005e12:	970c      	str	r7, [sp, #48]	; 0x30
 8005e14:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8005e18:	e1b8      	b.n	800618c <_vfprintf_r+0x6c4>
 8005e1a:	f048 0810 	orr.w	r8, r8, #16
 8005e1e:	f018 0f20 	tst.w	r8, #32
 8005e22:	d011      	beq.n	8005e48 <_vfprintf_r+0x380>
 8005e24:	3507      	adds	r5, #7
 8005e26:	f025 0307 	bic.w	r3, r5, #7
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	f852 5b08 	ldr.w	r5, [r2], #8
 8005e30:	685e      	ldr	r6, [r3, #4]
 8005e32:	920a      	str	r2, [sp, #40]	; 0x28
 8005e34:	2e00      	cmp	r6, #0
 8005e36:	da05      	bge.n	8005e44 <_vfprintf_r+0x37c>
 8005e38:	232d      	movs	r3, #45	; 0x2d
 8005e3a:	426d      	negs	r5, r5
 8005e3c:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8005e40:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005e44:	2301      	movs	r3, #1
 8005e46:	e391      	b.n	800656c <_vfprintf_r+0xaa4>
 8005e48:	462b      	mov	r3, r5
 8005e4a:	f853 6b04 	ldr.w	r6, [r3], #4
 8005e4e:	f018 0f10 	tst.w	r8, #16
 8005e52:	930a      	str	r3, [sp, #40]	; 0x28
 8005e54:	d002      	beq.n	8005e5c <_vfprintf_r+0x394>
 8005e56:	4635      	mov	r5, r6
 8005e58:	17f6      	asrs	r6, r6, #31
 8005e5a:	e7eb      	b.n	8005e34 <_vfprintf_r+0x36c>
 8005e5c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005e60:	d003      	beq.n	8005e6a <_vfprintf_r+0x3a2>
 8005e62:	b235      	sxth	r5, r6
 8005e64:	f346 36c0 	sbfx	r6, r6, #15, #1
 8005e68:	e7e4      	b.n	8005e34 <_vfprintf_r+0x36c>
 8005e6a:	f418 7f00 	tst.w	r8, #512	; 0x200
 8005e6e:	d0f2      	beq.n	8005e56 <_vfprintf_r+0x38e>
 8005e70:	b275      	sxtb	r5, r6
 8005e72:	f346 16c0 	sbfx	r6, r6, #7, #1
 8005e76:	e7dd      	b.n	8005e34 <_vfprintf_r+0x36c>
 8005e78:	3507      	adds	r5, #7
 8005e7a:	f025 0307 	bic.w	r3, r5, #7
 8005e7e:	4619      	mov	r1, r3
 8005e80:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005e84:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005e88:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8005e8c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005e90:	910a      	str	r1, [sp, #40]	; 0x28
 8005e92:	f04f 32ff 	mov.w	r2, #4294967295
 8005e96:	4630      	mov	r0, r6
 8005e98:	4629      	mov	r1, r5
 8005e9a:	4b3e      	ldr	r3, [pc, #248]	; (8005f94 <_vfprintf_r+0x4cc>)
 8005e9c:	f7fa fdb6 	bl	8000a0c <__aeabi_dcmpun>
 8005ea0:	bb18      	cbnz	r0, 8005eea <_vfprintf_r+0x422>
 8005ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea6:	4630      	mov	r0, r6
 8005ea8:	4629      	mov	r1, r5
 8005eaa:	4b3a      	ldr	r3, [pc, #232]	; (8005f94 <_vfprintf_r+0x4cc>)
 8005eac:	f7fa fd90 	bl	80009d0 <__aeabi_dcmple>
 8005eb0:	b9d8      	cbnz	r0, 8005eea <_vfprintf_r+0x422>
 8005eb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f7fa fd7f 	bl	80009bc <__aeabi_dcmplt>
 8005ebe:	b110      	cbz	r0, 8005ec6 <_vfprintf_r+0x3fe>
 8005ec0:	232d      	movs	r3, #45	; 0x2d
 8005ec2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005ec6:	4a34      	ldr	r2, [pc, #208]	; (8005f98 <_vfprintf_r+0x4d0>)
 8005ec8:	4b34      	ldr	r3, [pc, #208]	; (8005f9c <_vfprintf_r+0x4d4>)
 8005eca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ecc:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8005ed0:	2947      	cmp	r1, #71	; 0x47
 8005ed2:	bfd4      	ite	le
 8005ed4:	4691      	movle	r9, r2
 8005ed6:	4699      	movgt	r9, r3
 8005ed8:	2303      	movs	r3, #3
 8005eda:	2100      	movs	r1, #0
 8005edc:	e9cd 3107 	strd	r3, r1, [sp, #28]
 8005ee0:	2700      	movs	r7, #0
 8005ee2:	463e      	mov	r6, r7
 8005ee4:	463b      	mov	r3, r7
 8005ee6:	f001 b803 	b.w	8006ef0 <_vfprintf_r+0x1428>
 8005eea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005eee:	4610      	mov	r0, r2
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	f7fa fd8b 	bl	8000a0c <__aeabi_dcmpun>
 8005ef6:	b140      	cbz	r0, 8005f0a <_vfprintf_r+0x442>
 8005ef8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005efa:	4a29      	ldr	r2, [pc, #164]	; (8005fa0 <_vfprintf_r+0x4d8>)
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	bfbc      	itt	lt
 8005f00:	232d      	movlt	r3, #45	; 0x2d
 8005f02:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8005f06:	4b27      	ldr	r3, [pc, #156]	; (8005fa4 <_vfprintf_r+0x4dc>)
 8005f08:	e7df      	b.n	8005eca <_vfprintf_r+0x402>
 8005f0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f0c:	f023 0320 	bic.w	r3, r3, #32
 8005f10:	2b41      	cmp	r3, #65	; 0x41
 8005f12:	930c      	str	r3, [sp, #48]	; 0x30
 8005f14:	d12e      	bne.n	8005f74 <_vfprintf_r+0x4ac>
 8005f16:	2330      	movs	r3, #48	; 0x30
 8005f18:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005f1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f1e:	f048 0802 	orr.w	r8, r8, #2
 8005f22:	2b61      	cmp	r3, #97	; 0x61
 8005f24:	bf0c      	ite	eq
 8005f26:	2378      	moveq	r3, #120	; 0x78
 8005f28:	2358      	movne	r3, #88	; 0x58
 8005f2a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005f2e:	9b07      	ldr	r3, [sp, #28]
 8005f30:	2b63      	cmp	r3, #99	; 0x63
 8005f32:	dd39      	ble.n	8005fa8 <_vfprintf_r+0x4e0>
 8005f34:	4658      	mov	r0, fp
 8005f36:	1c59      	adds	r1, r3, #1
 8005f38:	f7fd fe00 	bl	8003b3c <_malloc_r>
 8005f3c:	4681      	mov	r9, r0
 8005f3e:	2800      	cmp	r0, #0
 8005f40:	f040 8200 	bne.w	8006344 <_vfprintf_r+0x87c>
 8005f44:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f4c:	f8aa 300c 	strh.w	r3, [sl, #12]
 8005f50:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005f54:	07d9      	lsls	r1, r3, #31
 8005f56:	d407      	bmi.n	8005f68 <_vfprintf_r+0x4a0>
 8005f58:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005f5c:	059a      	lsls	r2, r3, #22
 8005f5e:	d403      	bmi.n	8005f68 <_vfprintf_r+0x4a0>
 8005f60:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005f64:	f7fe fab1 	bl	80044ca <__retarget_lock_release_recursive>
 8005f68:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005f6c:	065b      	lsls	r3, r3, #25
 8005f6e:	f57f adf1 	bpl.w	8005b54 <_vfprintf_r+0x8c>
 8005f72:	e5ec      	b.n	8005b4e <_vfprintf_r+0x86>
 8005f74:	9b07      	ldr	r3, [sp, #28]
 8005f76:	3301      	adds	r3, #1
 8005f78:	f000 81e6 	beq.w	8006348 <_vfprintf_r+0x880>
 8005f7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f7e:	2b47      	cmp	r3, #71	; 0x47
 8005f80:	f040 81e5 	bne.w	800634e <_vfprintf_r+0x886>
 8005f84:	9b07      	ldr	r3, [sp, #28]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	f040 81e1 	bne.w	800634e <_vfprintf_r+0x886>
 8005f8c:	9308      	str	r3, [sp, #32]
 8005f8e:	2301      	movs	r3, #1
 8005f90:	9307      	str	r3, [sp, #28]
 8005f92:	e00c      	b.n	8005fae <_vfprintf_r+0x4e6>
 8005f94:	7fefffff 	.word	0x7fefffff
 8005f98:	0800a244 	.word	0x0800a244
 8005f9c:	0800a248 	.word	0x0800a248
 8005fa0:	0800a24c 	.word	0x0800a24c
 8005fa4:	0800a250 	.word	0x0800a250
 8005fa8:	9008      	str	r0, [sp, #32]
 8005faa:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8005fae:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8005fb2:	9314      	str	r3, [sp, #80]	; 0x50
 8005fb4:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8005fb8:	1e1d      	subs	r5, r3, #0
 8005fba:	bfae      	itee	ge
 8005fbc:	2300      	movge	r3, #0
 8005fbe:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8005fc2:	232d      	movlt	r3, #45	; 0x2d
 8005fc4:	931c      	str	r3, [sp, #112]	; 0x70
 8005fc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fc8:	2b41      	cmp	r3, #65	; 0x41
 8005fca:	f040 81d8 	bne.w	800637e <_vfprintf_r+0x8b6>
 8005fce:	4638      	mov	r0, r7
 8005fd0:	aa20      	add	r2, sp, #128	; 0x80
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	f002 f8d6 	bl	8008184 <frexp>
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005fde:	f7fa fa7b 	bl	80004d8 <__aeabi_dmul>
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4606      	mov	r6, r0
 8005fe8:	460f      	mov	r7, r1
 8005fea:	f7fa fcdd 	bl	80009a8 <__aeabi_dcmpeq>
 8005fee:	b108      	cbz	r0, 8005ff4 <_vfprintf_r+0x52c>
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	9320      	str	r3, [sp, #128]	; 0x80
 8005ff4:	4bad      	ldr	r3, [pc, #692]	; (80062ac <_vfprintf_r+0x7e4>)
 8005ff6:	4aae      	ldr	r2, [pc, #696]	; (80062b0 <_vfprintf_r+0x7e8>)
 8005ff8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ffa:	464d      	mov	r5, r9
 8005ffc:	2961      	cmp	r1, #97	; 0x61
 8005ffe:	bf18      	it	ne
 8006000:	461a      	movne	r2, r3
 8006002:	9b07      	ldr	r3, [sp, #28]
 8006004:	921b      	str	r2, [sp, #108]	; 0x6c
 8006006:	3b01      	subs	r3, #1
 8006008:	9309      	str	r3, [sp, #36]	; 0x24
 800600a:	2200      	movs	r2, #0
 800600c:	4ba9      	ldr	r3, [pc, #676]	; (80062b4 <_vfprintf_r+0x7ec>)
 800600e:	4630      	mov	r0, r6
 8006010:	4639      	mov	r1, r7
 8006012:	f7fa fa61 	bl	80004d8 <__aeabi_dmul>
 8006016:	460f      	mov	r7, r1
 8006018:	4606      	mov	r6, r0
 800601a:	f7fa fd0d 	bl	8000a38 <__aeabi_d2iz>
 800601e:	901d      	str	r0, [sp, #116]	; 0x74
 8006020:	f7fa f9f0 	bl	8000404 <__aeabi_i2d>
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	4630      	mov	r0, r6
 800602a:	4639      	mov	r1, r7
 800602c:	f7fa f89c 	bl	8000168 <__aeabi_dsub>
 8006030:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006032:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006034:	4606      	mov	r6, r0
 8006036:	5c9b      	ldrb	r3, [r3, r2]
 8006038:	460f      	mov	r7, r1
 800603a:	f805 3b01 	strb.w	r3, [r5], #1
 800603e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006040:	1c5a      	adds	r2, r3, #1
 8006042:	9316      	str	r3, [sp, #88]	; 0x58
 8006044:	d007      	beq.n	8006056 <_vfprintf_r+0x58e>
 8006046:	3b01      	subs	r3, #1
 8006048:	9309      	str	r3, [sp, #36]	; 0x24
 800604a:	2200      	movs	r2, #0
 800604c:	2300      	movs	r3, #0
 800604e:	f7fa fcab 	bl	80009a8 <__aeabi_dcmpeq>
 8006052:	2800      	cmp	r0, #0
 8006054:	d0d9      	beq.n	800600a <_vfprintf_r+0x542>
 8006056:	2200      	movs	r2, #0
 8006058:	4630      	mov	r0, r6
 800605a:	4639      	mov	r1, r7
 800605c:	4b96      	ldr	r3, [pc, #600]	; (80062b8 <_vfprintf_r+0x7f0>)
 800605e:	f7fa fccb 	bl	80009f8 <__aeabi_dcmpgt>
 8006062:	b960      	cbnz	r0, 800607e <_vfprintf_r+0x5b6>
 8006064:	2200      	movs	r2, #0
 8006066:	4630      	mov	r0, r6
 8006068:	4639      	mov	r1, r7
 800606a:	4b93      	ldr	r3, [pc, #588]	; (80062b8 <_vfprintf_r+0x7f0>)
 800606c:	f7fa fc9c 	bl	80009a8 <__aeabi_dcmpeq>
 8006070:	2800      	cmp	r0, #0
 8006072:	f000 817f 	beq.w	8006374 <_vfprintf_r+0x8ac>
 8006076:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006078:	07da      	lsls	r2, r3, #31
 800607a:	f140 817b 	bpl.w	8006374 <_vfprintf_r+0x8ac>
 800607e:	2030      	movs	r0, #48	; 0x30
 8006080:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006082:	9524      	str	r5, [sp, #144]	; 0x90
 8006084:	7bd9      	ldrb	r1, [r3, #15]
 8006086:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006088:	1e53      	subs	r3, r2, #1
 800608a:	9324      	str	r3, [sp, #144]	; 0x90
 800608c:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006090:	428b      	cmp	r3, r1
 8006092:	f000 815e 	beq.w	8006352 <_vfprintf_r+0x88a>
 8006096:	2b39      	cmp	r3, #57	; 0x39
 8006098:	bf0b      	itete	eq
 800609a:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 800609c:	3301      	addne	r3, #1
 800609e:	7a9b      	ldrbeq	r3, [r3, #10]
 80060a0:	b2db      	uxtbne	r3, r3
 80060a2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80060a6:	eba5 0309 	sub.w	r3, r5, r9
 80060aa:	9309      	str	r3, [sp, #36]	; 0x24
 80060ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060ae:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80060b0:	2b47      	cmp	r3, #71	; 0x47
 80060b2:	f040 81b3 	bne.w	800641c <_vfprintf_r+0x954>
 80060b6:	1ceb      	adds	r3, r5, #3
 80060b8:	db03      	blt.n	80060c2 <_vfprintf_r+0x5fa>
 80060ba:	9b07      	ldr	r3, [sp, #28]
 80060bc:	42ab      	cmp	r3, r5
 80060be:	f280 81d3 	bge.w	8006468 <_vfprintf_r+0x9a0>
 80060c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060c4:	3b02      	subs	r3, #2
 80060c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80060c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060ca:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80060ce:	f021 0120 	bic.w	r1, r1, #32
 80060d2:	2941      	cmp	r1, #65	; 0x41
 80060d4:	bf08      	it	eq
 80060d6:	320f      	addeq	r2, #15
 80060d8:	f105 33ff 	add.w	r3, r5, #4294967295
 80060dc:	bf06      	itte	eq
 80060de:	b2d2      	uxtbeq	r2, r2
 80060e0:	2101      	moveq	r1, #1
 80060e2:	2100      	movne	r1, #0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80060ea:	bfb4      	ite	lt
 80060ec:	222d      	movlt	r2, #45	; 0x2d
 80060ee:	222b      	movge	r2, #43	; 0x2b
 80060f0:	9320      	str	r3, [sp, #128]	; 0x80
 80060f2:	bfb8      	it	lt
 80060f4:	f1c5 0301 	rsblt	r3, r5, #1
 80060f8:	2b09      	cmp	r3, #9
 80060fa:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80060fe:	f340 81a6 	ble.w	800644e <_vfprintf_r+0x986>
 8006102:	260a      	movs	r6, #10
 8006104:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8006108:	fb93 f5f6 	sdiv	r5, r3, r6
 800610c:	4602      	mov	r2, r0
 800610e:	fb06 3115 	mls	r1, r6, r5, r3
 8006112:	3130      	adds	r1, #48	; 0x30
 8006114:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006118:	4619      	mov	r1, r3
 800611a:	2963      	cmp	r1, #99	; 0x63
 800611c:	462b      	mov	r3, r5
 800611e:	f100 30ff 	add.w	r0, r0, #4294967295
 8006122:	dcf1      	bgt.n	8006108 <_vfprintf_r+0x640>
 8006124:	3330      	adds	r3, #48	; 0x30
 8006126:	1e91      	subs	r1, r2, #2
 8006128:	f800 3c01 	strb.w	r3, [r0, #-1]
 800612c:	460b      	mov	r3, r1
 800612e:	f10d 0589 	add.w	r5, sp, #137	; 0x89
 8006132:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8006136:	4283      	cmp	r3, r0
 8006138:	f0c0 8184 	bcc.w	8006444 <_vfprintf_r+0x97c>
 800613c:	f10d 0399 	add.w	r3, sp, #153	; 0x99
 8006140:	1a9b      	subs	r3, r3, r2
 8006142:	4281      	cmp	r1, r0
 8006144:	bf88      	it	hi
 8006146:	2300      	movhi	r3, #0
 8006148:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800614c:	441a      	add	r2, r3
 800614e:	ab22      	add	r3, sp, #136	; 0x88
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006154:	9319      	str	r3, [sp, #100]	; 0x64
 8006156:	2a01      	cmp	r2, #1
 8006158:	4413      	add	r3, r2
 800615a:	9307      	str	r3, [sp, #28]
 800615c:	dc02      	bgt.n	8006164 <_vfprintf_r+0x69c>
 800615e:	f018 0f01 	tst.w	r8, #1
 8006162:	d003      	beq.n	800616c <_vfprintf_r+0x6a4>
 8006164:	9b07      	ldr	r3, [sp, #28]
 8006166:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006168:	4413      	add	r3, r2
 800616a:	9307      	str	r3, [sp, #28]
 800616c:	2600      	movs	r6, #0
 800616e:	4635      	mov	r5, r6
 8006170:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8006174:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006178:	9314      	str	r3, [sp, #80]	; 0x50
 800617a:	960c      	str	r6, [sp, #48]	; 0x30
 800617c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800617e:	b113      	cbz	r3, 8006186 <_vfprintf_r+0x6be>
 8006180:	232d      	movs	r3, #45	; 0x2d
 8006182:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006186:	2700      	movs	r7, #0
 8006188:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800618c:	9b07      	ldr	r3, [sp, #28]
 800618e:	42bb      	cmp	r3, r7
 8006190:	bfb8      	it	lt
 8006192:	463b      	movlt	r3, r7
 8006194:	9314      	str	r3, [sp, #80]	; 0x50
 8006196:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800619a:	b113      	cbz	r3, 80061a2 <_vfprintf_r+0x6da>
 800619c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800619e:	3301      	adds	r3, #1
 80061a0:	9314      	str	r3, [sp, #80]	; 0x50
 80061a2:	f018 0302 	ands.w	r3, r8, #2
 80061a6:	931b      	str	r3, [sp, #108]	; 0x6c
 80061a8:	bf1e      	ittt	ne
 80061aa:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 80061ac:	3302      	addne	r3, #2
 80061ae:	9314      	strne	r3, [sp, #80]	; 0x50
 80061b0:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 80061b4:	931c      	str	r3, [sp, #112]	; 0x70
 80061b6:	d121      	bne.n	80061fc <_vfprintf_r+0x734>
 80061b8:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80061bc:	1a9b      	subs	r3, r3, r2
 80061be:	2b00      	cmp	r3, #0
 80061c0:	9316      	str	r3, [sp, #88]	; 0x58
 80061c2:	dd1b      	ble.n	80061fc <_vfprintf_r+0x734>
 80061c4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80061c8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80061ca:	3201      	adds	r2, #1
 80061cc:	2810      	cmp	r0, #16
 80061ce:	483b      	ldr	r0, [pc, #236]	; (80062bc <_vfprintf_r+0x7f4>)
 80061d0:	f104 0108 	add.w	r1, r4, #8
 80061d4:	6020      	str	r0, [r4, #0]
 80061d6:	f300 82e6 	bgt.w	80067a6 <_vfprintf_r+0xcde>
 80061da:	9816      	ldr	r0, [sp, #88]	; 0x58
 80061dc:	2a07      	cmp	r2, #7
 80061de:	4403      	add	r3, r0
 80061e0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80061e4:	6060      	str	r0, [r4, #4]
 80061e6:	f340 82f3 	ble.w	80067d0 <_vfprintf_r+0xd08>
 80061ea:	4651      	mov	r1, sl
 80061ec:	4658      	mov	r0, fp
 80061ee:	aa26      	add	r2, sp, #152	; 0x98
 80061f0:	f000 fec6 	bl	8006f80 <__sprint_r>
 80061f4:	2800      	cmp	r0, #0
 80061f6:	f040 861b 	bne.w	8006e30 <_vfprintf_r+0x1368>
 80061fa:	ac29      	add	r4, sp, #164	; 0xa4
 80061fc:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 8006200:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006202:	b16a      	cbz	r2, 8006220 <_vfprintf_r+0x758>
 8006204:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8006208:	6022      	str	r2, [r4, #0]
 800620a:	2201      	movs	r2, #1
 800620c:	4413      	add	r3, r2
 800620e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006210:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006212:	6062      	str	r2, [r4, #4]
 8006214:	4413      	add	r3, r2
 8006216:	2b07      	cmp	r3, #7
 8006218:	9327      	str	r3, [sp, #156]	; 0x9c
 800621a:	f300 82db 	bgt.w	80067d4 <_vfprintf_r+0xd0c>
 800621e:	3408      	adds	r4, #8
 8006220:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006222:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006224:	b162      	cbz	r2, 8006240 <_vfprintf_r+0x778>
 8006226:	aa1f      	add	r2, sp, #124	; 0x7c
 8006228:	6022      	str	r2, [r4, #0]
 800622a:	2202      	movs	r2, #2
 800622c:	4413      	add	r3, r2
 800622e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006230:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006232:	6062      	str	r2, [r4, #4]
 8006234:	3301      	adds	r3, #1
 8006236:	2b07      	cmp	r3, #7
 8006238:	9327      	str	r3, [sp, #156]	; 0x9c
 800623a:	f300 82d5 	bgt.w	80067e8 <_vfprintf_r+0xd20>
 800623e:	3408      	adds	r4, #8
 8006240:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006242:	2b80      	cmp	r3, #128	; 0x80
 8006244:	d121      	bne.n	800628a <_vfprintf_r+0x7c2>
 8006246:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800624a:	1a9b      	subs	r3, r3, r2
 800624c:	2b00      	cmp	r3, #0
 800624e:	9316      	str	r3, [sp, #88]	; 0x58
 8006250:	dd1b      	ble.n	800628a <_vfprintf_r+0x7c2>
 8006252:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8006256:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006258:	3201      	adds	r2, #1
 800625a:	2810      	cmp	r0, #16
 800625c:	4818      	ldr	r0, [pc, #96]	; (80062c0 <_vfprintf_r+0x7f8>)
 800625e:	f104 0108 	add.w	r1, r4, #8
 8006262:	6020      	str	r0, [r4, #0]
 8006264:	f300 82ca 	bgt.w	80067fc <_vfprintf_r+0xd34>
 8006268:	9816      	ldr	r0, [sp, #88]	; 0x58
 800626a:	2a07      	cmp	r2, #7
 800626c:	4403      	add	r3, r0
 800626e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006272:	6060      	str	r0, [r4, #4]
 8006274:	f340 82d7 	ble.w	8006826 <_vfprintf_r+0xd5e>
 8006278:	4651      	mov	r1, sl
 800627a:	4658      	mov	r0, fp
 800627c:	aa26      	add	r2, sp, #152	; 0x98
 800627e:	f000 fe7f 	bl	8006f80 <__sprint_r>
 8006282:	2800      	cmp	r0, #0
 8006284:	f040 85d4 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006288:	ac29      	add	r4, sp, #164	; 0xa4
 800628a:	9b07      	ldr	r3, [sp, #28]
 800628c:	1aff      	subs	r7, r7, r3
 800628e:	2f00      	cmp	r7, #0
 8006290:	dd28      	ble.n	80062e4 <_vfprintf_r+0x81c>
 8006292:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006296:	480a      	ldr	r0, [pc, #40]	; (80062c0 <_vfprintf_r+0x7f8>)
 8006298:	2f10      	cmp	r7, #16
 800629a:	f103 0301 	add.w	r3, r3, #1
 800629e:	f104 0108 	add.w	r1, r4, #8
 80062a2:	6020      	str	r0, [r4, #0]
 80062a4:	f300 82c1 	bgt.w	800682a <_vfprintf_r+0xd62>
 80062a8:	e00c      	b.n	80062c4 <_vfprintf_r+0x7fc>
 80062aa:	bf00      	nop
 80062ac:	0800a265 	.word	0x0800a265
 80062b0:	0800a254 	.word	0x0800a254
 80062b4:	40300000 	.word	0x40300000
 80062b8:	3fe00000 	.word	0x3fe00000
 80062bc:	0800a298 	.word	0x0800a298
 80062c0:	0800a2a8 	.word	0x0800a2a8
 80062c4:	6067      	str	r7, [r4, #4]
 80062c6:	2b07      	cmp	r3, #7
 80062c8:	4417      	add	r7, r2
 80062ca:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80062ce:	f340 82bf 	ble.w	8006850 <_vfprintf_r+0xd88>
 80062d2:	4651      	mov	r1, sl
 80062d4:	4658      	mov	r0, fp
 80062d6:	aa26      	add	r2, sp, #152	; 0x98
 80062d8:	f000 fe52 	bl	8006f80 <__sprint_r>
 80062dc:	2800      	cmp	r0, #0
 80062de:	f040 85a7 	bne.w	8006e30 <_vfprintf_r+0x1368>
 80062e2:	ac29      	add	r4, sp, #164	; 0xa4
 80062e4:	f418 7f80 	tst.w	r8, #256	; 0x100
 80062e8:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 80062ea:	f040 82b7 	bne.w	800685c <_vfprintf_r+0xd94>
 80062ee:	9b07      	ldr	r3, [sp, #28]
 80062f0:	f8c4 9000 	str.w	r9, [r4]
 80062f4:	441f      	add	r7, r3
 80062f6:	6063      	str	r3, [r4, #4]
 80062f8:	9728      	str	r7, [sp, #160]	; 0xa0
 80062fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80062fc:	3301      	adds	r3, #1
 80062fe:	2b07      	cmp	r3, #7
 8006300:	9327      	str	r3, [sp, #156]	; 0x9c
 8006302:	f300 82f0 	bgt.w	80068e6 <_vfprintf_r+0xe1e>
 8006306:	3408      	adds	r4, #8
 8006308:	f018 0f04 	tst.w	r8, #4
 800630c:	f040 8572 	bne.w	8006df4 <_vfprintf_r+0x132c>
 8006310:	e9dd 3212 	ldrd	r3, r2, [sp, #72]	; 0x48
 8006314:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006316:	428a      	cmp	r2, r1
 8006318:	bfac      	ite	ge
 800631a:	189b      	addge	r3, r3, r2
 800631c:	185b      	addlt	r3, r3, r1
 800631e:	9312      	str	r3, [sp, #72]	; 0x48
 8006320:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006322:	b13b      	cbz	r3, 8006334 <_vfprintf_r+0x86c>
 8006324:	4651      	mov	r1, sl
 8006326:	4658      	mov	r0, fp
 8006328:	aa26      	add	r2, sp, #152	; 0x98
 800632a:	f000 fe29 	bl	8006f80 <__sprint_r>
 800632e:	2800      	cmp	r0, #0
 8006330:	f040 857e 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006334:	2300      	movs	r3, #0
 8006336:	9327      	str	r3, [sp, #156]	; 0x9c
 8006338:	9b08      	ldr	r3, [sp, #32]
 800633a:	2b00      	cmp	r3, #0
 800633c:	f040 8594 	bne.w	8006e68 <_vfprintf_r+0x13a0>
 8006340:	ac29      	add	r4, sp, #164	; 0xa4
 8006342:	e0e6      	b.n	8006512 <_vfprintf_r+0xa4a>
 8006344:	9008      	str	r0, [sp, #32]
 8006346:	e632      	b.n	8005fae <_vfprintf_r+0x4e6>
 8006348:	2306      	movs	r3, #6
 800634a:	9008      	str	r0, [sp, #32]
 800634c:	e620      	b.n	8005f90 <_vfprintf_r+0x4c8>
 800634e:	9008      	str	r0, [sp, #32]
 8006350:	e62d      	b.n	8005fae <_vfprintf_r+0x4e6>
 8006352:	f802 0c01 	strb.w	r0, [r2, #-1]
 8006356:	e696      	b.n	8006086 <_vfprintf_r+0x5be>
 8006358:	f803 0b01 	strb.w	r0, [r3], #1
 800635c:	1aca      	subs	r2, r1, r3
 800635e:	2a00      	cmp	r2, #0
 8006360:	dafa      	bge.n	8006358 <_vfprintf_r+0x890>
 8006362:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006364:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006366:	3201      	adds	r2, #1
 8006368:	f103 0301 	add.w	r3, r3, #1
 800636c:	bfb8      	it	lt
 800636e:	2300      	movlt	r3, #0
 8006370:	441d      	add	r5, r3
 8006372:	e698      	b.n	80060a6 <_vfprintf_r+0x5de>
 8006374:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006376:	462b      	mov	r3, r5
 8006378:	2030      	movs	r0, #48	; 0x30
 800637a:	18a9      	adds	r1, r5, r2
 800637c:	e7ee      	b.n	800635c <_vfprintf_r+0x894>
 800637e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006380:	2b46      	cmp	r3, #70	; 0x46
 8006382:	d005      	beq.n	8006390 <_vfprintf_r+0x8c8>
 8006384:	2b45      	cmp	r3, #69	; 0x45
 8006386:	d11d      	bne.n	80063c4 <_vfprintf_r+0x8fc>
 8006388:	9b07      	ldr	r3, [sp, #28]
 800638a:	1c5e      	adds	r6, r3, #1
 800638c:	2302      	movs	r3, #2
 800638e:	e001      	b.n	8006394 <_vfprintf_r+0x8cc>
 8006390:	2303      	movs	r3, #3
 8006392:	9e07      	ldr	r6, [sp, #28]
 8006394:	aa24      	add	r2, sp, #144	; 0x90
 8006396:	9204      	str	r2, [sp, #16]
 8006398:	aa21      	add	r2, sp, #132	; 0x84
 800639a:	9203      	str	r2, [sp, #12]
 800639c:	aa20      	add	r2, sp, #128	; 0x80
 800639e:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	463a      	mov	r2, r7
 80063a6:	462b      	mov	r3, r5
 80063a8:	4658      	mov	r0, fp
 80063aa:	f001 ffe9 	bl	8008380 <_dtoa_r>
 80063ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063b0:	4681      	mov	r9, r0
 80063b2:	2b47      	cmp	r3, #71	; 0x47
 80063b4:	d108      	bne.n	80063c8 <_vfprintf_r+0x900>
 80063b6:	f018 0f01 	tst.w	r8, #1
 80063ba:	d105      	bne.n	80063c8 <_vfprintf_r+0x900>
 80063bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80063be:	eba3 0309 	sub.w	r3, r3, r9
 80063c2:	e672      	b.n	80060aa <_vfprintf_r+0x5e2>
 80063c4:	9e07      	ldr	r6, [sp, #28]
 80063c6:	e7e1      	b.n	800638c <_vfprintf_r+0x8c4>
 80063c8:	eb09 0306 	add.w	r3, r9, r6
 80063cc:	9309      	str	r3, [sp, #36]	; 0x24
 80063ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063d0:	2b46      	cmp	r3, #70	; 0x46
 80063d2:	d111      	bne.n	80063f8 <_vfprintf_r+0x930>
 80063d4:	f899 3000 	ldrb.w	r3, [r9]
 80063d8:	2b30      	cmp	r3, #48	; 0x30
 80063da:	d109      	bne.n	80063f0 <_vfprintf_r+0x928>
 80063dc:	2200      	movs	r2, #0
 80063de:	2300      	movs	r3, #0
 80063e0:	4638      	mov	r0, r7
 80063e2:	4629      	mov	r1, r5
 80063e4:	f7fa fae0 	bl	80009a8 <__aeabi_dcmpeq>
 80063e8:	b910      	cbnz	r0, 80063f0 <_vfprintf_r+0x928>
 80063ea:	f1c6 0601 	rsb	r6, r6, #1
 80063ee:	9620      	str	r6, [sp, #128]	; 0x80
 80063f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063f4:	441a      	add	r2, r3
 80063f6:	9209      	str	r2, [sp, #36]	; 0x24
 80063f8:	2200      	movs	r2, #0
 80063fa:	2300      	movs	r3, #0
 80063fc:	4638      	mov	r0, r7
 80063fe:	4629      	mov	r1, r5
 8006400:	f7fa fad2 	bl	80009a8 <__aeabi_dcmpeq>
 8006404:	b108      	cbz	r0, 800640a <_vfprintf_r+0x942>
 8006406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006408:	9324      	str	r3, [sp, #144]	; 0x90
 800640a:	2230      	movs	r2, #48	; 0x30
 800640c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800640e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006410:	4299      	cmp	r1, r3
 8006412:	d9d3      	bls.n	80063bc <_vfprintf_r+0x8f4>
 8006414:	1c59      	adds	r1, r3, #1
 8006416:	9124      	str	r1, [sp, #144]	; 0x90
 8006418:	701a      	strb	r2, [r3, #0]
 800641a:	e7f7      	b.n	800640c <_vfprintf_r+0x944>
 800641c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800641e:	2b46      	cmp	r3, #70	; 0x46
 8006420:	f47f ae52 	bne.w	80060c8 <_vfprintf_r+0x600>
 8006424:	9a07      	ldr	r2, [sp, #28]
 8006426:	f008 0301 	and.w	r3, r8, #1
 800642a:	2d00      	cmp	r5, #0
 800642c:	ea43 0302 	orr.w	r3, r3, r2
 8006430:	dd29      	ble.n	8006486 <_vfprintf_r+0x9be>
 8006432:	2b00      	cmp	r3, #0
 8006434:	d034      	beq.n	80064a0 <_vfprintf_r+0x9d8>
 8006436:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006438:	18eb      	adds	r3, r5, r3
 800643a:	441a      	add	r2, r3
 800643c:	9207      	str	r2, [sp, #28]
 800643e:	2366      	movs	r3, #102	; 0x66
 8006440:	930b      	str	r3, [sp, #44]	; 0x2c
 8006442:	e033      	b.n	80064ac <_vfprintf_r+0x9e4>
 8006444:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006448:	f805 6f01 	strb.w	r6, [r5, #1]!
 800644c:	e673      	b.n	8006136 <_vfprintf_r+0x66e>
 800644e:	b941      	cbnz	r1, 8006462 <_vfprintf_r+0x99a>
 8006450:	2230      	movs	r2, #48	; 0x30
 8006452:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8006456:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800645a:	3330      	adds	r3, #48	; 0x30
 800645c:	f802 3b01 	strb.w	r3, [r2], #1
 8006460:	e675      	b.n	800614e <_vfprintf_r+0x686>
 8006462:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8006466:	e7f8      	b.n	800645a <_vfprintf_r+0x992>
 8006468:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800646a:	42ab      	cmp	r3, r5
 800646c:	dd10      	ble.n	8006490 <_vfprintf_r+0x9c8>
 800646e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006470:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006472:	2d00      	cmp	r5, #0
 8006474:	4413      	add	r3, r2
 8006476:	9307      	str	r3, [sp, #28]
 8006478:	dc10      	bgt.n	800649c <_vfprintf_r+0x9d4>
 800647a:	9a07      	ldr	r2, [sp, #28]
 800647c:	f1c5 0301 	rsb	r3, r5, #1
 8006480:	441a      	add	r2, r3
 8006482:	9207      	str	r2, [sp, #28]
 8006484:	e00a      	b.n	800649c <_vfprintf_r+0x9d4>
 8006486:	b16b      	cbz	r3, 80064a4 <_vfprintf_r+0x9dc>
 8006488:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800648a:	9a07      	ldr	r2, [sp, #28]
 800648c:	3301      	adds	r3, #1
 800648e:	e7d4      	b.n	800643a <_vfprintf_r+0x972>
 8006490:	f018 0f01 	tst.w	r8, #1
 8006494:	d01f      	beq.n	80064d6 <_vfprintf_r+0xa0e>
 8006496:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006498:	18eb      	adds	r3, r5, r3
 800649a:	9307      	str	r3, [sp, #28]
 800649c:	2367      	movs	r3, #103	; 0x67
 800649e:	e7cf      	b.n	8006440 <_vfprintf_r+0x978>
 80064a0:	9507      	str	r5, [sp, #28]
 80064a2:	e7cc      	b.n	800643e <_vfprintf_r+0x976>
 80064a4:	2366      	movs	r3, #102	; 0x66
 80064a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80064a8:	2301      	movs	r3, #1
 80064aa:	9307      	str	r3, [sp, #28]
 80064ac:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 80064b0:	930c      	str	r3, [sp, #48]	; 0x30
 80064b2:	d021      	beq.n	80064f8 <_vfprintf_r+0xa30>
 80064b4:	2600      	movs	r6, #0
 80064b6:	2d00      	cmp	r5, #0
 80064b8:	960c      	str	r6, [sp, #48]	; 0x30
 80064ba:	f77f ae5f 	ble.w	800617c <_vfprintf_r+0x6b4>
 80064be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	2bff      	cmp	r3, #255	; 0xff
 80064c4:	d109      	bne.n	80064da <_vfprintf_r+0xa12>
 80064c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064c8:	9a07      	ldr	r2, [sp, #28]
 80064ca:	9915      	ldr	r1, [sp, #84]	; 0x54
 80064cc:	4433      	add	r3, r6
 80064ce:	fb01 2303 	mla	r3, r1, r3, r2
 80064d2:	9307      	str	r3, [sp, #28]
 80064d4:	e652      	b.n	800617c <_vfprintf_r+0x6b4>
 80064d6:	9507      	str	r5, [sp, #28]
 80064d8:	e7e0      	b.n	800649c <_vfprintf_r+0x9d4>
 80064da:	42ab      	cmp	r3, r5
 80064dc:	daf3      	bge.n	80064c6 <_vfprintf_r+0x9fe>
 80064de:	1aed      	subs	r5, r5, r3
 80064e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064e2:	785b      	ldrb	r3, [r3, #1]
 80064e4:	b133      	cbz	r3, 80064f4 <_vfprintf_r+0xa2c>
 80064e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064e8:	3301      	adds	r3, #1
 80064ea:	930c      	str	r3, [sp, #48]	; 0x30
 80064ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064ee:	3301      	adds	r3, #1
 80064f0:	930d      	str	r3, [sp, #52]	; 0x34
 80064f2:	e7e4      	b.n	80064be <_vfprintf_r+0x9f6>
 80064f4:	3601      	adds	r6, #1
 80064f6:	e7e2      	b.n	80064be <_vfprintf_r+0x9f6>
 80064f8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80064fa:	e63f      	b.n	800617c <_vfprintf_r+0x6b4>
 80064fc:	1d2b      	adds	r3, r5, #4
 80064fe:	f018 0f20 	tst.w	r8, #32
 8006502:	930a      	str	r3, [sp, #40]	; 0x28
 8006504:	d00a      	beq.n	800651c <_vfprintf_r+0xa54>
 8006506:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006508:	682b      	ldr	r3, [r5, #0]
 800650a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800650c:	17d2      	asrs	r2, r2, #31
 800650e:	e9c3 1200 	strd	r1, r2, [r3]
 8006512:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006514:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8006518:	f7ff bb57 	b.w	8005bca <_vfprintf_r+0x102>
 800651c:	f018 0f10 	tst.w	r8, #16
 8006520:	d003      	beq.n	800652a <_vfprintf_r+0xa62>
 8006522:	682b      	ldr	r3, [r5, #0]
 8006524:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006526:	601a      	str	r2, [r3, #0]
 8006528:	e7f3      	b.n	8006512 <_vfprintf_r+0xa4a>
 800652a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800652e:	d003      	beq.n	8006538 <_vfprintf_r+0xa70>
 8006530:	682b      	ldr	r3, [r5, #0]
 8006532:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006534:	801a      	strh	r2, [r3, #0]
 8006536:	e7ec      	b.n	8006512 <_vfprintf_r+0xa4a>
 8006538:	f418 7f00 	tst.w	r8, #512	; 0x200
 800653c:	d0f1      	beq.n	8006522 <_vfprintf_r+0xa5a>
 800653e:	682b      	ldr	r3, [r5, #0]
 8006540:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006542:	701a      	strb	r2, [r3, #0]
 8006544:	e7e5      	b.n	8006512 <_vfprintf_r+0xa4a>
 8006546:	f048 0810 	orr.w	r8, r8, #16
 800654a:	f018 0320 	ands.w	r3, r8, #32
 800654e:	d020      	beq.n	8006592 <_vfprintf_r+0xaca>
 8006550:	3507      	adds	r5, #7
 8006552:	f025 0307 	bic.w	r3, r5, #7
 8006556:	461a      	mov	r2, r3
 8006558:	f852 5b08 	ldr.w	r5, [r2], #8
 800655c:	685e      	ldr	r6, [r3, #4]
 800655e:	920a      	str	r2, [sp, #40]	; 0x28
 8006560:	2300      	movs	r3, #0
 8006562:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8006566:	2200      	movs	r2, #0
 8006568:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800656c:	9a07      	ldr	r2, [sp, #28]
 800656e:	3201      	adds	r2, #1
 8006570:	f000 848f 	beq.w	8006e92 <_vfprintf_r+0x13ca>
 8006574:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8006578:	9208      	str	r2, [sp, #32]
 800657a:	ea55 0206 	orrs.w	r2, r5, r6
 800657e:	f040 848e 	bne.w	8006e9e <_vfprintf_r+0x13d6>
 8006582:	9a07      	ldr	r2, [sp, #28]
 8006584:	2a00      	cmp	r2, #0
 8006586:	f000 80f4 	beq.w	8006772 <_vfprintf_r+0xcaa>
 800658a:	2b01      	cmp	r3, #1
 800658c:	f040 848a 	bne.w	8006ea4 <_vfprintf_r+0x13dc>
 8006590:	e09e      	b.n	80066d0 <_vfprintf_r+0xc08>
 8006592:	462a      	mov	r2, r5
 8006594:	f852 5b04 	ldr.w	r5, [r2], #4
 8006598:	f018 0610 	ands.w	r6, r8, #16
 800659c:	920a      	str	r2, [sp, #40]	; 0x28
 800659e:	d001      	beq.n	80065a4 <_vfprintf_r+0xadc>
 80065a0:	461e      	mov	r6, r3
 80065a2:	e7dd      	b.n	8006560 <_vfprintf_r+0xa98>
 80065a4:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 80065a8:	d001      	beq.n	80065ae <_vfprintf_r+0xae6>
 80065aa:	b2ad      	uxth	r5, r5
 80065ac:	e7d8      	b.n	8006560 <_vfprintf_r+0xa98>
 80065ae:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 80065b2:	d0d5      	beq.n	8006560 <_vfprintf_r+0xa98>
 80065b4:	b2ed      	uxtb	r5, r5
 80065b6:	e7f3      	b.n	80065a0 <_vfprintf_r+0xad8>
 80065b8:	462b      	mov	r3, r5
 80065ba:	f853 5b04 	ldr.w	r5, [r3], #4
 80065be:	2278      	movs	r2, #120	; 0x78
 80065c0:	930a      	str	r3, [sp, #40]	; 0x28
 80065c2:	f647 0330 	movw	r3, #30768	; 0x7830
 80065c6:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80065ca:	4ba2      	ldr	r3, [pc, #648]	; (8006854 <_vfprintf_r+0xd8c>)
 80065cc:	2600      	movs	r6, #0
 80065ce:	931a      	str	r3, [sp, #104]	; 0x68
 80065d0:	f048 0802 	orr.w	r8, r8, #2
 80065d4:	2302      	movs	r3, #2
 80065d6:	920b      	str	r2, [sp, #44]	; 0x2c
 80065d8:	e7c5      	b.n	8006566 <_vfprintf_r+0xa9e>
 80065da:	462b      	mov	r3, r5
 80065dc:	2500      	movs	r5, #0
 80065de:	f853 9b04 	ldr.w	r9, [r3], #4
 80065e2:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80065e6:	930a      	str	r3, [sp, #40]	; 0x28
 80065e8:	9b07      	ldr	r3, [sp, #28]
 80065ea:	1c5e      	adds	r6, r3, #1
 80065ec:	d010      	beq.n	8006610 <_vfprintf_r+0xb48>
 80065ee:	461a      	mov	r2, r3
 80065f0:	4629      	mov	r1, r5
 80065f2:	4648      	mov	r0, r9
 80065f4:	f001 fdaa 	bl	800814c <memchr>
 80065f8:	9008      	str	r0, [sp, #32]
 80065fa:	2800      	cmp	r0, #0
 80065fc:	f000 80d0 	beq.w	80067a0 <_vfprintf_r+0xcd8>
 8006600:	eba0 0309 	sub.w	r3, r0, r9
 8006604:	462f      	mov	r7, r5
 8006606:	462e      	mov	r6, r5
 8006608:	e9cd 3507 	strd	r3, r5, [sp, #28]
 800660c:	950c      	str	r5, [sp, #48]	; 0x30
 800660e:	e5bd      	b.n	800618c <_vfprintf_r+0x6c4>
 8006610:	4648      	mov	r0, r9
 8006612:	f7f9 fd9d 	bl	8000150 <strlen>
 8006616:	e9cd 0507 	strd	r0, r5, [sp, #28]
 800661a:	e461      	b.n	8005ee0 <_vfprintf_r+0x418>
 800661c:	f048 0810 	orr.w	r8, r8, #16
 8006620:	f018 0320 	ands.w	r3, r8, #32
 8006624:	d009      	beq.n	800663a <_vfprintf_r+0xb72>
 8006626:	3507      	adds	r5, #7
 8006628:	f025 0307 	bic.w	r3, r5, #7
 800662c:	461a      	mov	r2, r3
 800662e:	f852 5b08 	ldr.w	r5, [r2], #8
 8006632:	685e      	ldr	r6, [r3, #4]
 8006634:	920a      	str	r2, [sp, #40]	; 0x28
 8006636:	2301      	movs	r3, #1
 8006638:	e795      	b.n	8006566 <_vfprintf_r+0xa9e>
 800663a:	462a      	mov	r2, r5
 800663c:	f852 5b04 	ldr.w	r5, [r2], #4
 8006640:	f018 0610 	ands.w	r6, r8, #16
 8006644:	920a      	str	r2, [sp, #40]	; 0x28
 8006646:	d001      	beq.n	800664c <_vfprintf_r+0xb84>
 8006648:	461e      	mov	r6, r3
 800664a:	e7f4      	b.n	8006636 <_vfprintf_r+0xb6e>
 800664c:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8006650:	d001      	beq.n	8006656 <_vfprintf_r+0xb8e>
 8006652:	b2ad      	uxth	r5, r5
 8006654:	e7ef      	b.n	8006636 <_vfprintf_r+0xb6e>
 8006656:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 800665a:	d0ec      	beq.n	8006636 <_vfprintf_r+0xb6e>
 800665c:	b2ed      	uxtb	r5, r5
 800665e:	e7f3      	b.n	8006648 <_vfprintf_r+0xb80>
 8006660:	4b7d      	ldr	r3, [pc, #500]	; (8006858 <_vfprintf_r+0xd90>)
 8006662:	931a      	str	r3, [sp, #104]	; 0x68
 8006664:	f018 0320 	ands.w	r3, r8, #32
 8006668:	d01b      	beq.n	80066a2 <_vfprintf_r+0xbda>
 800666a:	3507      	adds	r5, #7
 800666c:	f025 0307 	bic.w	r3, r5, #7
 8006670:	461a      	mov	r2, r3
 8006672:	f852 5b08 	ldr.w	r5, [r2], #8
 8006676:	685e      	ldr	r6, [r3, #4]
 8006678:	920a      	str	r2, [sp, #40]	; 0x28
 800667a:	f018 0f01 	tst.w	r8, #1
 800667e:	d00a      	beq.n	8006696 <_vfprintf_r+0xbce>
 8006680:	ea55 0306 	orrs.w	r3, r5, r6
 8006684:	d007      	beq.n	8006696 <_vfprintf_r+0xbce>
 8006686:	2330      	movs	r3, #48	; 0x30
 8006688:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800668c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800668e:	f048 0802 	orr.w	r8, r8, #2
 8006692:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006696:	2302      	movs	r3, #2
 8006698:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800669c:	e763      	b.n	8006566 <_vfprintf_r+0xa9e>
 800669e:	4b6d      	ldr	r3, [pc, #436]	; (8006854 <_vfprintf_r+0xd8c>)
 80066a0:	e7df      	b.n	8006662 <_vfprintf_r+0xb9a>
 80066a2:	462a      	mov	r2, r5
 80066a4:	f852 5b04 	ldr.w	r5, [r2], #4
 80066a8:	f018 0610 	ands.w	r6, r8, #16
 80066ac:	920a      	str	r2, [sp, #40]	; 0x28
 80066ae:	d001      	beq.n	80066b4 <_vfprintf_r+0xbec>
 80066b0:	461e      	mov	r6, r3
 80066b2:	e7e2      	b.n	800667a <_vfprintf_r+0xbb2>
 80066b4:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 80066b8:	d001      	beq.n	80066be <_vfprintf_r+0xbf6>
 80066ba:	b2ad      	uxth	r5, r5
 80066bc:	e7dd      	b.n	800667a <_vfprintf_r+0xbb2>
 80066be:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 80066c2:	d0da      	beq.n	800667a <_vfprintf_r+0xbb2>
 80066c4:	b2ed      	uxtb	r5, r5
 80066c6:	e7f3      	b.n	80066b0 <_vfprintf_r+0xbe8>
 80066c8:	2d0a      	cmp	r5, #10
 80066ca:	f176 0300 	sbcs.w	r3, r6, #0
 80066ce:	d205      	bcs.n	80066dc <_vfprintf_r+0xc14>
 80066d0:	3530      	adds	r5, #48	; 0x30
 80066d2:	f88d 5147 	strb.w	r5, [sp, #327]	; 0x147
 80066d6:	f20d 1947 	addw	r9, sp, #327	; 0x147
 80066da:	e3ff      	b.n	8006edc <_vfprintf_r+0x1414>
 80066dc:	2300      	movs	r3, #0
 80066de:	9309      	str	r3, [sp, #36]	; 0x24
 80066e0:	9b08      	ldr	r3, [sp, #32]
 80066e2:	af52      	add	r7, sp, #328	; 0x148
 80066e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066e8:	930c      	str	r3, [sp, #48]	; 0x30
 80066ea:	220a      	movs	r2, #10
 80066ec:	2300      	movs	r3, #0
 80066ee:	4628      	mov	r0, r5
 80066f0:	4631      	mov	r1, r6
 80066f2:	f7fa f9c9 	bl	8000a88 <__aeabi_uldivmod>
 80066f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066f8:	3230      	adds	r2, #48	; 0x30
 80066fa:	3301      	adds	r3, #1
 80066fc:	9309      	str	r3, [sp, #36]	; 0x24
 80066fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006700:	4688      	mov	r8, r1
 8006702:	9014      	str	r0, [sp, #80]	; 0x50
 8006704:	f107 39ff 	add.w	r9, r7, #4294967295
 8006708:	f807 2c01 	strb.w	r2, [r7, #-1]
 800670c:	b1d3      	cbz	r3, 8006744 <_vfprintf_r+0xc7c>
 800670e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006710:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	429a      	cmp	r2, r3
 8006716:	d115      	bne.n	8006744 <_vfprintf_r+0xc7c>
 8006718:	2aff      	cmp	r2, #255	; 0xff
 800671a:	d013      	beq.n	8006744 <_vfprintf_r+0xc7c>
 800671c:	2d0a      	cmp	r5, #10
 800671e:	f176 0300 	sbcs.w	r3, r6, #0
 8006722:	d30f      	bcc.n	8006744 <_vfprintf_r+0xc7c>
 8006724:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006726:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006728:	eba9 0903 	sub.w	r9, r9, r3
 800672c:	461a      	mov	r2, r3
 800672e:	4648      	mov	r0, r9
 8006730:	f001 fcb8 	bl	80080a4 <strncpy>
 8006734:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006736:	785b      	ldrb	r3, [r3, #1]
 8006738:	b11b      	cbz	r3, 8006742 <_vfprintf_r+0xc7a>
 800673a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800673c:	3301      	adds	r3, #1
 800673e:	930d      	str	r3, [sp, #52]	; 0x34
 8006740:	2300      	movs	r3, #0
 8006742:	9309      	str	r3, [sp, #36]	; 0x24
 8006744:	2d0a      	cmp	r5, #10
 8006746:	f176 0600 	sbcs.w	r6, r6, #0
 800674a:	f0c0 83c7 	bcc.w	8006edc <_vfprintf_r+0x1414>
 800674e:	4646      	mov	r6, r8
 8006750:	464f      	mov	r7, r9
 8006752:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8006754:	e7c9      	b.n	80066ea <_vfprintf_r+0xc22>
 8006756:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006758:	f005 030f 	and.w	r3, r5, #15
 800675c:	5cd3      	ldrb	r3, [r2, r3]
 800675e:	092d      	lsrs	r5, r5, #4
 8006760:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 8006764:	0936      	lsrs	r6, r6, #4
 8006766:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800676a:	ea55 0306 	orrs.w	r3, r5, r6
 800676e:	d1f2      	bne.n	8006756 <_vfprintf_r+0xc8e>
 8006770:	e3b4      	b.n	8006edc <_vfprintf_r+0x1414>
 8006772:	b933      	cbnz	r3, 8006782 <_vfprintf_r+0xcba>
 8006774:	f018 0f01 	tst.w	r8, #1
 8006778:	d003      	beq.n	8006782 <_vfprintf_r+0xcba>
 800677a:	2330      	movs	r3, #48	; 0x30
 800677c:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006780:	e7a9      	b.n	80066d6 <_vfprintf_r+0xc0e>
 8006782:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8006786:	e3a9      	b.n	8006edc <_vfprintf_r+0x1414>
 8006788:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 8372 	beq.w	8006e74 <_vfprintf_r+0x13ac>
 8006790:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006794:	2300      	movs	r3, #0
 8006796:	950a      	str	r5, [sp, #40]	; 0x28
 8006798:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800679c:	f7ff bb33 	b.w	8005e06 <_vfprintf_r+0x33e>
 80067a0:	9f08      	ldr	r7, [sp, #32]
 80067a2:	f7ff bb9e 	b.w	8005ee2 <_vfprintf_r+0x41a>
 80067a6:	2010      	movs	r0, #16
 80067a8:	2a07      	cmp	r2, #7
 80067aa:	4403      	add	r3, r0
 80067ac:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80067b0:	6060      	str	r0, [r4, #4]
 80067b2:	dd08      	ble.n	80067c6 <_vfprintf_r+0xcfe>
 80067b4:	4651      	mov	r1, sl
 80067b6:	4658      	mov	r0, fp
 80067b8:	aa26      	add	r2, sp, #152	; 0x98
 80067ba:	f000 fbe1 	bl	8006f80 <__sprint_r>
 80067be:	2800      	cmp	r0, #0
 80067c0:	f040 8336 	bne.w	8006e30 <_vfprintf_r+0x1368>
 80067c4:	a929      	add	r1, sp, #164	; 0xa4
 80067c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80067c8:	460c      	mov	r4, r1
 80067ca:	3b10      	subs	r3, #16
 80067cc:	9316      	str	r3, [sp, #88]	; 0x58
 80067ce:	e4f9      	b.n	80061c4 <_vfprintf_r+0x6fc>
 80067d0:	460c      	mov	r4, r1
 80067d2:	e513      	b.n	80061fc <_vfprintf_r+0x734>
 80067d4:	4651      	mov	r1, sl
 80067d6:	4658      	mov	r0, fp
 80067d8:	aa26      	add	r2, sp, #152	; 0x98
 80067da:	f000 fbd1 	bl	8006f80 <__sprint_r>
 80067de:	2800      	cmp	r0, #0
 80067e0:	f040 8326 	bne.w	8006e30 <_vfprintf_r+0x1368>
 80067e4:	ac29      	add	r4, sp, #164	; 0xa4
 80067e6:	e51b      	b.n	8006220 <_vfprintf_r+0x758>
 80067e8:	4651      	mov	r1, sl
 80067ea:	4658      	mov	r0, fp
 80067ec:	aa26      	add	r2, sp, #152	; 0x98
 80067ee:	f000 fbc7 	bl	8006f80 <__sprint_r>
 80067f2:	2800      	cmp	r0, #0
 80067f4:	f040 831c 	bne.w	8006e30 <_vfprintf_r+0x1368>
 80067f8:	ac29      	add	r4, sp, #164	; 0xa4
 80067fa:	e521      	b.n	8006240 <_vfprintf_r+0x778>
 80067fc:	2010      	movs	r0, #16
 80067fe:	2a07      	cmp	r2, #7
 8006800:	4403      	add	r3, r0
 8006802:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006806:	6060      	str	r0, [r4, #4]
 8006808:	dd08      	ble.n	800681c <_vfprintf_r+0xd54>
 800680a:	4651      	mov	r1, sl
 800680c:	4658      	mov	r0, fp
 800680e:	aa26      	add	r2, sp, #152	; 0x98
 8006810:	f000 fbb6 	bl	8006f80 <__sprint_r>
 8006814:	2800      	cmp	r0, #0
 8006816:	f040 830b 	bne.w	8006e30 <_vfprintf_r+0x1368>
 800681a:	a929      	add	r1, sp, #164	; 0xa4
 800681c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800681e:	460c      	mov	r4, r1
 8006820:	3b10      	subs	r3, #16
 8006822:	9316      	str	r3, [sp, #88]	; 0x58
 8006824:	e515      	b.n	8006252 <_vfprintf_r+0x78a>
 8006826:	460c      	mov	r4, r1
 8006828:	e52f      	b.n	800628a <_vfprintf_r+0x7c2>
 800682a:	2010      	movs	r0, #16
 800682c:	2b07      	cmp	r3, #7
 800682e:	4402      	add	r2, r0
 8006830:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006834:	6060      	str	r0, [r4, #4]
 8006836:	dd08      	ble.n	800684a <_vfprintf_r+0xd82>
 8006838:	4651      	mov	r1, sl
 800683a:	4658      	mov	r0, fp
 800683c:	aa26      	add	r2, sp, #152	; 0x98
 800683e:	f000 fb9f 	bl	8006f80 <__sprint_r>
 8006842:	2800      	cmp	r0, #0
 8006844:	f040 82f4 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006848:	a929      	add	r1, sp, #164	; 0xa4
 800684a:	460c      	mov	r4, r1
 800684c:	3f10      	subs	r7, #16
 800684e:	e520      	b.n	8006292 <_vfprintf_r+0x7ca>
 8006850:	460c      	mov	r4, r1
 8006852:	e547      	b.n	80062e4 <_vfprintf_r+0x81c>
 8006854:	0800a254 	.word	0x0800a254
 8006858:	0800a265 	.word	0x0800a265
 800685c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800685e:	2b65      	cmp	r3, #101	; 0x65
 8006860:	f340 822e 	ble.w	8006cc0 <_vfprintf_r+0x11f8>
 8006864:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006868:	2200      	movs	r2, #0
 800686a:	2300      	movs	r3, #0
 800686c:	f7fa f89c 	bl	80009a8 <__aeabi_dcmpeq>
 8006870:	2800      	cmp	r0, #0
 8006872:	d068      	beq.n	8006946 <_vfprintf_r+0xe7e>
 8006874:	4b6d      	ldr	r3, [pc, #436]	; (8006a2c <_vfprintf_r+0xf64>)
 8006876:	6023      	str	r3, [r4, #0]
 8006878:	2301      	movs	r3, #1
 800687a:	441f      	add	r7, r3
 800687c:	6063      	str	r3, [r4, #4]
 800687e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006880:	9728      	str	r7, [sp, #160]	; 0xa0
 8006882:	3301      	adds	r3, #1
 8006884:	2b07      	cmp	r3, #7
 8006886:	9327      	str	r3, [sp, #156]	; 0x9c
 8006888:	dc37      	bgt.n	80068fa <_vfprintf_r+0xe32>
 800688a:	3408      	adds	r4, #8
 800688c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800688e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006890:	4293      	cmp	r3, r2
 8006892:	db03      	blt.n	800689c <_vfprintf_r+0xdd4>
 8006894:	f018 0f01 	tst.w	r8, #1
 8006898:	f43f ad36 	beq.w	8006308 <_vfprintf_r+0x840>
 800689c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800689e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068a0:	6023      	str	r3, [r4, #0]
 80068a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80068a4:	6063      	str	r3, [r4, #4]
 80068a6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80068a8:	4413      	add	r3, r2
 80068aa:	9328      	str	r3, [sp, #160]	; 0xa0
 80068ac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80068ae:	3301      	adds	r3, #1
 80068b0:	2b07      	cmp	r3, #7
 80068b2:	9327      	str	r3, [sp, #156]	; 0x9c
 80068b4:	dc2b      	bgt.n	800690e <_vfprintf_r+0xe46>
 80068b6:	3408      	adds	r4, #8
 80068b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ba:	1e5d      	subs	r5, r3, #1
 80068bc:	2d00      	cmp	r5, #0
 80068be:	f77f ad23 	ble.w	8006308 <_vfprintf_r+0x840>
 80068c2:	2710      	movs	r7, #16
 80068c4:	4e5a      	ldr	r6, [pc, #360]	; (8006a30 <_vfprintf_r+0xf68>)
 80068c6:	2d10      	cmp	r5, #16
 80068c8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80068cc:	f104 0108 	add.w	r1, r4, #8
 80068d0:	f103 0301 	add.w	r3, r3, #1
 80068d4:	6026      	str	r6, [r4, #0]
 80068d6:	dc24      	bgt.n	8006922 <_vfprintf_r+0xe5a>
 80068d8:	6065      	str	r5, [r4, #4]
 80068da:	2b07      	cmp	r3, #7
 80068dc:	4415      	add	r5, r2
 80068de:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80068e2:	f340 8284 	ble.w	8006dee <_vfprintf_r+0x1326>
 80068e6:	4651      	mov	r1, sl
 80068e8:	4658      	mov	r0, fp
 80068ea:	aa26      	add	r2, sp, #152	; 0x98
 80068ec:	f000 fb48 	bl	8006f80 <__sprint_r>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	f040 829d 	bne.w	8006e30 <_vfprintf_r+0x1368>
 80068f6:	ac29      	add	r4, sp, #164	; 0xa4
 80068f8:	e506      	b.n	8006308 <_vfprintf_r+0x840>
 80068fa:	4651      	mov	r1, sl
 80068fc:	4658      	mov	r0, fp
 80068fe:	aa26      	add	r2, sp, #152	; 0x98
 8006900:	f000 fb3e 	bl	8006f80 <__sprint_r>
 8006904:	2800      	cmp	r0, #0
 8006906:	f040 8293 	bne.w	8006e30 <_vfprintf_r+0x1368>
 800690a:	ac29      	add	r4, sp, #164	; 0xa4
 800690c:	e7be      	b.n	800688c <_vfprintf_r+0xdc4>
 800690e:	4651      	mov	r1, sl
 8006910:	4658      	mov	r0, fp
 8006912:	aa26      	add	r2, sp, #152	; 0x98
 8006914:	f000 fb34 	bl	8006f80 <__sprint_r>
 8006918:	2800      	cmp	r0, #0
 800691a:	f040 8289 	bne.w	8006e30 <_vfprintf_r+0x1368>
 800691e:	ac29      	add	r4, sp, #164	; 0xa4
 8006920:	e7ca      	b.n	80068b8 <_vfprintf_r+0xdf0>
 8006922:	3210      	adds	r2, #16
 8006924:	2b07      	cmp	r3, #7
 8006926:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800692a:	6067      	str	r7, [r4, #4]
 800692c:	dd08      	ble.n	8006940 <_vfprintf_r+0xe78>
 800692e:	4651      	mov	r1, sl
 8006930:	4658      	mov	r0, fp
 8006932:	aa26      	add	r2, sp, #152	; 0x98
 8006934:	f000 fb24 	bl	8006f80 <__sprint_r>
 8006938:	2800      	cmp	r0, #0
 800693a:	f040 8279 	bne.w	8006e30 <_vfprintf_r+0x1368>
 800693e:	a929      	add	r1, sp, #164	; 0xa4
 8006940:	460c      	mov	r4, r1
 8006942:	3d10      	subs	r5, #16
 8006944:	e7bf      	b.n	80068c6 <_vfprintf_r+0xdfe>
 8006946:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006948:	2b00      	cmp	r3, #0
 800694a:	dc73      	bgt.n	8006a34 <_vfprintf_r+0xf6c>
 800694c:	4b37      	ldr	r3, [pc, #220]	; (8006a2c <_vfprintf_r+0xf64>)
 800694e:	6023      	str	r3, [r4, #0]
 8006950:	2301      	movs	r3, #1
 8006952:	441f      	add	r7, r3
 8006954:	6063      	str	r3, [r4, #4]
 8006956:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006958:	9728      	str	r7, [sp, #160]	; 0xa0
 800695a:	3301      	adds	r3, #1
 800695c:	2b07      	cmp	r3, #7
 800695e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006960:	dc3d      	bgt.n	80069de <_vfprintf_r+0xf16>
 8006962:	3408      	adds	r4, #8
 8006964:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006966:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006968:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800696a:	430b      	orrs	r3, r1
 800696c:	f008 0101 	and.w	r1, r8, #1
 8006970:	430b      	orrs	r3, r1
 8006972:	f43f acc9 	beq.w	8006308 <_vfprintf_r+0x840>
 8006976:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006978:	6023      	str	r3, [r4, #0]
 800697a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800697c:	441a      	add	r2, r3
 800697e:	6063      	str	r3, [r4, #4]
 8006980:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006982:	9228      	str	r2, [sp, #160]	; 0xa0
 8006984:	3301      	adds	r3, #1
 8006986:	2b07      	cmp	r3, #7
 8006988:	9327      	str	r3, [sp, #156]	; 0x9c
 800698a:	dc32      	bgt.n	80069f2 <_vfprintf_r+0xf2a>
 800698c:	3408      	adds	r4, #8
 800698e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006990:	2d00      	cmp	r5, #0
 8006992:	da1b      	bge.n	80069cc <_vfprintf_r+0xf04>
 8006994:	4623      	mov	r3, r4
 8006996:	2710      	movs	r7, #16
 8006998:	4e25      	ldr	r6, [pc, #148]	; (8006a30 <_vfprintf_r+0xf68>)
 800699a:	426d      	negs	r5, r5
 800699c:	2d10      	cmp	r5, #16
 800699e:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80069a2:	f104 0408 	add.w	r4, r4, #8
 80069a6:	f102 0201 	add.w	r2, r2, #1
 80069aa:	601e      	str	r6, [r3, #0]
 80069ac:	dc2b      	bgt.n	8006a06 <_vfprintf_r+0xf3e>
 80069ae:	605d      	str	r5, [r3, #4]
 80069b0:	2a07      	cmp	r2, #7
 80069b2:	440d      	add	r5, r1
 80069b4:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80069b8:	dd08      	ble.n	80069cc <_vfprintf_r+0xf04>
 80069ba:	4651      	mov	r1, sl
 80069bc:	4658      	mov	r0, fp
 80069be:	aa26      	add	r2, sp, #152	; 0x98
 80069c0:	f000 fade 	bl	8006f80 <__sprint_r>
 80069c4:	2800      	cmp	r0, #0
 80069c6:	f040 8233 	bne.w	8006e30 <_vfprintf_r+0x1368>
 80069ca:	ac29      	add	r4, sp, #164	; 0xa4
 80069cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069d0:	6063      	str	r3, [r4, #4]
 80069d2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80069d4:	f8c4 9000 	str.w	r9, [r4]
 80069d8:	4413      	add	r3, r2
 80069da:	9328      	str	r3, [sp, #160]	; 0xa0
 80069dc:	e48d      	b.n	80062fa <_vfprintf_r+0x832>
 80069de:	4651      	mov	r1, sl
 80069e0:	4658      	mov	r0, fp
 80069e2:	aa26      	add	r2, sp, #152	; 0x98
 80069e4:	f000 facc 	bl	8006f80 <__sprint_r>
 80069e8:	2800      	cmp	r0, #0
 80069ea:	f040 8221 	bne.w	8006e30 <_vfprintf_r+0x1368>
 80069ee:	ac29      	add	r4, sp, #164	; 0xa4
 80069f0:	e7b8      	b.n	8006964 <_vfprintf_r+0xe9c>
 80069f2:	4651      	mov	r1, sl
 80069f4:	4658      	mov	r0, fp
 80069f6:	aa26      	add	r2, sp, #152	; 0x98
 80069f8:	f000 fac2 	bl	8006f80 <__sprint_r>
 80069fc:	2800      	cmp	r0, #0
 80069fe:	f040 8217 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006a02:	ac29      	add	r4, sp, #164	; 0xa4
 8006a04:	e7c3      	b.n	800698e <_vfprintf_r+0xec6>
 8006a06:	3110      	adds	r1, #16
 8006a08:	2a07      	cmp	r2, #7
 8006a0a:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006a0e:	605f      	str	r7, [r3, #4]
 8006a10:	dd08      	ble.n	8006a24 <_vfprintf_r+0xf5c>
 8006a12:	4651      	mov	r1, sl
 8006a14:	4658      	mov	r0, fp
 8006a16:	aa26      	add	r2, sp, #152	; 0x98
 8006a18:	f000 fab2 	bl	8006f80 <__sprint_r>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	f040 8207 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006a22:	ac29      	add	r4, sp, #164	; 0xa4
 8006a24:	4623      	mov	r3, r4
 8006a26:	3d10      	subs	r5, #16
 8006a28:	e7b8      	b.n	800699c <_vfprintf_r+0xed4>
 8006a2a:	bf00      	nop
 8006a2c:	0800a276 	.word	0x0800a276
 8006a30:	0800a2a8 	.word	0x0800a2a8
 8006a34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a36:	42ab      	cmp	r3, r5
 8006a38:	bfa8      	it	ge
 8006a3a:	462b      	movge	r3, r5
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	9307      	str	r3, [sp, #28]
 8006a40:	dd0a      	ble.n	8006a58 <_vfprintf_r+0xf90>
 8006a42:	441f      	add	r7, r3
 8006a44:	e9c4 9300 	strd	r9, r3, [r4]
 8006a48:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006a4a:	9728      	str	r7, [sp, #160]	; 0xa0
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	2b07      	cmp	r3, #7
 8006a50:	9327      	str	r3, [sp, #156]	; 0x9c
 8006a52:	f300 8084 	bgt.w	8006b5e <_vfprintf_r+0x1096>
 8006a56:	3408      	adds	r4, #8
 8006a58:	9b07      	ldr	r3, [sp, #28]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	bfb4      	ite	lt
 8006a5e:	462f      	movlt	r7, r5
 8006a60:	1aef      	subge	r7, r5, r3
 8006a62:	2f00      	cmp	r7, #0
 8006a64:	dd19      	ble.n	8006a9a <_vfprintf_r+0xfd2>
 8006a66:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006a6a:	4894      	ldr	r0, [pc, #592]	; (8006cbc <_vfprintf_r+0x11f4>)
 8006a6c:	2f10      	cmp	r7, #16
 8006a6e:	f103 0301 	add.w	r3, r3, #1
 8006a72:	f104 0108 	add.w	r1, r4, #8
 8006a76:	6020      	str	r0, [r4, #0]
 8006a78:	dc7b      	bgt.n	8006b72 <_vfprintf_r+0x10aa>
 8006a7a:	6067      	str	r7, [r4, #4]
 8006a7c:	2b07      	cmp	r3, #7
 8006a7e:	4417      	add	r7, r2
 8006a80:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006a84:	f340 8088 	ble.w	8006b98 <_vfprintf_r+0x10d0>
 8006a88:	4651      	mov	r1, sl
 8006a8a:	4658      	mov	r0, fp
 8006a8c:	aa26      	add	r2, sp, #152	; 0x98
 8006a8e:	f000 fa77 	bl	8006f80 <__sprint_r>
 8006a92:	2800      	cmp	r0, #0
 8006a94:	f040 81cc 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006a98:	ac29      	add	r4, sp, #164	; 0xa4
 8006a9a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8006a9e:	444d      	add	r5, r9
 8006aa0:	d009      	beq.n	8006ab6 <_vfprintf_r+0xfee>
 8006aa2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d179      	bne.n	8006b9c <_vfprintf_r+0x10d4>
 8006aa8:	2e00      	cmp	r6, #0
 8006aaa:	d179      	bne.n	8006ba0 <_vfprintf_r+0x10d8>
 8006aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aae:	444b      	add	r3, r9
 8006ab0:	429d      	cmp	r5, r3
 8006ab2:	bf28      	it	cs
 8006ab4:	461d      	movcs	r5, r3
 8006ab6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006ab8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006aba:	4293      	cmp	r3, r2
 8006abc:	db02      	blt.n	8006ac4 <_vfprintf_r+0xffc>
 8006abe:	f018 0f01 	tst.w	r8, #1
 8006ac2:	d00e      	beq.n	8006ae2 <_vfprintf_r+0x101a>
 8006ac4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006ac6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ac8:	6023      	str	r3, [r4, #0]
 8006aca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006acc:	6063      	str	r3, [r4, #4]
 8006ace:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006ad0:	4413      	add	r3, r2
 8006ad2:	9328      	str	r3, [sp, #160]	; 0xa0
 8006ad4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	2b07      	cmp	r3, #7
 8006ada:	9327      	str	r3, [sp, #156]	; 0x9c
 8006adc:	f300 80da 	bgt.w	8006c94 <_vfprintf_r+0x11cc>
 8006ae0:	3408      	adds	r4, #8
 8006ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ae4:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8006ae6:	1b9e      	subs	r6, r3, r6
 8006ae8:	444b      	add	r3, r9
 8006aea:	1b5b      	subs	r3, r3, r5
 8006aec:	429e      	cmp	r6, r3
 8006aee:	bfa8      	it	ge
 8006af0:	461e      	movge	r6, r3
 8006af2:	2e00      	cmp	r6, #0
 8006af4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006af6:	dd0a      	ble.n	8006b0e <_vfprintf_r+0x1046>
 8006af8:	4433      	add	r3, r6
 8006afa:	9328      	str	r3, [sp, #160]	; 0xa0
 8006afc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006afe:	e9c4 5600 	strd	r5, r6, [r4]
 8006b02:	3301      	adds	r3, #1
 8006b04:	2b07      	cmp	r3, #7
 8006b06:	9327      	str	r3, [sp, #156]	; 0x9c
 8006b08:	f300 80ce 	bgt.w	8006ca8 <_vfprintf_r+0x11e0>
 8006b0c:	3408      	adds	r4, #8
 8006b0e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006b10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b12:	2e00      	cmp	r6, #0
 8006b14:	eba3 0505 	sub.w	r5, r3, r5
 8006b18:	bfa8      	it	ge
 8006b1a:	1bad      	subge	r5, r5, r6
 8006b1c:	2d00      	cmp	r5, #0
 8006b1e:	f77f abf3 	ble.w	8006308 <_vfprintf_r+0x840>
 8006b22:	2710      	movs	r7, #16
 8006b24:	4e65      	ldr	r6, [pc, #404]	; (8006cbc <_vfprintf_r+0x11f4>)
 8006b26:	2d10      	cmp	r5, #16
 8006b28:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006b2c:	f104 0108 	add.w	r1, r4, #8
 8006b30:	f103 0301 	add.w	r3, r3, #1
 8006b34:	6026      	str	r6, [r4, #0]
 8006b36:	f77f aecf 	ble.w	80068d8 <_vfprintf_r+0xe10>
 8006b3a:	3210      	adds	r2, #16
 8006b3c:	2b07      	cmp	r3, #7
 8006b3e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006b42:	6067      	str	r7, [r4, #4]
 8006b44:	dd08      	ble.n	8006b58 <_vfprintf_r+0x1090>
 8006b46:	4651      	mov	r1, sl
 8006b48:	4658      	mov	r0, fp
 8006b4a:	aa26      	add	r2, sp, #152	; 0x98
 8006b4c:	f000 fa18 	bl	8006f80 <__sprint_r>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	f040 816d 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006b56:	a929      	add	r1, sp, #164	; 0xa4
 8006b58:	460c      	mov	r4, r1
 8006b5a:	3d10      	subs	r5, #16
 8006b5c:	e7e3      	b.n	8006b26 <_vfprintf_r+0x105e>
 8006b5e:	4651      	mov	r1, sl
 8006b60:	4658      	mov	r0, fp
 8006b62:	aa26      	add	r2, sp, #152	; 0x98
 8006b64:	f000 fa0c 	bl	8006f80 <__sprint_r>
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	f040 8161 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006b6e:	ac29      	add	r4, sp, #164	; 0xa4
 8006b70:	e772      	b.n	8006a58 <_vfprintf_r+0xf90>
 8006b72:	2010      	movs	r0, #16
 8006b74:	2b07      	cmp	r3, #7
 8006b76:	4402      	add	r2, r0
 8006b78:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006b7c:	6060      	str	r0, [r4, #4]
 8006b7e:	dd08      	ble.n	8006b92 <_vfprintf_r+0x10ca>
 8006b80:	4651      	mov	r1, sl
 8006b82:	4658      	mov	r0, fp
 8006b84:	aa26      	add	r2, sp, #152	; 0x98
 8006b86:	f000 f9fb 	bl	8006f80 <__sprint_r>
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	f040 8150 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006b90:	a929      	add	r1, sp, #164	; 0xa4
 8006b92:	460c      	mov	r4, r1
 8006b94:	3f10      	subs	r7, #16
 8006b96:	e766      	b.n	8006a66 <_vfprintf_r+0xf9e>
 8006b98:	460c      	mov	r4, r1
 8006b9a:	e77e      	b.n	8006a9a <_vfprintf_r+0xfd2>
 8006b9c:	2e00      	cmp	r6, #0
 8006b9e:	d049      	beq.n	8006c34 <_vfprintf_r+0x116c>
 8006ba0:	3e01      	subs	r6, #1
 8006ba2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006ba4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ba6:	6023      	str	r3, [r4, #0]
 8006ba8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006baa:	6063      	str	r3, [r4, #4]
 8006bac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006bae:	4413      	add	r3, r2
 8006bb0:	9328      	str	r3, [sp, #160]	; 0xa0
 8006bb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006bb4:	3301      	adds	r3, #1
 8006bb6:	2b07      	cmp	r3, #7
 8006bb8:	9327      	str	r3, [sp, #156]	; 0x9c
 8006bba:	dc42      	bgt.n	8006c42 <_vfprintf_r+0x117a>
 8006bbc:	3408      	adds	r4, #8
 8006bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bc0:	444b      	add	r3, r9
 8006bc2:	1b5a      	subs	r2, r3, r5
 8006bc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	bfa8      	it	ge
 8006bcc:	461a      	movge	r2, r3
 8006bce:	2a00      	cmp	r2, #0
 8006bd0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006bd2:	9207      	str	r2, [sp, #28]
 8006bd4:	dd09      	ble.n	8006bea <_vfprintf_r+0x1122>
 8006bd6:	4413      	add	r3, r2
 8006bd8:	9328      	str	r3, [sp, #160]	; 0xa0
 8006bda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006bdc:	e9c4 5200 	strd	r5, r2, [r4]
 8006be0:	3301      	adds	r3, #1
 8006be2:	2b07      	cmp	r3, #7
 8006be4:	9327      	str	r3, [sp, #156]	; 0x9c
 8006be6:	dc36      	bgt.n	8006c56 <_vfprintf_r+0x118e>
 8006be8:	3408      	adds	r4, #8
 8006bea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bec:	781f      	ldrb	r7, [r3, #0]
 8006bee:	9b07      	ldr	r3, [sp, #28]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	bfa8      	it	ge
 8006bf4:	1aff      	subge	r7, r7, r3
 8006bf6:	2f00      	cmp	r7, #0
 8006bf8:	dd18      	ble.n	8006c2c <_vfprintf_r+0x1164>
 8006bfa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006bfe:	482f      	ldr	r0, [pc, #188]	; (8006cbc <_vfprintf_r+0x11f4>)
 8006c00:	2f10      	cmp	r7, #16
 8006c02:	f103 0301 	add.w	r3, r3, #1
 8006c06:	f104 0108 	add.w	r1, r4, #8
 8006c0a:	6020      	str	r0, [r4, #0]
 8006c0c:	dc2d      	bgt.n	8006c6a <_vfprintf_r+0x11a2>
 8006c0e:	6067      	str	r7, [r4, #4]
 8006c10:	2b07      	cmp	r3, #7
 8006c12:	4417      	add	r7, r2
 8006c14:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006c18:	dd3a      	ble.n	8006c90 <_vfprintf_r+0x11c8>
 8006c1a:	4651      	mov	r1, sl
 8006c1c:	4658      	mov	r0, fp
 8006c1e:	aa26      	add	r2, sp, #152	; 0x98
 8006c20:	f000 f9ae 	bl	8006f80 <__sprint_r>
 8006c24:	2800      	cmp	r0, #0
 8006c26:	f040 8103 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006c2a:	ac29      	add	r4, sp, #164	; 0xa4
 8006c2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	441d      	add	r5, r3
 8006c32:	e736      	b.n	8006aa2 <_vfprintf_r+0xfda>
 8006c34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c36:	3b01      	subs	r3, #1
 8006c38:	930d      	str	r3, [sp, #52]	; 0x34
 8006c3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	930c      	str	r3, [sp, #48]	; 0x30
 8006c40:	e7af      	b.n	8006ba2 <_vfprintf_r+0x10da>
 8006c42:	4651      	mov	r1, sl
 8006c44:	4658      	mov	r0, fp
 8006c46:	aa26      	add	r2, sp, #152	; 0x98
 8006c48:	f000 f99a 	bl	8006f80 <__sprint_r>
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	f040 80ef 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006c52:	ac29      	add	r4, sp, #164	; 0xa4
 8006c54:	e7b3      	b.n	8006bbe <_vfprintf_r+0x10f6>
 8006c56:	4651      	mov	r1, sl
 8006c58:	4658      	mov	r0, fp
 8006c5a:	aa26      	add	r2, sp, #152	; 0x98
 8006c5c:	f000 f990 	bl	8006f80 <__sprint_r>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	f040 80e5 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006c66:	ac29      	add	r4, sp, #164	; 0xa4
 8006c68:	e7bf      	b.n	8006bea <_vfprintf_r+0x1122>
 8006c6a:	2010      	movs	r0, #16
 8006c6c:	2b07      	cmp	r3, #7
 8006c6e:	4402      	add	r2, r0
 8006c70:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006c74:	6060      	str	r0, [r4, #4]
 8006c76:	dd08      	ble.n	8006c8a <_vfprintf_r+0x11c2>
 8006c78:	4651      	mov	r1, sl
 8006c7a:	4658      	mov	r0, fp
 8006c7c:	aa26      	add	r2, sp, #152	; 0x98
 8006c7e:	f000 f97f 	bl	8006f80 <__sprint_r>
 8006c82:	2800      	cmp	r0, #0
 8006c84:	f040 80d4 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006c88:	a929      	add	r1, sp, #164	; 0xa4
 8006c8a:	460c      	mov	r4, r1
 8006c8c:	3f10      	subs	r7, #16
 8006c8e:	e7b4      	b.n	8006bfa <_vfprintf_r+0x1132>
 8006c90:	460c      	mov	r4, r1
 8006c92:	e7cb      	b.n	8006c2c <_vfprintf_r+0x1164>
 8006c94:	4651      	mov	r1, sl
 8006c96:	4658      	mov	r0, fp
 8006c98:	aa26      	add	r2, sp, #152	; 0x98
 8006c9a:	f000 f971 	bl	8006f80 <__sprint_r>
 8006c9e:	2800      	cmp	r0, #0
 8006ca0:	f040 80c6 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006ca4:	ac29      	add	r4, sp, #164	; 0xa4
 8006ca6:	e71c      	b.n	8006ae2 <_vfprintf_r+0x101a>
 8006ca8:	4651      	mov	r1, sl
 8006caa:	4658      	mov	r0, fp
 8006cac:	aa26      	add	r2, sp, #152	; 0x98
 8006cae:	f000 f967 	bl	8006f80 <__sprint_r>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	f040 80bc 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006cb8:	ac29      	add	r4, sp, #164	; 0xa4
 8006cba:	e728      	b.n	8006b0e <_vfprintf_r+0x1046>
 8006cbc:	0800a2a8 	.word	0x0800a2a8
 8006cc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cc2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006cc4:	2a01      	cmp	r2, #1
 8006cc6:	f107 0701 	add.w	r7, r7, #1
 8006cca:	f103 0301 	add.w	r3, r3, #1
 8006cce:	f104 0508 	add.w	r5, r4, #8
 8006cd2:	dc02      	bgt.n	8006cda <_vfprintf_r+0x1212>
 8006cd4:	f018 0f01 	tst.w	r8, #1
 8006cd8:	d07e      	beq.n	8006dd8 <_vfprintf_r+0x1310>
 8006cda:	2201      	movs	r2, #1
 8006cdc:	2b07      	cmp	r3, #7
 8006cde:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006ce2:	f8c4 9000 	str.w	r9, [r4]
 8006ce6:	6062      	str	r2, [r4, #4]
 8006ce8:	dd08      	ble.n	8006cfc <_vfprintf_r+0x1234>
 8006cea:	4651      	mov	r1, sl
 8006cec:	4658      	mov	r0, fp
 8006cee:	aa26      	add	r2, sp, #152	; 0x98
 8006cf0:	f000 f946 	bl	8006f80 <__sprint_r>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	f040 809b 	bne.w	8006e30 <_vfprintf_r+0x1368>
 8006cfa:	ad29      	add	r5, sp, #164	; 0xa4
 8006cfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006cfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d00:	602b      	str	r3, [r5, #0]
 8006d02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d04:	606b      	str	r3, [r5, #4]
 8006d06:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006d08:	4413      	add	r3, r2
 8006d0a:	9328      	str	r3, [sp, #160]	; 0xa0
 8006d0c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d0e:	3301      	adds	r3, #1
 8006d10:	2b07      	cmp	r3, #7
 8006d12:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d14:	dc32      	bgt.n	8006d7c <_vfprintf_r+0x12b4>
 8006d16:	3508      	adds	r5, #8
 8006d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d20:	e9dd 7627 	ldrd	r7, r6, [sp, #156]	; 0x9c
 8006d24:	1e5c      	subs	r4, r3, #1
 8006d26:	2300      	movs	r3, #0
 8006d28:	f7f9 fe3e 	bl	80009a8 <__aeabi_dcmpeq>
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	d12e      	bne.n	8006d8e <_vfprintf_r+0x12c6>
 8006d30:	f109 0301 	add.w	r3, r9, #1
 8006d34:	e9c5 3400 	strd	r3, r4, [r5]
 8006d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d3a:	3701      	adds	r7, #1
 8006d3c:	3e01      	subs	r6, #1
 8006d3e:	441e      	add	r6, r3
 8006d40:	2f07      	cmp	r7, #7
 8006d42:	e9cd 7627 	strd	r7, r6, [sp, #156]	; 0x9c
 8006d46:	dd50      	ble.n	8006dea <_vfprintf_r+0x1322>
 8006d48:	4651      	mov	r1, sl
 8006d4a:	4658      	mov	r0, fp
 8006d4c:	aa26      	add	r2, sp, #152	; 0x98
 8006d4e:	f000 f917 	bl	8006f80 <__sprint_r>
 8006d52:	2800      	cmp	r0, #0
 8006d54:	d16c      	bne.n	8006e30 <_vfprintf_r+0x1368>
 8006d56:	ad29      	add	r5, sp, #164	; 0xa4
 8006d58:	ab22      	add	r3, sp, #136	; 0x88
 8006d5a:	602b      	str	r3, [r5, #0]
 8006d5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d5e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006d60:	606b      	str	r3, [r5, #4]
 8006d62:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006d64:	4413      	add	r3, r2
 8006d66:	9328      	str	r3, [sp, #160]	; 0xa0
 8006d68:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	2b07      	cmp	r3, #7
 8006d6e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d70:	f73f adb9 	bgt.w	80068e6 <_vfprintf_r+0xe1e>
 8006d74:	f105 0408 	add.w	r4, r5, #8
 8006d78:	f7ff bac6 	b.w	8006308 <_vfprintf_r+0x840>
 8006d7c:	4651      	mov	r1, sl
 8006d7e:	4658      	mov	r0, fp
 8006d80:	aa26      	add	r2, sp, #152	; 0x98
 8006d82:	f000 f8fd 	bl	8006f80 <__sprint_r>
 8006d86:	2800      	cmp	r0, #0
 8006d88:	d152      	bne.n	8006e30 <_vfprintf_r+0x1368>
 8006d8a:	ad29      	add	r5, sp, #164	; 0xa4
 8006d8c:	e7c4      	b.n	8006d18 <_vfprintf_r+0x1250>
 8006d8e:	2c00      	cmp	r4, #0
 8006d90:	dde2      	ble.n	8006d58 <_vfprintf_r+0x1290>
 8006d92:	2710      	movs	r7, #16
 8006d94:	4e58      	ldr	r6, [pc, #352]	; (8006ef8 <_vfprintf_r+0x1430>)
 8006d96:	2c10      	cmp	r4, #16
 8006d98:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006d9c:	f105 0108 	add.w	r1, r5, #8
 8006da0:	f103 0301 	add.w	r3, r3, #1
 8006da4:	602e      	str	r6, [r5, #0]
 8006da6:	dc07      	bgt.n	8006db8 <_vfprintf_r+0x12f0>
 8006da8:	606c      	str	r4, [r5, #4]
 8006daa:	2b07      	cmp	r3, #7
 8006dac:	4414      	add	r4, r2
 8006dae:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8006db2:	dcc9      	bgt.n	8006d48 <_vfprintf_r+0x1280>
 8006db4:	460d      	mov	r5, r1
 8006db6:	e7cf      	b.n	8006d58 <_vfprintf_r+0x1290>
 8006db8:	3210      	adds	r2, #16
 8006dba:	2b07      	cmp	r3, #7
 8006dbc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006dc0:	606f      	str	r7, [r5, #4]
 8006dc2:	dd06      	ble.n	8006dd2 <_vfprintf_r+0x130a>
 8006dc4:	4651      	mov	r1, sl
 8006dc6:	4658      	mov	r0, fp
 8006dc8:	aa26      	add	r2, sp, #152	; 0x98
 8006dca:	f000 f8d9 	bl	8006f80 <__sprint_r>
 8006dce:	bb78      	cbnz	r0, 8006e30 <_vfprintf_r+0x1368>
 8006dd0:	a929      	add	r1, sp, #164	; 0xa4
 8006dd2:	460d      	mov	r5, r1
 8006dd4:	3c10      	subs	r4, #16
 8006dd6:	e7de      	b.n	8006d96 <_vfprintf_r+0x12ce>
 8006dd8:	2201      	movs	r2, #1
 8006dda:	2b07      	cmp	r3, #7
 8006ddc:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006de0:	f8c4 9000 	str.w	r9, [r4]
 8006de4:	6062      	str	r2, [r4, #4]
 8006de6:	ddb7      	ble.n	8006d58 <_vfprintf_r+0x1290>
 8006de8:	e7ae      	b.n	8006d48 <_vfprintf_r+0x1280>
 8006dea:	3508      	adds	r5, #8
 8006dec:	e7b4      	b.n	8006d58 <_vfprintf_r+0x1290>
 8006dee:	460c      	mov	r4, r1
 8006df0:	f7ff ba8a 	b.w	8006308 <_vfprintf_r+0x840>
 8006df4:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8006df8:	1a9d      	subs	r5, r3, r2
 8006dfa:	2d00      	cmp	r5, #0
 8006dfc:	f77f aa88 	ble.w	8006310 <_vfprintf_r+0x848>
 8006e00:	2710      	movs	r7, #16
 8006e02:	4e3e      	ldr	r6, [pc, #248]	; (8006efc <_vfprintf_r+0x1434>)
 8006e04:	2d10      	cmp	r5, #16
 8006e06:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006e0a:	6026      	str	r6, [r4, #0]
 8006e0c:	f103 0301 	add.w	r3, r3, #1
 8006e10:	dc18      	bgt.n	8006e44 <_vfprintf_r+0x137c>
 8006e12:	6065      	str	r5, [r4, #4]
 8006e14:	2b07      	cmp	r3, #7
 8006e16:	4415      	add	r5, r2
 8006e18:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006e1c:	f77f aa78 	ble.w	8006310 <_vfprintf_r+0x848>
 8006e20:	4651      	mov	r1, sl
 8006e22:	4658      	mov	r0, fp
 8006e24:	aa26      	add	r2, sp, #152	; 0x98
 8006e26:	f000 f8ab 	bl	8006f80 <__sprint_r>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	f43f aa70 	beq.w	8006310 <_vfprintf_r+0x848>
 8006e30:	9b08      	ldr	r3, [sp, #32]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f43f a88c 	beq.w	8005f50 <_vfprintf_r+0x488>
 8006e38:	4619      	mov	r1, r3
 8006e3a:	4658      	mov	r0, fp
 8006e3c:	f7fd fbb6 	bl	80045ac <_free_r>
 8006e40:	f7ff b886 	b.w	8005f50 <_vfprintf_r+0x488>
 8006e44:	3210      	adds	r2, #16
 8006e46:	2b07      	cmp	r3, #7
 8006e48:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006e4c:	6067      	str	r7, [r4, #4]
 8006e4e:	dc02      	bgt.n	8006e56 <_vfprintf_r+0x138e>
 8006e50:	3408      	adds	r4, #8
 8006e52:	3d10      	subs	r5, #16
 8006e54:	e7d6      	b.n	8006e04 <_vfprintf_r+0x133c>
 8006e56:	4651      	mov	r1, sl
 8006e58:	4658      	mov	r0, fp
 8006e5a:	aa26      	add	r2, sp, #152	; 0x98
 8006e5c:	f000 f890 	bl	8006f80 <__sprint_r>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	d1e5      	bne.n	8006e30 <_vfprintf_r+0x1368>
 8006e64:	ac29      	add	r4, sp, #164	; 0xa4
 8006e66:	e7f4      	b.n	8006e52 <_vfprintf_r+0x138a>
 8006e68:	4658      	mov	r0, fp
 8006e6a:	9908      	ldr	r1, [sp, #32]
 8006e6c:	f7fd fb9e 	bl	80045ac <_free_r>
 8006e70:	f7ff ba66 	b.w	8006340 <_vfprintf_r+0x878>
 8006e74:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e76:	b91b      	cbnz	r3, 8006e80 <_vfprintf_r+0x13b8>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e7c:	f7ff b868 	b.w	8005f50 <_vfprintf_r+0x488>
 8006e80:	4651      	mov	r1, sl
 8006e82:	4658      	mov	r0, fp
 8006e84:	aa26      	add	r2, sp, #152	; 0x98
 8006e86:	f000 f87b 	bl	8006f80 <__sprint_r>
 8006e8a:	2800      	cmp	r0, #0
 8006e8c:	d0f4      	beq.n	8006e78 <_vfprintf_r+0x13b0>
 8006e8e:	f7ff b85f 	b.w	8005f50 <_vfprintf_r+0x488>
 8006e92:	ea55 0206 	orrs.w	r2, r5, r6
 8006e96:	f8cd 8020 	str.w	r8, [sp, #32]
 8006e9a:	f43f ab76 	beq.w	800658a <_vfprintf_r+0xac2>
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	f43f ac12 	beq.w	80066c8 <_vfprintf_r+0xc00>
 8006ea4:	2b02      	cmp	r3, #2
 8006ea6:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8006eaa:	f43f ac54 	beq.w	8006756 <_vfprintf_r+0xc8e>
 8006eae:	f005 0307 	and.w	r3, r5, #7
 8006eb2:	08ed      	lsrs	r5, r5, #3
 8006eb4:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 8006eb8:	08f6      	lsrs	r6, r6, #3
 8006eba:	3330      	adds	r3, #48	; 0x30
 8006ebc:	ea55 0106 	orrs.w	r1, r5, r6
 8006ec0:	464a      	mov	r2, r9
 8006ec2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006ec6:	d1f2      	bne.n	8006eae <_vfprintf_r+0x13e6>
 8006ec8:	9908      	ldr	r1, [sp, #32]
 8006eca:	07c8      	lsls	r0, r1, #31
 8006ecc:	d506      	bpl.n	8006edc <_vfprintf_r+0x1414>
 8006ece:	2b30      	cmp	r3, #48	; 0x30
 8006ed0:	d004      	beq.n	8006edc <_vfprintf_r+0x1414>
 8006ed2:	2330      	movs	r3, #48	; 0x30
 8006ed4:	f809 3c01 	strb.w	r3, [r9, #-1]
 8006ed8:	f1a2 0902 	sub.w	r9, r2, #2
 8006edc:	ab52      	add	r3, sp, #328	; 0x148
 8006ede:	eba3 0309 	sub.w	r3, r3, r9
 8006ee2:	9f07      	ldr	r7, [sp, #28]
 8006ee4:	9307      	str	r3, [sp, #28]
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	461e      	mov	r6, r3
 8006eea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006eee:	9308      	str	r3, [sp, #32]
 8006ef0:	461d      	mov	r5, r3
 8006ef2:	930c      	str	r3, [sp, #48]	; 0x30
 8006ef4:	f7ff b94a 	b.w	800618c <_vfprintf_r+0x6c4>
 8006ef8:	0800a2a8 	.word	0x0800a2a8
 8006efc:	0800a298 	.word	0x0800a298

08006f00 <__sbprintf>:
 8006f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f02:	461f      	mov	r7, r3
 8006f04:	898b      	ldrh	r3, [r1, #12]
 8006f06:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8006f0a:	f023 0302 	bic.w	r3, r3, #2
 8006f0e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006f12:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8006f14:	4615      	mov	r5, r2
 8006f16:	9319      	str	r3, [sp, #100]	; 0x64
 8006f18:	89cb      	ldrh	r3, [r1, #14]
 8006f1a:	4606      	mov	r6, r0
 8006f1c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006f20:	69cb      	ldr	r3, [r1, #28]
 8006f22:	a816      	add	r0, sp, #88	; 0x58
 8006f24:	9307      	str	r3, [sp, #28]
 8006f26:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8006f28:	460c      	mov	r4, r1
 8006f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8006f2c:	ab1a      	add	r3, sp, #104	; 0x68
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	9304      	str	r3, [sp, #16]
 8006f32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f36:	9302      	str	r3, [sp, #8]
 8006f38:	9305      	str	r3, [sp, #20]
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	9306      	str	r3, [sp, #24]
 8006f3e:	f7fd fac1 	bl	80044c4 <__retarget_lock_init_recursive>
 8006f42:	462a      	mov	r2, r5
 8006f44:	463b      	mov	r3, r7
 8006f46:	4669      	mov	r1, sp
 8006f48:	4630      	mov	r0, r6
 8006f4a:	f7fe fdbd 	bl	8005ac8 <_vfprintf_r>
 8006f4e:	1e05      	subs	r5, r0, #0
 8006f50:	db07      	blt.n	8006f62 <__sbprintf+0x62>
 8006f52:	4669      	mov	r1, sp
 8006f54:	4630      	mov	r0, r6
 8006f56:	f000 fdf5 	bl	8007b44 <_fflush_r>
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	bf18      	it	ne
 8006f5e:	f04f 35ff 	movne.w	r5, #4294967295
 8006f62:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8006f66:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006f68:	065b      	lsls	r3, r3, #25
 8006f6a:	bf42      	ittt	mi
 8006f6c:	89a3      	ldrhmi	r3, [r4, #12]
 8006f6e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8006f72:	81a3      	strhmi	r3, [r4, #12]
 8006f74:	f7fd faa7 	bl	80044c6 <__retarget_lock_close_recursive>
 8006f78:	4628      	mov	r0, r5
 8006f7a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8006f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006f80 <__sprint_r>:
 8006f80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f84:	6893      	ldr	r3, [r2, #8]
 8006f86:	4680      	mov	r8, r0
 8006f88:	460f      	mov	r7, r1
 8006f8a:	4614      	mov	r4, r2
 8006f8c:	b343      	cbz	r3, 8006fe0 <__sprint_r+0x60>
 8006f8e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8006f90:	049d      	lsls	r5, r3, #18
 8006f92:	d522      	bpl.n	8006fda <__sprint_r+0x5a>
 8006f94:	6815      	ldr	r5, [r2, #0]
 8006f96:	3508      	adds	r5, #8
 8006f98:	f04f 0900 	mov.w	r9, #0
 8006f9c:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8006fa0:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8006fa4:	45ca      	cmp	sl, r9
 8006fa6:	dc0d      	bgt.n	8006fc4 <__sprint_r+0x44>
 8006fa8:	68a0      	ldr	r0, [r4, #8]
 8006faa:	f026 0603 	bic.w	r6, r6, #3
 8006fae:	1b80      	subs	r0, r0, r6
 8006fb0:	60a0      	str	r0, [r4, #8]
 8006fb2:	3508      	adds	r5, #8
 8006fb4:	2800      	cmp	r0, #0
 8006fb6:	d1ef      	bne.n	8006f98 <__sprint_r+0x18>
 8006fb8:	2300      	movs	r3, #0
 8006fba:	60a3      	str	r3, [r4, #8]
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	6063      	str	r3, [r4, #4]
 8006fc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc4:	463a      	mov	r2, r7
 8006fc6:	4640      	mov	r0, r8
 8006fc8:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8006fcc:	f001 f827 	bl	800801e <_fputwc_r>
 8006fd0:	1c43      	adds	r3, r0, #1
 8006fd2:	d0f1      	beq.n	8006fb8 <__sprint_r+0x38>
 8006fd4:	f109 0901 	add.w	r9, r9, #1
 8006fd8:	e7e4      	b.n	8006fa4 <__sprint_r+0x24>
 8006fda:	f000 fdd9 	bl	8007b90 <__sfvwrite_r>
 8006fde:	e7eb      	b.n	8006fb8 <__sprint_r+0x38>
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	e7eb      	b.n	8006fbc <__sprint_r+0x3c>

08006fe4 <_vfiprintf_r>:
 8006fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe8:	b0bd      	sub	sp, #244	; 0xf4
 8006fea:	460f      	mov	r7, r1
 8006fec:	461d      	mov	r5, r3
 8006fee:	461c      	mov	r4, r3
 8006ff0:	4681      	mov	r9, r0
 8006ff2:	9202      	str	r2, [sp, #8]
 8006ff4:	b118      	cbz	r0, 8006ffe <_vfiprintf_r+0x1a>
 8006ff6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006ff8:	b90b      	cbnz	r3, 8006ffe <_vfiprintf_r+0x1a>
 8006ffa:	f7fd f871 	bl	80040e0 <__sinit>
 8006ffe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007000:	07d8      	lsls	r0, r3, #31
 8007002:	d405      	bmi.n	8007010 <_vfiprintf_r+0x2c>
 8007004:	89bb      	ldrh	r3, [r7, #12]
 8007006:	0599      	lsls	r1, r3, #22
 8007008:	d402      	bmi.n	8007010 <_vfiprintf_r+0x2c>
 800700a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800700c:	f7fd fa5c 	bl	80044c8 <__retarget_lock_acquire_recursive>
 8007010:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007014:	049a      	lsls	r2, r3, #18
 8007016:	d406      	bmi.n	8007026 <_vfiprintf_r+0x42>
 8007018:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800701c:	81bb      	strh	r3, [r7, #12]
 800701e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007020:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007024:	667b      	str	r3, [r7, #100]	; 0x64
 8007026:	89bb      	ldrh	r3, [r7, #12]
 8007028:	071e      	lsls	r6, r3, #28
 800702a:	d501      	bpl.n	8007030 <_vfiprintf_r+0x4c>
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	b9ab      	cbnz	r3, 800705c <_vfiprintf_r+0x78>
 8007030:	4639      	mov	r1, r7
 8007032:	4648      	mov	r0, r9
 8007034:	f000 ff5a 	bl	8007eec <__swsetup_r>
 8007038:	b180      	cbz	r0, 800705c <_vfiprintf_r+0x78>
 800703a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800703c:	07d8      	lsls	r0, r3, #31
 800703e:	d506      	bpl.n	800704e <_vfiprintf_r+0x6a>
 8007040:	f04f 33ff 	mov.w	r3, #4294967295
 8007044:	9303      	str	r3, [sp, #12]
 8007046:	9803      	ldr	r0, [sp, #12]
 8007048:	b03d      	add	sp, #244	; 0xf4
 800704a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800704e:	89bb      	ldrh	r3, [r7, #12]
 8007050:	0599      	lsls	r1, r3, #22
 8007052:	d4f5      	bmi.n	8007040 <_vfiprintf_r+0x5c>
 8007054:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8007056:	f7fd fa38 	bl	80044ca <__retarget_lock_release_recursive>
 800705a:	e7f1      	b.n	8007040 <_vfiprintf_r+0x5c>
 800705c:	89bb      	ldrh	r3, [r7, #12]
 800705e:	f003 021a 	and.w	r2, r3, #26
 8007062:	2a0a      	cmp	r2, #10
 8007064:	d114      	bne.n	8007090 <_vfiprintf_r+0xac>
 8007066:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800706a:	2a00      	cmp	r2, #0
 800706c:	db10      	blt.n	8007090 <_vfiprintf_r+0xac>
 800706e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007070:	07d2      	lsls	r2, r2, #31
 8007072:	d404      	bmi.n	800707e <_vfiprintf_r+0x9a>
 8007074:	059e      	lsls	r6, r3, #22
 8007076:	d402      	bmi.n	800707e <_vfiprintf_r+0x9a>
 8007078:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800707a:	f7fd fa26 	bl	80044ca <__retarget_lock_release_recursive>
 800707e:	462b      	mov	r3, r5
 8007080:	4639      	mov	r1, r7
 8007082:	4648      	mov	r0, r9
 8007084:	9a02      	ldr	r2, [sp, #8]
 8007086:	b03d      	add	sp, #244	; 0xf4
 8007088:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800708c:	f000 bc38 	b.w	8007900 <__sbprintf>
 8007090:	2300      	movs	r3, #0
 8007092:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 8007096:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800709a:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800709e:	ae13      	add	r6, sp, #76	; 0x4c
 80070a0:	9610      	str	r6, [sp, #64]	; 0x40
 80070a2:	9303      	str	r3, [sp, #12]
 80070a4:	9b02      	ldr	r3, [sp, #8]
 80070a6:	461d      	mov	r5, r3
 80070a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070ac:	b10a      	cbz	r2, 80070b2 <_vfiprintf_r+0xce>
 80070ae:	2a25      	cmp	r2, #37	; 0x25
 80070b0:	d1f9      	bne.n	80070a6 <_vfiprintf_r+0xc2>
 80070b2:	9b02      	ldr	r3, [sp, #8]
 80070b4:	ebb5 0803 	subs.w	r8, r5, r3
 80070b8:	d00d      	beq.n	80070d6 <_vfiprintf_r+0xf2>
 80070ba:	e9c6 3800 	strd	r3, r8, [r6]
 80070be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070c0:	4443      	add	r3, r8
 80070c2:	9312      	str	r3, [sp, #72]	; 0x48
 80070c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070c6:	3301      	adds	r3, #1
 80070c8:	2b07      	cmp	r3, #7
 80070ca:	9311      	str	r3, [sp, #68]	; 0x44
 80070cc:	dc76      	bgt.n	80071bc <_vfiprintf_r+0x1d8>
 80070ce:	3608      	adds	r6, #8
 80070d0:	9b03      	ldr	r3, [sp, #12]
 80070d2:	4443      	add	r3, r8
 80070d4:	9303      	str	r3, [sp, #12]
 80070d6:	782b      	ldrb	r3, [r5, #0]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f000 83d2 	beq.w	8007882 <_vfiprintf_r+0x89e>
 80070de:	2300      	movs	r3, #0
 80070e0:	f04f 32ff 	mov.w	r2, #4294967295
 80070e4:	469a      	mov	sl, r3
 80070e6:	3501      	adds	r5, #1
 80070e8:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 80070ec:	9201      	str	r2, [sp, #4]
 80070ee:	9304      	str	r3, [sp, #16]
 80070f0:	462a      	mov	r2, r5
 80070f2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80070f6:	9202      	str	r2, [sp, #8]
 80070f8:	f1a3 0220 	sub.w	r2, r3, #32
 80070fc:	2a5a      	cmp	r2, #90	; 0x5a
 80070fe:	f200 831a 	bhi.w	8007736 <_vfiprintf_r+0x752>
 8007102:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007106:	007d      	.short	0x007d
 8007108:	03180318 	.word	0x03180318
 800710c:	03180085 	.word	0x03180085
 8007110:	03180318 	.word	0x03180318
 8007114:	03180065 	.word	0x03180065
 8007118:	00880318 	.word	0x00880318
 800711c:	03180092 	.word	0x03180092
 8007120:	0094008f 	.word	0x0094008f
 8007124:	00af0318 	.word	0x00af0318
 8007128:	00b200b2 	.word	0x00b200b2
 800712c:	00b200b2 	.word	0x00b200b2
 8007130:	00b200b2 	.word	0x00b200b2
 8007134:	00b200b2 	.word	0x00b200b2
 8007138:	031800b2 	.word	0x031800b2
 800713c:	03180318 	.word	0x03180318
 8007140:	03180318 	.word	0x03180318
 8007144:	03180318 	.word	0x03180318
 8007148:	03180318 	.word	0x03180318
 800714c:	00ea00dc 	.word	0x00ea00dc
 8007150:	03180318 	.word	0x03180318
 8007154:	03180318 	.word	0x03180318
 8007158:	03180318 	.word	0x03180318
 800715c:	03180318 	.word	0x03180318
 8007160:	03180318 	.word	0x03180318
 8007164:	03180139 	.word	0x03180139
 8007168:	03180318 	.word	0x03180318
 800716c:	0318017e 	.word	0x0318017e
 8007170:	0318025c 	.word	0x0318025c
 8007174:	027c0318 	.word	0x027c0318
 8007178:	03180318 	.word	0x03180318
 800717c:	03180318 	.word	0x03180318
 8007180:	03180318 	.word	0x03180318
 8007184:	03180318 	.word	0x03180318
 8007188:	03180318 	.word	0x03180318
 800718c:	00ec00dc 	.word	0x00ec00dc
 8007190:	03180318 	.word	0x03180318
 8007194:	00c20318 	.word	0x00c20318
 8007198:	00d600ec 	.word	0x00d600ec
 800719c:	00cf0318 	.word	0x00cf0318
 80071a0:	01170318 	.word	0x01170318
 80071a4:	0170013b 	.word	0x0170013b
 80071a8:	031800d6 	.word	0x031800d6
 80071ac:	007b017e 	.word	0x007b017e
 80071b0:	0318025e 	.word	0x0318025e
 80071b4:	02980318 	.word	0x02980318
 80071b8:	007b0318 	.word	0x007b0318
 80071bc:	4639      	mov	r1, r7
 80071be:	4648      	mov	r0, r9
 80071c0:	aa10      	add	r2, sp, #64	; 0x40
 80071c2:	f7ff fedd 	bl	8006f80 <__sprint_r>
 80071c6:	2800      	cmp	r0, #0
 80071c8:	f040 833a 	bne.w	8007840 <_vfiprintf_r+0x85c>
 80071cc:	ae13      	add	r6, sp, #76	; 0x4c
 80071ce:	e77f      	b.n	80070d0 <_vfiprintf_r+0xec>
 80071d0:	4648      	mov	r0, r9
 80071d2:	f000 ff81 	bl	80080d8 <_localeconv_r>
 80071d6:	6843      	ldr	r3, [r0, #4]
 80071d8:	4618      	mov	r0, r3
 80071da:	9309      	str	r3, [sp, #36]	; 0x24
 80071dc:	f7f8 ffb8 	bl	8000150 <strlen>
 80071e0:	9008      	str	r0, [sp, #32]
 80071e2:	4648      	mov	r0, r9
 80071e4:	f000 ff78 	bl	80080d8 <_localeconv_r>
 80071e8:	6883      	ldr	r3, [r0, #8]
 80071ea:	9307      	str	r3, [sp, #28]
 80071ec:	9b08      	ldr	r3, [sp, #32]
 80071ee:	b12b      	cbz	r3, 80071fc <_vfiprintf_r+0x218>
 80071f0:	9b07      	ldr	r3, [sp, #28]
 80071f2:	b11b      	cbz	r3, 80071fc <_vfiprintf_r+0x218>
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	b10b      	cbz	r3, 80071fc <_vfiprintf_r+0x218>
 80071f8:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80071fc:	9d02      	ldr	r5, [sp, #8]
 80071fe:	e777      	b.n	80070f0 <_vfiprintf_r+0x10c>
 8007200:	f89d 303b 	ldrb.w	r3, [sp, #59]	; 0x3b
 8007204:	2b00      	cmp	r3, #0
 8007206:	d1f9      	bne.n	80071fc <_vfiprintf_r+0x218>
 8007208:	2320      	movs	r3, #32
 800720a:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 800720e:	e7f5      	b.n	80071fc <_vfiprintf_r+0x218>
 8007210:	f04a 0a01 	orr.w	sl, sl, #1
 8007214:	e7f2      	b.n	80071fc <_vfiprintf_r+0x218>
 8007216:	f854 3b04 	ldr.w	r3, [r4], #4
 800721a:	2b00      	cmp	r3, #0
 800721c:	9304      	str	r3, [sp, #16]
 800721e:	daed      	bge.n	80071fc <_vfiprintf_r+0x218>
 8007220:	425b      	negs	r3, r3
 8007222:	9304      	str	r3, [sp, #16]
 8007224:	f04a 0a04 	orr.w	sl, sl, #4
 8007228:	e7e8      	b.n	80071fc <_vfiprintf_r+0x218>
 800722a:	232b      	movs	r3, #43	; 0x2b
 800722c:	e7ed      	b.n	800720a <_vfiprintf_r+0x226>
 800722e:	9a02      	ldr	r2, [sp, #8]
 8007230:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007234:	2b2a      	cmp	r3, #42	; 0x2a
 8007236:	d112      	bne.n	800725e <_vfiprintf_r+0x27a>
 8007238:	f854 3b04 	ldr.w	r3, [r4], #4
 800723c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007240:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007244:	e7da      	b.n	80071fc <_vfiprintf_r+0x218>
 8007246:	200a      	movs	r0, #10
 8007248:	9b01      	ldr	r3, [sp, #4]
 800724a:	fb00 1303 	mla	r3, r0, r3, r1
 800724e:	9301      	str	r3, [sp, #4]
 8007250:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007254:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007258:	2909      	cmp	r1, #9
 800725a:	d9f4      	bls.n	8007246 <_vfiprintf_r+0x262>
 800725c:	e74b      	b.n	80070f6 <_vfiprintf_r+0x112>
 800725e:	2100      	movs	r1, #0
 8007260:	9101      	str	r1, [sp, #4]
 8007262:	e7f7      	b.n	8007254 <_vfiprintf_r+0x270>
 8007264:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8007268:	e7c8      	b.n	80071fc <_vfiprintf_r+0x218>
 800726a:	2100      	movs	r1, #0
 800726c:	9a02      	ldr	r2, [sp, #8]
 800726e:	9104      	str	r1, [sp, #16]
 8007270:	200a      	movs	r0, #10
 8007272:	9904      	ldr	r1, [sp, #16]
 8007274:	3b30      	subs	r3, #48	; 0x30
 8007276:	fb00 3301 	mla	r3, r0, r1, r3
 800727a:	9304      	str	r3, [sp, #16]
 800727c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007280:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007284:	2909      	cmp	r1, #9
 8007286:	d9f3      	bls.n	8007270 <_vfiprintf_r+0x28c>
 8007288:	e735      	b.n	80070f6 <_vfiprintf_r+0x112>
 800728a:	9b02      	ldr	r3, [sp, #8]
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	2b68      	cmp	r3, #104	; 0x68
 8007290:	bf01      	itttt	eq
 8007292:	9b02      	ldreq	r3, [sp, #8]
 8007294:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8007298:	3301      	addeq	r3, #1
 800729a:	9302      	streq	r3, [sp, #8]
 800729c:	bf18      	it	ne
 800729e:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80072a2:	e7ab      	b.n	80071fc <_vfiprintf_r+0x218>
 80072a4:	9b02      	ldr	r3, [sp, #8]
 80072a6:	781b      	ldrb	r3, [r3, #0]
 80072a8:	2b6c      	cmp	r3, #108	; 0x6c
 80072aa:	d105      	bne.n	80072b8 <_vfiprintf_r+0x2d4>
 80072ac:	9b02      	ldr	r3, [sp, #8]
 80072ae:	3301      	adds	r3, #1
 80072b0:	9302      	str	r3, [sp, #8]
 80072b2:	f04a 0a20 	orr.w	sl, sl, #32
 80072b6:	e7a1      	b.n	80071fc <_vfiprintf_r+0x218>
 80072b8:	f04a 0a10 	orr.w	sl, sl, #16
 80072bc:	e79e      	b.n	80071fc <_vfiprintf_r+0x218>
 80072be:	46a0      	mov	r8, r4
 80072c0:	f858 3b04 	ldr.w	r3, [r8], #4
 80072c4:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 80072c8:	2300      	movs	r3, #0
 80072ca:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 80072ce:	2201      	movs	r2, #1
 80072d0:	461d      	mov	r5, r3
 80072d2:	9201      	str	r2, [sp, #4]
 80072d4:	f10d 0b8c 	add.w	fp, sp, #140	; 0x8c
 80072d8:	e0a8      	b.n	800742c <_vfiprintf_r+0x448>
 80072da:	f04a 0a10 	orr.w	sl, sl, #16
 80072de:	f01a 0f20 	tst.w	sl, #32
 80072e2:	d010      	beq.n	8007306 <_vfiprintf_r+0x322>
 80072e4:	3407      	adds	r4, #7
 80072e6:	f024 0307 	bic.w	r3, r4, #7
 80072ea:	4698      	mov	r8, r3
 80072ec:	685d      	ldr	r5, [r3, #4]
 80072ee:	f858 4b08 	ldr.w	r4, [r8], #8
 80072f2:	2d00      	cmp	r5, #0
 80072f4:	da05      	bge.n	8007302 <_vfiprintf_r+0x31e>
 80072f6:	232d      	movs	r3, #45	; 0x2d
 80072f8:	4264      	negs	r4, r4
 80072fa:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80072fe:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 8007302:	2301      	movs	r3, #1
 8007304:	e04a      	b.n	800739c <_vfiprintf_r+0x3b8>
 8007306:	46a0      	mov	r8, r4
 8007308:	f01a 0f10 	tst.w	sl, #16
 800730c:	f858 5b04 	ldr.w	r5, [r8], #4
 8007310:	d002      	beq.n	8007318 <_vfiprintf_r+0x334>
 8007312:	462c      	mov	r4, r5
 8007314:	17ed      	asrs	r5, r5, #31
 8007316:	e7ec      	b.n	80072f2 <_vfiprintf_r+0x30e>
 8007318:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800731c:	d003      	beq.n	8007326 <_vfiprintf_r+0x342>
 800731e:	b22c      	sxth	r4, r5
 8007320:	f345 35c0 	sbfx	r5, r5, #15, #1
 8007324:	e7e5      	b.n	80072f2 <_vfiprintf_r+0x30e>
 8007326:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800732a:	d0f2      	beq.n	8007312 <_vfiprintf_r+0x32e>
 800732c:	b26c      	sxtb	r4, r5
 800732e:	f345 15c0 	sbfx	r5, r5, #7, #1
 8007332:	e7de      	b.n	80072f2 <_vfiprintf_r+0x30e>
 8007334:	f01a 0f20 	tst.w	sl, #32
 8007338:	f104 0804 	add.w	r8, r4, #4
 800733c:	d007      	beq.n	800734e <_vfiprintf_r+0x36a>
 800733e:	9a03      	ldr	r2, [sp, #12]
 8007340:	6823      	ldr	r3, [r4, #0]
 8007342:	9903      	ldr	r1, [sp, #12]
 8007344:	17d2      	asrs	r2, r2, #31
 8007346:	e9c3 1200 	strd	r1, r2, [r3]
 800734a:	4644      	mov	r4, r8
 800734c:	e6aa      	b.n	80070a4 <_vfiprintf_r+0xc0>
 800734e:	f01a 0f10 	tst.w	sl, #16
 8007352:	d003      	beq.n	800735c <_vfiprintf_r+0x378>
 8007354:	6823      	ldr	r3, [r4, #0]
 8007356:	9a03      	ldr	r2, [sp, #12]
 8007358:	601a      	str	r2, [r3, #0]
 800735a:	e7f6      	b.n	800734a <_vfiprintf_r+0x366>
 800735c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007360:	d003      	beq.n	800736a <_vfiprintf_r+0x386>
 8007362:	6823      	ldr	r3, [r4, #0]
 8007364:	9a03      	ldr	r2, [sp, #12]
 8007366:	801a      	strh	r2, [r3, #0]
 8007368:	e7ef      	b.n	800734a <_vfiprintf_r+0x366>
 800736a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800736e:	d0f1      	beq.n	8007354 <_vfiprintf_r+0x370>
 8007370:	6823      	ldr	r3, [r4, #0]
 8007372:	9a03      	ldr	r2, [sp, #12]
 8007374:	701a      	strb	r2, [r3, #0]
 8007376:	e7e8      	b.n	800734a <_vfiprintf_r+0x366>
 8007378:	f04a 0a10 	orr.w	sl, sl, #16
 800737c:	f01a 0320 	ands.w	r3, sl, #32
 8007380:	d01f      	beq.n	80073c2 <_vfiprintf_r+0x3de>
 8007382:	3407      	adds	r4, #7
 8007384:	f024 0307 	bic.w	r3, r4, #7
 8007388:	4698      	mov	r8, r3
 800738a:	685d      	ldr	r5, [r3, #4]
 800738c:	f858 4b08 	ldr.w	r4, [r8], #8
 8007390:	2300      	movs	r3, #0
 8007392:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007396:	2200      	movs	r2, #0
 8007398:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
 800739c:	9a01      	ldr	r2, [sp, #4]
 800739e:	3201      	adds	r2, #1
 80073a0:	f000 827c 	beq.w	800789c <_vfiprintf_r+0x8b8>
 80073a4:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80073a8:	9205      	str	r2, [sp, #20]
 80073aa:	ea54 0205 	orrs.w	r2, r4, r5
 80073ae:	f040 827b 	bne.w	80078a8 <_vfiprintf_r+0x8c4>
 80073b2:	9a01      	ldr	r2, [sp, #4]
 80073b4:	2a00      	cmp	r2, #0
 80073b6:	f000 81b3 	beq.w	8007720 <_vfiprintf_r+0x73c>
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	f040 8277 	bne.w	80078ae <_vfiprintf_r+0x8ca>
 80073c0:	e151      	b.n	8007666 <_vfiprintf_r+0x682>
 80073c2:	46a0      	mov	r8, r4
 80073c4:	f01a 0510 	ands.w	r5, sl, #16
 80073c8:	f858 4b04 	ldr.w	r4, [r8], #4
 80073cc:	d001      	beq.n	80073d2 <_vfiprintf_r+0x3ee>
 80073ce:	461d      	mov	r5, r3
 80073d0:	e7de      	b.n	8007390 <_vfiprintf_r+0x3ac>
 80073d2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80073d6:	d001      	beq.n	80073dc <_vfiprintf_r+0x3f8>
 80073d8:	b2a4      	uxth	r4, r4
 80073da:	e7d9      	b.n	8007390 <_vfiprintf_r+0x3ac>
 80073dc:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80073e0:	d0d6      	beq.n	8007390 <_vfiprintf_r+0x3ac>
 80073e2:	b2e4      	uxtb	r4, r4
 80073e4:	e7f3      	b.n	80073ce <_vfiprintf_r+0x3ea>
 80073e6:	f647 0330 	movw	r3, #30768	; 0x7830
 80073ea:	46a0      	mov	r8, r4
 80073ec:	2500      	movs	r5, #0
 80073ee:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
 80073f2:	4ba0      	ldr	r3, [pc, #640]	; (8007674 <_vfiprintf_r+0x690>)
 80073f4:	f858 4b04 	ldr.w	r4, [r8], #4
 80073f8:	f04a 0a02 	orr.w	sl, sl, #2
 80073fc:	9306      	str	r3, [sp, #24]
 80073fe:	2302      	movs	r3, #2
 8007400:	e7c9      	b.n	8007396 <_vfiprintf_r+0x3b2>
 8007402:	46a0      	mov	r8, r4
 8007404:	2500      	movs	r5, #0
 8007406:	9b01      	ldr	r3, [sp, #4]
 8007408:	f858 bb04 	ldr.w	fp, [r8], #4
 800740c:	1c5c      	adds	r4, r3, #1
 800740e:	f88d 503b 	strb.w	r5, [sp, #59]	; 0x3b
 8007412:	f000 80cf 	beq.w	80075b4 <_vfiprintf_r+0x5d0>
 8007416:	461a      	mov	r2, r3
 8007418:	4629      	mov	r1, r5
 800741a:	4658      	mov	r0, fp
 800741c:	f000 fe96 	bl	800814c <memchr>
 8007420:	2800      	cmp	r0, #0
 8007422:	f000 8192 	beq.w	800774a <_vfiprintf_r+0x766>
 8007426:	eba0 030b 	sub.w	r3, r0, fp
 800742a:	9301      	str	r3, [sp, #4]
 800742c:	9b01      	ldr	r3, [sp, #4]
 800742e:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 8007432:	42ab      	cmp	r3, r5
 8007434:	bfb8      	it	lt
 8007436:	462b      	movlt	r3, r5
 8007438:	9305      	str	r3, [sp, #20]
 800743a:	b10a      	cbz	r2, 8007440 <_vfiprintf_r+0x45c>
 800743c:	3301      	adds	r3, #1
 800743e:	9305      	str	r3, [sp, #20]
 8007440:	f01a 0302 	ands.w	r3, sl, #2
 8007444:	930a      	str	r3, [sp, #40]	; 0x28
 8007446:	bf1e      	ittt	ne
 8007448:	9b05      	ldrne	r3, [sp, #20]
 800744a:	3302      	addne	r3, #2
 800744c:	9305      	strne	r3, [sp, #20]
 800744e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8007452:	930b      	str	r3, [sp, #44]	; 0x2c
 8007454:	d11f      	bne.n	8007496 <_vfiprintf_r+0x4b2>
 8007456:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800745a:	1a9c      	subs	r4, r3, r2
 800745c:	2c00      	cmp	r4, #0
 800745e:	dd1a      	ble.n	8007496 <_vfiprintf_r+0x4b2>
 8007460:	4b85      	ldr	r3, [pc, #532]	; (8007678 <_vfiprintf_r+0x694>)
 8007462:	2c10      	cmp	r4, #16
 8007464:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8007468:	f106 0008 	add.w	r0, r6, #8
 800746c:	f102 0201 	add.w	r2, r2, #1
 8007470:	6033      	str	r3, [r6, #0]
 8007472:	f300 816c 	bgt.w	800774e <_vfiprintf_r+0x76a>
 8007476:	6074      	str	r4, [r6, #4]
 8007478:	2a07      	cmp	r2, #7
 800747a:	440c      	add	r4, r1
 800747c:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8007480:	f340 817a 	ble.w	8007778 <_vfiprintf_r+0x794>
 8007484:	4639      	mov	r1, r7
 8007486:	4648      	mov	r0, r9
 8007488:	aa10      	add	r2, sp, #64	; 0x40
 800748a:	f7ff fd79 	bl	8006f80 <__sprint_r>
 800748e:	2800      	cmp	r0, #0
 8007490:	f040 81d6 	bne.w	8007840 <_vfiprintf_r+0x85c>
 8007494:	ae13      	add	r6, sp, #76	; 0x4c
 8007496:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
 800749a:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 800749e:	b160      	cbz	r0, 80074ba <_vfiprintf_r+0x4d6>
 80074a0:	f10d 003b 	add.w	r0, sp, #59	; 0x3b
 80074a4:	6030      	str	r0, [r6, #0]
 80074a6:	2001      	movs	r0, #1
 80074a8:	3201      	adds	r2, #1
 80074aa:	4401      	add	r1, r0
 80074ac:	2a07      	cmp	r2, #7
 80074ae:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 80074b2:	6070      	str	r0, [r6, #4]
 80074b4:	f300 8162 	bgt.w	800777c <_vfiprintf_r+0x798>
 80074b8:	3608      	adds	r6, #8
 80074ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074bc:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 80074c0:	b15b      	cbz	r3, 80074da <_vfiprintf_r+0x4f6>
 80074c2:	a80f      	add	r0, sp, #60	; 0x3c
 80074c4:	6030      	str	r0, [r6, #0]
 80074c6:	2002      	movs	r0, #2
 80074c8:	3201      	adds	r2, #1
 80074ca:	4401      	add	r1, r0
 80074cc:	2a07      	cmp	r2, #7
 80074ce:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 80074d2:	6070      	str	r0, [r6, #4]
 80074d4:	f300 815b 	bgt.w	800778e <_vfiprintf_r+0x7aa>
 80074d8:	3608      	adds	r6, #8
 80074da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074dc:	2b80      	cmp	r3, #128	; 0x80
 80074de:	d11f      	bne.n	8007520 <_vfiprintf_r+0x53c>
 80074e0:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80074e4:	1a9c      	subs	r4, r3, r2
 80074e6:	2c00      	cmp	r4, #0
 80074e8:	dd1a      	ble.n	8007520 <_vfiprintf_r+0x53c>
 80074ea:	4b64      	ldr	r3, [pc, #400]	; (800767c <_vfiprintf_r+0x698>)
 80074ec:	2c10      	cmp	r4, #16
 80074ee:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 80074f2:	f106 0008 	add.w	r0, r6, #8
 80074f6:	f102 0201 	add.w	r2, r2, #1
 80074fa:	6033      	str	r3, [r6, #0]
 80074fc:	f300 8150 	bgt.w	80077a0 <_vfiprintf_r+0x7bc>
 8007500:	6074      	str	r4, [r6, #4]
 8007502:	2a07      	cmp	r2, #7
 8007504:	440c      	add	r4, r1
 8007506:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 800750a:	f340 815e 	ble.w	80077ca <_vfiprintf_r+0x7e6>
 800750e:	4639      	mov	r1, r7
 8007510:	4648      	mov	r0, r9
 8007512:	aa10      	add	r2, sp, #64	; 0x40
 8007514:	f7ff fd34 	bl	8006f80 <__sprint_r>
 8007518:	2800      	cmp	r0, #0
 800751a:	f040 8191 	bne.w	8007840 <_vfiprintf_r+0x85c>
 800751e:	ae13      	add	r6, sp, #76	; 0x4c
 8007520:	9b01      	ldr	r3, [sp, #4]
 8007522:	1aec      	subs	r4, r5, r3
 8007524:	2c00      	cmp	r4, #0
 8007526:	dd1b      	ble.n	8007560 <_vfiprintf_r+0x57c>
 8007528:	2310      	movs	r3, #16
 800752a:	4d54      	ldr	r5, [pc, #336]	; (800767c <_vfiprintf_r+0x698>)
 800752c:	2c10      	cmp	r4, #16
 800752e:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8007532:	f106 0008 	add.w	r0, r6, #8
 8007536:	f102 0201 	add.w	r2, r2, #1
 800753a:	6035      	str	r5, [r6, #0]
 800753c:	f300 8147 	bgt.w	80077ce <_vfiprintf_r+0x7ea>
 8007540:	6074      	str	r4, [r6, #4]
 8007542:	2a07      	cmp	r2, #7
 8007544:	440c      	add	r4, r1
 8007546:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 800754a:	f340 8151 	ble.w	80077f0 <_vfiprintf_r+0x80c>
 800754e:	4639      	mov	r1, r7
 8007550:	4648      	mov	r0, r9
 8007552:	aa10      	add	r2, sp, #64	; 0x40
 8007554:	f7ff fd14 	bl	8006f80 <__sprint_r>
 8007558:	2800      	cmp	r0, #0
 800755a:	f040 8171 	bne.w	8007840 <_vfiprintf_r+0x85c>
 800755e:	ae13      	add	r6, sp, #76	; 0x4c
 8007560:	9b01      	ldr	r3, [sp, #4]
 8007562:	9a01      	ldr	r2, [sp, #4]
 8007564:	6073      	str	r3, [r6, #4]
 8007566:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007568:	f8c6 b000 	str.w	fp, [r6]
 800756c:	4413      	add	r3, r2
 800756e:	9312      	str	r3, [sp, #72]	; 0x48
 8007570:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007572:	3301      	adds	r3, #1
 8007574:	2b07      	cmp	r3, #7
 8007576:	9311      	str	r3, [sp, #68]	; 0x44
 8007578:	f300 813c 	bgt.w	80077f4 <_vfiprintf_r+0x810>
 800757c:	f106 0308 	add.w	r3, r6, #8
 8007580:	f01a 0f04 	tst.w	sl, #4
 8007584:	f040 813e 	bne.w	8007804 <_vfiprintf_r+0x820>
 8007588:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800758c:	9905      	ldr	r1, [sp, #20]
 800758e:	428a      	cmp	r2, r1
 8007590:	bfac      	ite	ge
 8007592:	189b      	addge	r3, r3, r2
 8007594:	185b      	addlt	r3, r3, r1
 8007596:	9303      	str	r3, [sp, #12]
 8007598:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800759a:	b13b      	cbz	r3, 80075ac <_vfiprintf_r+0x5c8>
 800759c:	4639      	mov	r1, r7
 800759e:	4648      	mov	r0, r9
 80075a0:	aa10      	add	r2, sp, #64	; 0x40
 80075a2:	f7ff fced 	bl	8006f80 <__sprint_r>
 80075a6:	2800      	cmp	r0, #0
 80075a8:	f040 814a 	bne.w	8007840 <_vfiprintf_r+0x85c>
 80075ac:	2300      	movs	r3, #0
 80075ae:	ae13      	add	r6, sp, #76	; 0x4c
 80075b0:	9311      	str	r3, [sp, #68]	; 0x44
 80075b2:	e6ca      	b.n	800734a <_vfiprintf_r+0x366>
 80075b4:	4658      	mov	r0, fp
 80075b6:	f7f8 fdcb 	bl	8000150 <strlen>
 80075ba:	9001      	str	r0, [sp, #4]
 80075bc:	e736      	b.n	800742c <_vfiprintf_r+0x448>
 80075be:	f04a 0a10 	orr.w	sl, sl, #16
 80075c2:	f01a 0320 	ands.w	r3, sl, #32
 80075c6:	d008      	beq.n	80075da <_vfiprintf_r+0x5f6>
 80075c8:	3407      	adds	r4, #7
 80075ca:	f024 0307 	bic.w	r3, r4, #7
 80075ce:	4698      	mov	r8, r3
 80075d0:	685d      	ldr	r5, [r3, #4]
 80075d2:	f858 4b08 	ldr.w	r4, [r8], #8
 80075d6:	2301      	movs	r3, #1
 80075d8:	e6dd      	b.n	8007396 <_vfiprintf_r+0x3b2>
 80075da:	46a0      	mov	r8, r4
 80075dc:	f01a 0510 	ands.w	r5, sl, #16
 80075e0:	f858 4b04 	ldr.w	r4, [r8], #4
 80075e4:	d001      	beq.n	80075ea <_vfiprintf_r+0x606>
 80075e6:	461d      	mov	r5, r3
 80075e8:	e7f5      	b.n	80075d6 <_vfiprintf_r+0x5f2>
 80075ea:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80075ee:	d001      	beq.n	80075f4 <_vfiprintf_r+0x610>
 80075f0:	b2a4      	uxth	r4, r4
 80075f2:	e7f0      	b.n	80075d6 <_vfiprintf_r+0x5f2>
 80075f4:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80075f8:	d0ed      	beq.n	80075d6 <_vfiprintf_r+0x5f2>
 80075fa:	b2e4      	uxtb	r4, r4
 80075fc:	e7f3      	b.n	80075e6 <_vfiprintf_r+0x602>
 80075fe:	4a20      	ldr	r2, [pc, #128]	; (8007680 <_vfiprintf_r+0x69c>)
 8007600:	9206      	str	r2, [sp, #24]
 8007602:	f01a 0220 	ands.w	r2, sl, #32
 8007606:	d018      	beq.n	800763a <_vfiprintf_r+0x656>
 8007608:	3407      	adds	r4, #7
 800760a:	f024 0207 	bic.w	r2, r4, #7
 800760e:	4690      	mov	r8, r2
 8007610:	6855      	ldr	r5, [r2, #4]
 8007612:	f858 4b08 	ldr.w	r4, [r8], #8
 8007616:	f01a 0f01 	tst.w	sl, #1
 800761a:	d009      	beq.n	8007630 <_vfiprintf_r+0x64c>
 800761c:	ea54 0205 	orrs.w	r2, r4, r5
 8007620:	bf1f      	itttt	ne
 8007622:	2230      	movne	r2, #48	; 0x30
 8007624:	f88d 303d 	strbne.w	r3, [sp, #61]	; 0x3d
 8007628:	f88d 203c 	strbne.w	r2, [sp, #60]	; 0x3c
 800762c:	f04a 0a02 	orrne.w	sl, sl, #2
 8007630:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007634:	e6e3      	b.n	80073fe <_vfiprintf_r+0x41a>
 8007636:	4a0f      	ldr	r2, [pc, #60]	; (8007674 <_vfiprintf_r+0x690>)
 8007638:	e7e2      	b.n	8007600 <_vfiprintf_r+0x61c>
 800763a:	46a0      	mov	r8, r4
 800763c:	f01a 0510 	ands.w	r5, sl, #16
 8007640:	f858 4b04 	ldr.w	r4, [r8], #4
 8007644:	d001      	beq.n	800764a <_vfiprintf_r+0x666>
 8007646:	4615      	mov	r5, r2
 8007648:	e7e5      	b.n	8007616 <_vfiprintf_r+0x632>
 800764a:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800764e:	d001      	beq.n	8007654 <_vfiprintf_r+0x670>
 8007650:	b2a4      	uxth	r4, r4
 8007652:	e7e0      	b.n	8007616 <_vfiprintf_r+0x632>
 8007654:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8007658:	d0dd      	beq.n	8007616 <_vfiprintf_r+0x632>
 800765a:	b2e4      	uxtb	r4, r4
 800765c:	e7f3      	b.n	8007646 <_vfiprintf_r+0x662>
 800765e:	2c0a      	cmp	r4, #10
 8007660:	f175 0300 	sbcs.w	r3, r5, #0
 8007664:	d20e      	bcs.n	8007684 <_vfiprintf_r+0x6a0>
 8007666:	3430      	adds	r4, #48	; 0x30
 8007668:	f88d 40ef 	strb.w	r4, [sp, #239]	; 0xef
 800766c:	f10d 0bef 	add.w	fp, sp, #239	; 0xef
 8007670:	e139      	b.n	80078e6 <_vfiprintf_r+0x902>
 8007672:	bf00      	nop
 8007674:	0800a254 	.word	0x0800a254
 8007678:	0800a2b8 	.word	0x0800a2b8
 800767c:	0800a2c8 	.word	0x0800a2c8
 8007680:	0800a265 	.word	0x0800a265
 8007684:	f04f 0a00 	mov.w	sl, #0
 8007688:	ab3c      	add	r3, sp, #240	; 0xf0
 800768a:	930a      	str	r3, [sp, #40]	; 0x28
 800768c:	9b05      	ldr	r3, [sp, #20]
 800768e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007692:	930b      	str	r3, [sp, #44]	; 0x2c
 8007694:	220a      	movs	r2, #10
 8007696:	2300      	movs	r3, #0
 8007698:	4620      	mov	r0, r4
 800769a:	4629      	mov	r1, r5
 800769c:	f7f9 f9f4 	bl	8000a88 <__aeabi_uldivmod>
 80076a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076a2:	3230      	adds	r2, #48	; 0x30
 80076a4:	f103 3bff 	add.w	fp, r3, #4294967295
 80076a8:	f803 2c01 	strb.w	r2, [r3, #-1]
 80076ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80076b2:	f10a 0a01 	add.w	sl, sl, #1
 80076b6:	b1cb      	cbz	r3, 80076ec <_vfiprintf_r+0x708>
 80076b8:	9b07      	ldr	r3, [sp, #28]
 80076ba:	781a      	ldrb	r2, [r3, #0]
 80076bc:	4552      	cmp	r2, sl
 80076be:	d115      	bne.n	80076ec <_vfiprintf_r+0x708>
 80076c0:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80076c4:	d012      	beq.n	80076ec <_vfiprintf_r+0x708>
 80076c6:	2c0a      	cmp	r4, #10
 80076c8:	f175 0200 	sbcs.w	r2, r5, #0
 80076cc:	d30e      	bcc.n	80076ec <_vfiprintf_r+0x708>
 80076ce:	9b08      	ldr	r3, [sp, #32]
 80076d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076d2:	ebab 0b03 	sub.w	fp, fp, r3
 80076d6:	461a      	mov	r2, r3
 80076d8:	4658      	mov	r0, fp
 80076da:	f000 fce3 	bl	80080a4 <strncpy>
 80076de:	9b07      	ldr	r3, [sp, #28]
 80076e0:	785a      	ldrb	r2, [r3, #1]
 80076e2:	b16a      	cbz	r2, 8007700 <_vfiprintf_r+0x71c>
 80076e4:	f04f 0a00 	mov.w	sl, #0
 80076e8:	3301      	adds	r3, #1
 80076ea:	9307      	str	r3, [sp, #28]
 80076ec:	2c0a      	cmp	r4, #10
 80076ee:	f175 0500 	sbcs.w	r5, r5, #0
 80076f2:	f0c0 80f8 	bcc.w	80078e6 <_vfiprintf_r+0x902>
 80076f6:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
 80076fa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80076fe:	e7c9      	b.n	8007694 <_vfiprintf_r+0x6b0>
 8007700:	4692      	mov	sl, r2
 8007702:	e7f3      	b.n	80076ec <_vfiprintf_r+0x708>
 8007704:	9b06      	ldr	r3, [sp, #24]
 8007706:	f004 020f 	and.w	r2, r4, #15
 800770a:	5c9a      	ldrb	r2, [r3, r2]
 800770c:	0924      	lsrs	r4, r4, #4
 800770e:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8007712:	092d      	lsrs	r5, r5, #4
 8007714:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8007718:	ea54 0205 	orrs.w	r2, r4, r5
 800771c:	d1f2      	bne.n	8007704 <_vfiprintf_r+0x720>
 800771e:	e0e2      	b.n	80078e6 <_vfiprintf_r+0x902>
 8007720:	b933      	cbnz	r3, 8007730 <_vfiprintf_r+0x74c>
 8007722:	f01a 0f01 	tst.w	sl, #1
 8007726:	d003      	beq.n	8007730 <_vfiprintf_r+0x74c>
 8007728:	2330      	movs	r3, #48	; 0x30
 800772a:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 800772e:	e79d      	b.n	800766c <_vfiprintf_r+0x688>
 8007730:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8007734:	e0d7      	b.n	80078e6 <_vfiprintf_r+0x902>
 8007736:	2b00      	cmp	r3, #0
 8007738:	f000 80a3 	beq.w	8007882 <_vfiprintf_r+0x89e>
 800773c:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 8007740:	2300      	movs	r3, #0
 8007742:	46a0      	mov	r8, r4
 8007744:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 8007748:	e5c1      	b.n	80072ce <_vfiprintf_r+0x2ea>
 800774a:	4605      	mov	r5, r0
 800774c:	e66e      	b.n	800742c <_vfiprintf_r+0x448>
 800774e:	f04f 0c10 	mov.w	ip, #16
 8007752:	2a07      	cmp	r2, #7
 8007754:	4461      	add	r1, ip
 8007756:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 800775a:	f8c6 c004 	str.w	ip, [r6, #4]
 800775e:	dd08      	ble.n	8007772 <_vfiprintf_r+0x78e>
 8007760:	4639      	mov	r1, r7
 8007762:	4648      	mov	r0, r9
 8007764:	aa10      	add	r2, sp, #64	; 0x40
 8007766:	f7ff fc0b 	bl	8006f80 <__sprint_r>
 800776a:	2800      	cmp	r0, #0
 800776c:	d168      	bne.n	8007840 <_vfiprintf_r+0x85c>
 800776e:	4b62      	ldr	r3, [pc, #392]	; (80078f8 <_vfiprintf_r+0x914>)
 8007770:	a813      	add	r0, sp, #76	; 0x4c
 8007772:	4606      	mov	r6, r0
 8007774:	3c10      	subs	r4, #16
 8007776:	e674      	b.n	8007462 <_vfiprintf_r+0x47e>
 8007778:	4606      	mov	r6, r0
 800777a:	e68c      	b.n	8007496 <_vfiprintf_r+0x4b2>
 800777c:	4639      	mov	r1, r7
 800777e:	4648      	mov	r0, r9
 8007780:	aa10      	add	r2, sp, #64	; 0x40
 8007782:	f7ff fbfd 	bl	8006f80 <__sprint_r>
 8007786:	2800      	cmp	r0, #0
 8007788:	d15a      	bne.n	8007840 <_vfiprintf_r+0x85c>
 800778a:	ae13      	add	r6, sp, #76	; 0x4c
 800778c:	e695      	b.n	80074ba <_vfiprintf_r+0x4d6>
 800778e:	4639      	mov	r1, r7
 8007790:	4648      	mov	r0, r9
 8007792:	aa10      	add	r2, sp, #64	; 0x40
 8007794:	f7ff fbf4 	bl	8006f80 <__sprint_r>
 8007798:	2800      	cmp	r0, #0
 800779a:	d151      	bne.n	8007840 <_vfiprintf_r+0x85c>
 800779c:	ae13      	add	r6, sp, #76	; 0x4c
 800779e:	e69c      	b.n	80074da <_vfiprintf_r+0x4f6>
 80077a0:	f04f 0c10 	mov.w	ip, #16
 80077a4:	2a07      	cmp	r2, #7
 80077a6:	4461      	add	r1, ip
 80077a8:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 80077ac:	f8c6 c004 	str.w	ip, [r6, #4]
 80077b0:	dd08      	ble.n	80077c4 <_vfiprintf_r+0x7e0>
 80077b2:	4639      	mov	r1, r7
 80077b4:	4648      	mov	r0, r9
 80077b6:	aa10      	add	r2, sp, #64	; 0x40
 80077b8:	f7ff fbe2 	bl	8006f80 <__sprint_r>
 80077bc:	2800      	cmp	r0, #0
 80077be:	d13f      	bne.n	8007840 <_vfiprintf_r+0x85c>
 80077c0:	4b4e      	ldr	r3, [pc, #312]	; (80078fc <_vfiprintf_r+0x918>)
 80077c2:	a813      	add	r0, sp, #76	; 0x4c
 80077c4:	4606      	mov	r6, r0
 80077c6:	3c10      	subs	r4, #16
 80077c8:	e690      	b.n	80074ec <_vfiprintf_r+0x508>
 80077ca:	4606      	mov	r6, r0
 80077cc:	e6a8      	b.n	8007520 <_vfiprintf_r+0x53c>
 80077ce:	3110      	adds	r1, #16
 80077d0:	2a07      	cmp	r2, #7
 80077d2:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 80077d6:	6073      	str	r3, [r6, #4]
 80077d8:	dd07      	ble.n	80077ea <_vfiprintf_r+0x806>
 80077da:	4639      	mov	r1, r7
 80077dc:	4648      	mov	r0, r9
 80077de:	aa10      	add	r2, sp, #64	; 0x40
 80077e0:	f7ff fbce 	bl	8006f80 <__sprint_r>
 80077e4:	bb60      	cbnz	r0, 8007840 <_vfiprintf_r+0x85c>
 80077e6:	2310      	movs	r3, #16
 80077e8:	a813      	add	r0, sp, #76	; 0x4c
 80077ea:	4606      	mov	r6, r0
 80077ec:	3c10      	subs	r4, #16
 80077ee:	e69d      	b.n	800752c <_vfiprintf_r+0x548>
 80077f0:	4606      	mov	r6, r0
 80077f2:	e6b5      	b.n	8007560 <_vfiprintf_r+0x57c>
 80077f4:	4639      	mov	r1, r7
 80077f6:	4648      	mov	r0, r9
 80077f8:	aa10      	add	r2, sp, #64	; 0x40
 80077fa:	f7ff fbc1 	bl	8006f80 <__sprint_r>
 80077fe:	b9f8      	cbnz	r0, 8007840 <_vfiprintf_r+0x85c>
 8007800:	ab13      	add	r3, sp, #76	; 0x4c
 8007802:	e6bd      	b.n	8007580 <_vfiprintf_r+0x59c>
 8007804:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8007808:	1a54      	subs	r4, r2, r1
 800780a:	2c00      	cmp	r4, #0
 800780c:	f77f aebc 	ble.w	8007588 <_vfiprintf_r+0x5a4>
 8007810:	2610      	movs	r6, #16
 8007812:	4d39      	ldr	r5, [pc, #228]	; (80078f8 <_vfiprintf_r+0x914>)
 8007814:	2c10      	cmp	r4, #16
 8007816:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 800781a:	601d      	str	r5, [r3, #0]
 800781c:	f102 0201 	add.w	r2, r2, #1
 8007820:	dc1d      	bgt.n	800785e <_vfiprintf_r+0x87a>
 8007822:	605c      	str	r4, [r3, #4]
 8007824:	2a07      	cmp	r2, #7
 8007826:	440c      	add	r4, r1
 8007828:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 800782c:	f77f aeac 	ble.w	8007588 <_vfiprintf_r+0x5a4>
 8007830:	4639      	mov	r1, r7
 8007832:	4648      	mov	r0, r9
 8007834:	aa10      	add	r2, sp, #64	; 0x40
 8007836:	f7ff fba3 	bl	8006f80 <__sprint_r>
 800783a:	2800      	cmp	r0, #0
 800783c:	f43f aea4 	beq.w	8007588 <_vfiprintf_r+0x5a4>
 8007840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007842:	07d9      	lsls	r1, r3, #31
 8007844:	d405      	bmi.n	8007852 <_vfiprintf_r+0x86e>
 8007846:	89bb      	ldrh	r3, [r7, #12]
 8007848:	059a      	lsls	r2, r3, #22
 800784a:	d402      	bmi.n	8007852 <_vfiprintf_r+0x86e>
 800784c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800784e:	f7fc fe3c 	bl	80044ca <__retarget_lock_release_recursive>
 8007852:	89bb      	ldrh	r3, [r7, #12]
 8007854:	065b      	lsls	r3, r3, #25
 8007856:	f57f abf6 	bpl.w	8007046 <_vfiprintf_r+0x62>
 800785a:	f7ff bbf1 	b.w	8007040 <_vfiprintf_r+0x5c>
 800785e:	3110      	adds	r1, #16
 8007860:	2a07      	cmp	r2, #7
 8007862:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8007866:	605e      	str	r6, [r3, #4]
 8007868:	dc02      	bgt.n	8007870 <_vfiprintf_r+0x88c>
 800786a:	3308      	adds	r3, #8
 800786c:	3c10      	subs	r4, #16
 800786e:	e7d1      	b.n	8007814 <_vfiprintf_r+0x830>
 8007870:	4639      	mov	r1, r7
 8007872:	4648      	mov	r0, r9
 8007874:	aa10      	add	r2, sp, #64	; 0x40
 8007876:	f7ff fb83 	bl	8006f80 <__sprint_r>
 800787a:	2800      	cmp	r0, #0
 800787c:	d1e0      	bne.n	8007840 <_vfiprintf_r+0x85c>
 800787e:	ab13      	add	r3, sp, #76	; 0x4c
 8007880:	e7f4      	b.n	800786c <_vfiprintf_r+0x888>
 8007882:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007884:	b913      	cbnz	r3, 800788c <_vfiprintf_r+0x8a8>
 8007886:	2300      	movs	r3, #0
 8007888:	9311      	str	r3, [sp, #68]	; 0x44
 800788a:	e7d9      	b.n	8007840 <_vfiprintf_r+0x85c>
 800788c:	4639      	mov	r1, r7
 800788e:	4648      	mov	r0, r9
 8007890:	aa10      	add	r2, sp, #64	; 0x40
 8007892:	f7ff fb75 	bl	8006f80 <__sprint_r>
 8007896:	2800      	cmp	r0, #0
 8007898:	d0f5      	beq.n	8007886 <_vfiprintf_r+0x8a2>
 800789a:	e7d1      	b.n	8007840 <_vfiprintf_r+0x85c>
 800789c:	ea54 0205 	orrs.w	r2, r4, r5
 80078a0:	f8cd a014 	str.w	sl, [sp, #20]
 80078a4:	f43f ad89 	beq.w	80073ba <_vfiprintf_r+0x3d6>
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	f43f aed8 	beq.w	800765e <_vfiprintf_r+0x67a>
 80078ae:	2b02      	cmp	r3, #2
 80078b0:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 80078b4:	f43f af26 	beq.w	8007704 <_vfiprintf_r+0x720>
 80078b8:	f004 0207 	and.w	r2, r4, #7
 80078bc:	08e4      	lsrs	r4, r4, #3
 80078be:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 80078c2:	08ed      	lsrs	r5, r5, #3
 80078c4:	3230      	adds	r2, #48	; 0x30
 80078c6:	ea54 0005 	orrs.w	r0, r4, r5
 80078ca:	4659      	mov	r1, fp
 80078cc:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 80078d0:	d1f2      	bne.n	80078b8 <_vfiprintf_r+0x8d4>
 80078d2:	9b05      	ldr	r3, [sp, #20]
 80078d4:	07d8      	lsls	r0, r3, #31
 80078d6:	d506      	bpl.n	80078e6 <_vfiprintf_r+0x902>
 80078d8:	2a30      	cmp	r2, #48	; 0x30
 80078da:	d004      	beq.n	80078e6 <_vfiprintf_r+0x902>
 80078dc:	2230      	movs	r2, #48	; 0x30
 80078de:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80078e2:	f1a1 0b02 	sub.w	fp, r1, #2
 80078e6:	ab3c      	add	r3, sp, #240	; 0xf0
 80078e8:	eba3 030b 	sub.w	r3, r3, fp
 80078ec:	9d01      	ldr	r5, [sp, #4]
 80078ee:	f8dd a014 	ldr.w	sl, [sp, #20]
 80078f2:	9301      	str	r3, [sp, #4]
 80078f4:	e59a      	b.n	800742c <_vfiprintf_r+0x448>
 80078f6:	bf00      	nop
 80078f8:	0800a2b8 	.word	0x0800a2b8
 80078fc:	0800a2c8 	.word	0x0800a2c8

08007900 <__sbprintf>:
 8007900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007902:	461f      	mov	r7, r3
 8007904:	898b      	ldrh	r3, [r1, #12]
 8007906:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800790a:	f023 0302 	bic.w	r3, r3, #2
 800790e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007912:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007914:	4615      	mov	r5, r2
 8007916:	9319      	str	r3, [sp, #100]	; 0x64
 8007918:	89cb      	ldrh	r3, [r1, #14]
 800791a:	4606      	mov	r6, r0
 800791c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007920:	69cb      	ldr	r3, [r1, #28]
 8007922:	a816      	add	r0, sp, #88	; 0x58
 8007924:	9307      	str	r3, [sp, #28]
 8007926:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8007928:	460c      	mov	r4, r1
 800792a:	9309      	str	r3, [sp, #36]	; 0x24
 800792c:	ab1a      	add	r3, sp, #104	; 0x68
 800792e:	9300      	str	r3, [sp, #0]
 8007930:	9304      	str	r3, [sp, #16]
 8007932:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007936:	9302      	str	r3, [sp, #8]
 8007938:	9305      	str	r3, [sp, #20]
 800793a:	2300      	movs	r3, #0
 800793c:	9306      	str	r3, [sp, #24]
 800793e:	f7fc fdc1 	bl	80044c4 <__retarget_lock_init_recursive>
 8007942:	462a      	mov	r2, r5
 8007944:	463b      	mov	r3, r7
 8007946:	4669      	mov	r1, sp
 8007948:	4630      	mov	r0, r6
 800794a:	f7ff fb4b 	bl	8006fe4 <_vfiprintf_r>
 800794e:	1e05      	subs	r5, r0, #0
 8007950:	db07      	blt.n	8007962 <__sbprintf+0x62>
 8007952:	4669      	mov	r1, sp
 8007954:	4630      	mov	r0, r6
 8007956:	f000 f8f5 	bl	8007b44 <_fflush_r>
 800795a:	2800      	cmp	r0, #0
 800795c:	bf18      	it	ne
 800795e:	f04f 35ff 	movne.w	r5, #4294967295
 8007962:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8007966:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007968:	065b      	lsls	r3, r3, #25
 800796a:	bf42      	ittt	mi
 800796c:	89a3      	ldrhmi	r3, [r4, #12]
 800796e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8007972:	81a3      	strhmi	r3, [r4, #12]
 8007974:	f7fc fda7 	bl	80044c6 <__retarget_lock_close_recursive>
 8007978:	4628      	mov	r0, r5
 800797a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800797e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007980 <_fclose_r>:
 8007980:	b570      	push	{r4, r5, r6, lr}
 8007982:	4606      	mov	r6, r0
 8007984:	460c      	mov	r4, r1
 8007986:	b911      	cbnz	r1, 800798e <_fclose_r+0xe>
 8007988:	2500      	movs	r5, #0
 800798a:	4628      	mov	r0, r5
 800798c:	bd70      	pop	{r4, r5, r6, pc}
 800798e:	b118      	cbz	r0, 8007998 <_fclose_r+0x18>
 8007990:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007992:	b90b      	cbnz	r3, 8007998 <_fclose_r+0x18>
 8007994:	f7fc fba4 	bl	80040e0 <__sinit>
 8007998:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800799a:	07d8      	lsls	r0, r3, #31
 800799c:	d405      	bmi.n	80079aa <_fclose_r+0x2a>
 800799e:	89a3      	ldrh	r3, [r4, #12]
 80079a0:	0599      	lsls	r1, r3, #22
 80079a2:	d402      	bmi.n	80079aa <_fclose_r+0x2a>
 80079a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079a6:	f7fc fd8f 	bl	80044c8 <__retarget_lock_acquire_recursive>
 80079aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079ae:	b93b      	cbnz	r3, 80079c0 <_fclose_r+0x40>
 80079b0:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80079b2:	f015 0501 	ands.w	r5, r5, #1
 80079b6:	d1e7      	bne.n	8007988 <_fclose_r+0x8>
 80079b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079ba:	f7fc fd86 	bl	80044ca <__retarget_lock_release_recursive>
 80079be:	e7e4      	b.n	800798a <_fclose_r+0xa>
 80079c0:	4621      	mov	r1, r4
 80079c2:	4630      	mov	r0, r6
 80079c4:	f000 f834 	bl	8007a30 <__sflush_r>
 80079c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80079ca:	4605      	mov	r5, r0
 80079cc:	b133      	cbz	r3, 80079dc <_fclose_r+0x5c>
 80079ce:	4630      	mov	r0, r6
 80079d0:	69e1      	ldr	r1, [r4, #28]
 80079d2:	4798      	blx	r3
 80079d4:	2800      	cmp	r0, #0
 80079d6:	bfb8      	it	lt
 80079d8:	f04f 35ff 	movlt.w	r5, #4294967295
 80079dc:	89a3      	ldrh	r3, [r4, #12]
 80079de:	061a      	lsls	r2, r3, #24
 80079e0:	d503      	bpl.n	80079ea <_fclose_r+0x6a>
 80079e2:	4630      	mov	r0, r6
 80079e4:	6921      	ldr	r1, [r4, #16]
 80079e6:	f7fc fde1 	bl	80045ac <_free_r>
 80079ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80079ec:	b141      	cbz	r1, 8007a00 <_fclose_r+0x80>
 80079ee:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80079f2:	4299      	cmp	r1, r3
 80079f4:	d002      	beq.n	80079fc <_fclose_r+0x7c>
 80079f6:	4630      	mov	r0, r6
 80079f8:	f7fc fdd8 	bl	80045ac <_free_r>
 80079fc:	2300      	movs	r3, #0
 80079fe:	6323      	str	r3, [r4, #48]	; 0x30
 8007a00:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007a02:	b121      	cbz	r1, 8007a0e <_fclose_r+0x8e>
 8007a04:	4630      	mov	r0, r6
 8007a06:	f7fc fdd1 	bl	80045ac <_free_r>
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	6463      	str	r3, [r4, #68]	; 0x44
 8007a0e:	f7fc fb5b 	bl	80040c8 <__sfp_lock_acquire>
 8007a12:	2300      	movs	r3, #0
 8007a14:	81a3      	strh	r3, [r4, #12]
 8007a16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a18:	07db      	lsls	r3, r3, #31
 8007a1a:	d402      	bmi.n	8007a22 <_fclose_r+0xa2>
 8007a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a1e:	f7fc fd54 	bl	80044ca <__retarget_lock_release_recursive>
 8007a22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a24:	f7fc fd4f 	bl	80044c6 <__retarget_lock_close_recursive>
 8007a28:	f7fc fb54 	bl	80040d4 <__sfp_lock_release>
 8007a2c:	e7ad      	b.n	800798a <_fclose_r+0xa>
	...

08007a30 <__sflush_r>:
 8007a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a32:	898b      	ldrh	r3, [r1, #12]
 8007a34:	4605      	mov	r5, r0
 8007a36:	0718      	lsls	r0, r3, #28
 8007a38:	460c      	mov	r4, r1
 8007a3a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a3e:	d45e      	bmi.n	8007afe <__sflush_r+0xce>
 8007a40:	684b      	ldr	r3, [r1, #4]
 8007a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	818a      	strh	r2, [r1, #12]
 8007a4a:	dc04      	bgt.n	8007a56 <__sflush_r+0x26>
 8007a4c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	dc01      	bgt.n	8007a56 <__sflush_r+0x26>
 8007a52:	2000      	movs	r0, #0
 8007a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a58:	2e00      	cmp	r6, #0
 8007a5a:	d0fa      	beq.n	8007a52 <__sflush_r+0x22>
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007a62:	682f      	ldr	r7, [r5, #0]
 8007a64:	69e1      	ldr	r1, [r4, #28]
 8007a66:	602b      	str	r3, [r5, #0]
 8007a68:	d036      	beq.n	8007ad8 <__sflush_r+0xa8>
 8007a6a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8007a6c:	89a3      	ldrh	r3, [r4, #12]
 8007a6e:	075a      	lsls	r2, r3, #29
 8007a70:	d505      	bpl.n	8007a7e <__sflush_r+0x4e>
 8007a72:	6863      	ldr	r3, [r4, #4]
 8007a74:	1ac0      	subs	r0, r0, r3
 8007a76:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007a78:	b10b      	cbz	r3, 8007a7e <__sflush_r+0x4e>
 8007a7a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007a7c:	1ac0      	subs	r0, r0, r3
 8007a7e:	2300      	movs	r3, #0
 8007a80:	4602      	mov	r2, r0
 8007a82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a84:	4628      	mov	r0, r5
 8007a86:	69e1      	ldr	r1, [r4, #28]
 8007a88:	47b0      	blx	r6
 8007a8a:	1c43      	adds	r3, r0, #1
 8007a8c:	89a3      	ldrh	r3, [r4, #12]
 8007a8e:	d106      	bne.n	8007a9e <__sflush_r+0x6e>
 8007a90:	6829      	ldr	r1, [r5, #0]
 8007a92:	291d      	cmp	r1, #29
 8007a94:	d82f      	bhi.n	8007af6 <__sflush_r+0xc6>
 8007a96:	4a2a      	ldr	r2, [pc, #168]	; (8007b40 <__sflush_r+0x110>)
 8007a98:	410a      	asrs	r2, r1
 8007a9a:	07d6      	lsls	r6, r2, #31
 8007a9c:	d42b      	bmi.n	8007af6 <__sflush_r+0xc6>
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007aa4:	b21b      	sxth	r3, r3
 8007aa6:	6062      	str	r2, [r4, #4]
 8007aa8:	6922      	ldr	r2, [r4, #16]
 8007aaa:	04d9      	lsls	r1, r3, #19
 8007aac:	81a3      	strh	r3, [r4, #12]
 8007aae:	6022      	str	r2, [r4, #0]
 8007ab0:	d504      	bpl.n	8007abc <__sflush_r+0x8c>
 8007ab2:	1c42      	adds	r2, r0, #1
 8007ab4:	d101      	bne.n	8007aba <__sflush_r+0x8a>
 8007ab6:	682b      	ldr	r3, [r5, #0]
 8007ab8:	b903      	cbnz	r3, 8007abc <__sflush_r+0x8c>
 8007aba:	6520      	str	r0, [r4, #80]	; 0x50
 8007abc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007abe:	602f      	str	r7, [r5, #0]
 8007ac0:	2900      	cmp	r1, #0
 8007ac2:	d0c6      	beq.n	8007a52 <__sflush_r+0x22>
 8007ac4:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007ac8:	4299      	cmp	r1, r3
 8007aca:	d002      	beq.n	8007ad2 <__sflush_r+0xa2>
 8007acc:	4628      	mov	r0, r5
 8007ace:	f7fc fd6d 	bl	80045ac <_free_r>
 8007ad2:	2000      	movs	r0, #0
 8007ad4:	6320      	str	r0, [r4, #48]	; 0x30
 8007ad6:	e7bd      	b.n	8007a54 <__sflush_r+0x24>
 8007ad8:	2301      	movs	r3, #1
 8007ada:	4628      	mov	r0, r5
 8007adc:	47b0      	blx	r6
 8007ade:	1c41      	adds	r1, r0, #1
 8007ae0:	d1c4      	bne.n	8007a6c <__sflush_r+0x3c>
 8007ae2:	682b      	ldr	r3, [r5, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d0c1      	beq.n	8007a6c <__sflush_r+0x3c>
 8007ae8:	2b1d      	cmp	r3, #29
 8007aea:	d001      	beq.n	8007af0 <__sflush_r+0xc0>
 8007aec:	2b16      	cmp	r3, #22
 8007aee:	d101      	bne.n	8007af4 <__sflush_r+0xc4>
 8007af0:	602f      	str	r7, [r5, #0]
 8007af2:	e7ae      	b.n	8007a52 <__sflush_r+0x22>
 8007af4:	89a3      	ldrh	r3, [r4, #12]
 8007af6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007afa:	81a3      	strh	r3, [r4, #12]
 8007afc:	e7aa      	b.n	8007a54 <__sflush_r+0x24>
 8007afe:	690f      	ldr	r7, [r1, #16]
 8007b00:	2f00      	cmp	r7, #0
 8007b02:	d0a6      	beq.n	8007a52 <__sflush_r+0x22>
 8007b04:	079b      	lsls	r3, r3, #30
 8007b06:	bf18      	it	ne
 8007b08:	2300      	movne	r3, #0
 8007b0a:	680e      	ldr	r6, [r1, #0]
 8007b0c:	bf08      	it	eq
 8007b0e:	694b      	ldreq	r3, [r1, #20]
 8007b10:	1bf6      	subs	r6, r6, r7
 8007b12:	600f      	str	r7, [r1, #0]
 8007b14:	608b      	str	r3, [r1, #8]
 8007b16:	2e00      	cmp	r6, #0
 8007b18:	dd9b      	ble.n	8007a52 <__sflush_r+0x22>
 8007b1a:	4633      	mov	r3, r6
 8007b1c:	463a      	mov	r2, r7
 8007b1e:	4628      	mov	r0, r5
 8007b20:	69e1      	ldr	r1, [r4, #28]
 8007b22:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8007b26:	47e0      	blx	ip
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	dc06      	bgt.n	8007b3a <__sflush_r+0x10a>
 8007b2c:	89a3      	ldrh	r3, [r4, #12]
 8007b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b36:	81a3      	strh	r3, [r4, #12]
 8007b38:	e78c      	b.n	8007a54 <__sflush_r+0x24>
 8007b3a:	4407      	add	r7, r0
 8007b3c:	1a36      	subs	r6, r6, r0
 8007b3e:	e7ea      	b.n	8007b16 <__sflush_r+0xe6>
 8007b40:	dfbffffe 	.word	0xdfbffffe

08007b44 <_fflush_r>:
 8007b44:	b538      	push	{r3, r4, r5, lr}
 8007b46:	460c      	mov	r4, r1
 8007b48:	4605      	mov	r5, r0
 8007b4a:	b118      	cbz	r0, 8007b54 <_fflush_r+0x10>
 8007b4c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007b4e:	b90b      	cbnz	r3, 8007b54 <_fflush_r+0x10>
 8007b50:	f7fc fac6 	bl	80040e0 <__sinit>
 8007b54:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8007b58:	b1b8      	cbz	r0, 8007b8a <_fflush_r+0x46>
 8007b5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b5c:	07db      	lsls	r3, r3, #31
 8007b5e:	d404      	bmi.n	8007b6a <_fflush_r+0x26>
 8007b60:	0581      	lsls	r1, r0, #22
 8007b62:	d402      	bmi.n	8007b6a <_fflush_r+0x26>
 8007b64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b66:	f7fc fcaf 	bl	80044c8 <__retarget_lock_acquire_recursive>
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	4621      	mov	r1, r4
 8007b6e:	f7ff ff5f 	bl	8007a30 <__sflush_r>
 8007b72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b74:	4605      	mov	r5, r0
 8007b76:	07da      	lsls	r2, r3, #31
 8007b78:	d405      	bmi.n	8007b86 <_fflush_r+0x42>
 8007b7a:	89a3      	ldrh	r3, [r4, #12]
 8007b7c:	059b      	lsls	r3, r3, #22
 8007b7e:	d402      	bmi.n	8007b86 <_fflush_r+0x42>
 8007b80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b82:	f7fc fca2 	bl	80044ca <__retarget_lock_release_recursive>
 8007b86:	4628      	mov	r0, r5
 8007b88:	bd38      	pop	{r3, r4, r5, pc}
 8007b8a:	4605      	mov	r5, r0
 8007b8c:	e7fb      	b.n	8007b86 <_fflush_r+0x42>
	...

08007b90 <__sfvwrite_r>:
 8007b90:	6893      	ldr	r3, [r2, #8]
 8007b92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b96:	4606      	mov	r6, r0
 8007b98:	460c      	mov	r4, r1
 8007b9a:	4691      	mov	r9, r2
 8007b9c:	b91b      	cbnz	r3, 8007ba6 <__sfvwrite_r+0x16>
 8007b9e:	2000      	movs	r0, #0
 8007ba0:	b003      	add	sp, #12
 8007ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba6:	898b      	ldrh	r3, [r1, #12]
 8007ba8:	0718      	lsls	r0, r3, #28
 8007baa:	d54f      	bpl.n	8007c4c <__sfvwrite_r+0xbc>
 8007bac:	690b      	ldr	r3, [r1, #16]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d04c      	beq.n	8007c4c <__sfvwrite_r+0xbc>
 8007bb2:	89a3      	ldrh	r3, [r4, #12]
 8007bb4:	f8d9 8000 	ldr.w	r8, [r9]
 8007bb8:	f013 0702 	ands.w	r7, r3, #2
 8007bbc:	d16b      	bne.n	8007c96 <__sfvwrite_r+0x106>
 8007bbe:	f013 0301 	ands.w	r3, r3, #1
 8007bc2:	f000 809b 	beq.w	8007cfc <__sfvwrite_r+0x16c>
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	46ba      	mov	sl, r7
 8007bca:	46bb      	mov	fp, r7
 8007bcc:	f1bb 0f00 	cmp.w	fp, #0
 8007bd0:	f000 8102 	beq.w	8007dd8 <__sfvwrite_r+0x248>
 8007bd4:	b950      	cbnz	r0, 8007bec <__sfvwrite_r+0x5c>
 8007bd6:	465a      	mov	r2, fp
 8007bd8:	210a      	movs	r1, #10
 8007bda:	4650      	mov	r0, sl
 8007bdc:	f000 fab6 	bl	800814c <memchr>
 8007be0:	2800      	cmp	r0, #0
 8007be2:	f000 80ff 	beq.w	8007de4 <__sfvwrite_r+0x254>
 8007be6:	3001      	adds	r0, #1
 8007be8:	eba0 070a 	sub.w	r7, r0, sl
 8007bec:	6820      	ldr	r0, [r4, #0]
 8007bee:	6921      	ldr	r1, [r4, #16]
 8007bf0:	455f      	cmp	r7, fp
 8007bf2:	463a      	mov	r2, r7
 8007bf4:	bf28      	it	cs
 8007bf6:	465a      	movcs	r2, fp
 8007bf8:	4288      	cmp	r0, r1
 8007bfa:	68a5      	ldr	r5, [r4, #8]
 8007bfc:	6963      	ldr	r3, [r4, #20]
 8007bfe:	f240 80f4 	bls.w	8007dea <__sfvwrite_r+0x25a>
 8007c02:	441d      	add	r5, r3
 8007c04:	42aa      	cmp	r2, r5
 8007c06:	f340 80f0 	ble.w	8007dea <__sfvwrite_r+0x25a>
 8007c0a:	4651      	mov	r1, sl
 8007c0c:	462a      	mov	r2, r5
 8007c0e:	f000 fa2f 	bl	8008070 <memmove>
 8007c12:	6823      	ldr	r3, [r4, #0]
 8007c14:	4621      	mov	r1, r4
 8007c16:	442b      	add	r3, r5
 8007c18:	4630      	mov	r0, r6
 8007c1a:	6023      	str	r3, [r4, #0]
 8007c1c:	f7ff ff92 	bl	8007b44 <_fflush_r>
 8007c20:	2800      	cmp	r0, #0
 8007c22:	d166      	bne.n	8007cf2 <__sfvwrite_r+0x162>
 8007c24:	1b7f      	subs	r7, r7, r5
 8007c26:	f040 80f8 	bne.w	8007e1a <__sfvwrite_r+0x28a>
 8007c2a:	4621      	mov	r1, r4
 8007c2c:	4630      	mov	r0, r6
 8007c2e:	f7ff ff89 	bl	8007b44 <_fflush_r>
 8007c32:	2800      	cmp	r0, #0
 8007c34:	d15d      	bne.n	8007cf2 <__sfvwrite_r+0x162>
 8007c36:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007c3a:	44aa      	add	sl, r5
 8007c3c:	1b5b      	subs	r3, r3, r5
 8007c3e:	ebab 0b05 	sub.w	fp, fp, r5
 8007c42:	f8c9 3008 	str.w	r3, [r9, #8]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1c0      	bne.n	8007bcc <__sfvwrite_r+0x3c>
 8007c4a:	e7a8      	b.n	8007b9e <__sfvwrite_r+0xe>
 8007c4c:	4621      	mov	r1, r4
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f000 f94c 	bl	8007eec <__swsetup_r>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	d0ac      	beq.n	8007bb2 <__sfvwrite_r+0x22>
 8007c58:	f04f 30ff 	mov.w	r0, #4294967295
 8007c5c:	e7a0      	b.n	8007ba0 <__sfvwrite_r+0x10>
 8007c5e:	e9d8 a500 	ldrd	sl, r5, [r8]
 8007c62:	f108 0808 	add.w	r8, r8, #8
 8007c66:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 8007c6a:	69e1      	ldr	r1, [r4, #28]
 8007c6c:	2d00      	cmp	r5, #0
 8007c6e:	d0f6      	beq.n	8007c5e <__sfvwrite_r+0xce>
 8007c70:	42bd      	cmp	r5, r7
 8007c72:	462b      	mov	r3, r5
 8007c74:	4652      	mov	r2, sl
 8007c76:	bf28      	it	cs
 8007c78:	463b      	movcs	r3, r7
 8007c7a:	4630      	mov	r0, r6
 8007c7c:	47d8      	blx	fp
 8007c7e:	2800      	cmp	r0, #0
 8007c80:	dd37      	ble.n	8007cf2 <__sfvwrite_r+0x162>
 8007c82:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007c86:	4482      	add	sl, r0
 8007c88:	1a1b      	subs	r3, r3, r0
 8007c8a:	1a2d      	subs	r5, r5, r0
 8007c8c:	f8c9 3008 	str.w	r3, [r9, #8]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1e8      	bne.n	8007c66 <__sfvwrite_r+0xd6>
 8007c94:	e783      	b.n	8007b9e <__sfvwrite_r+0xe>
 8007c96:	f04f 0a00 	mov.w	sl, #0
 8007c9a:	4f61      	ldr	r7, [pc, #388]	; (8007e20 <__sfvwrite_r+0x290>)
 8007c9c:	4655      	mov	r5, sl
 8007c9e:	e7e2      	b.n	8007c66 <__sfvwrite_r+0xd6>
 8007ca0:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8007ca4:	f108 0808 	add.w	r8, r8, #8
 8007ca8:	6820      	ldr	r0, [r4, #0]
 8007caa:	68a2      	ldr	r2, [r4, #8]
 8007cac:	f1ba 0f00 	cmp.w	sl, #0
 8007cb0:	d0f6      	beq.n	8007ca0 <__sfvwrite_r+0x110>
 8007cb2:	89a3      	ldrh	r3, [r4, #12]
 8007cb4:	0599      	lsls	r1, r3, #22
 8007cb6:	d563      	bpl.n	8007d80 <__sfvwrite_r+0x1f0>
 8007cb8:	4552      	cmp	r2, sl
 8007cba:	d836      	bhi.n	8007d2a <__sfvwrite_r+0x19a>
 8007cbc:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007cc0:	d033      	beq.n	8007d2a <__sfvwrite_r+0x19a>
 8007cc2:	6921      	ldr	r1, [r4, #16]
 8007cc4:	6965      	ldr	r5, [r4, #20]
 8007cc6:	eba0 0b01 	sub.w	fp, r0, r1
 8007cca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007cce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007cd2:	f10b 0201 	add.w	r2, fp, #1
 8007cd6:	106d      	asrs	r5, r5, #1
 8007cd8:	4452      	add	r2, sl
 8007cda:	4295      	cmp	r5, r2
 8007cdc:	bf38      	it	cc
 8007cde:	4615      	movcc	r5, r2
 8007ce0:	055b      	lsls	r3, r3, #21
 8007ce2:	d53d      	bpl.n	8007d60 <__sfvwrite_r+0x1d0>
 8007ce4:	4629      	mov	r1, r5
 8007ce6:	4630      	mov	r0, r6
 8007ce8:	f7fb ff28 	bl	8003b3c <_malloc_r>
 8007cec:	b948      	cbnz	r0, 8007d02 <__sfvwrite_r+0x172>
 8007cee:	230c      	movs	r3, #12
 8007cf0:	6033      	str	r3, [r6, #0]
 8007cf2:	89a3      	ldrh	r3, [r4, #12]
 8007cf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cf8:	81a3      	strh	r3, [r4, #12]
 8007cfa:	e7ad      	b.n	8007c58 <__sfvwrite_r+0xc8>
 8007cfc:	461f      	mov	r7, r3
 8007cfe:	469a      	mov	sl, r3
 8007d00:	e7d2      	b.n	8007ca8 <__sfvwrite_r+0x118>
 8007d02:	465a      	mov	r2, fp
 8007d04:	6921      	ldr	r1, [r4, #16]
 8007d06:	9001      	str	r0, [sp, #4]
 8007d08:	f000 fa2e 	bl	8008168 <memcpy>
 8007d0c:	89a2      	ldrh	r2, [r4, #12]
 8007d0e:	9b01      	ldr	r3, [sp, #4]
 8007d10:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007d14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007d18:	81a2      	strh	r2, [r4, #12]
 8007d1a:	4652      	mov	r2, sl
 8007d1c:	6123      	str	r3, [r4, #16]
 8007d1e:	6165      	str	r5, [r4, #20]
 8007d20:	445b      	add	r3, fp
 8007d22:	eba5 050b 	sub.w	r5, r5, fp
 8007d26:	6023      	str	r3, [r4, #0]
 8007d28:	60a5      	str	r5, [r4, #8]
 8007d2a:	4552      	cmp	r2, sl
 8007d2c:	bf28      	it	cs
 8007d2e:	4652      	movcs	r2, sl
 8007d30:	4655      	mov	r5, sl
 8007d32:	4639      	mov	r1, r7
 8007d34:	6820      	ldr	r0, [r4, #0]
 8007d36:	9201      	str	r2, [sp, #4]
 8007d38:	f000 f99a 	bl	8008070 <memmove>
 8007d3c:	68a3      	ldr	r3, [r4, #8]
 8007d3e:	9a01      	ldr	r2, [sp, #4]
 8007d40:	1a9b      	subs	r3, r3, r2
 8007d42:	60a3      	str	r3, [r4, #8]
 8007d44:	6823      	ldr	r3, [r4, #0]
 8007d46:	4413      	add	r3, r2
 8007d48:	6023      	str	r3, [r4, #0]
 8007d4a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007d4e:	442f      	add	r7, r5
 8007d50:	1b5b      	subs	r3, r3, r5
 8007d52:	ebaa 0a05 	sub.w	sl, sl, r5
 8007d56:	f8c9 3008 	str.w	r3, [r9, #8]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d1a4      	bne.n	8007ca8 <__sfvwrite_r+0x118>
 8007d5e:	e71e      	b.n	8007b9e <__sfvwrite_r+0xe>
 8007d60:	462a      	mov	r2, r5
 8007d62:	4630      	mov	r0, r6
 8007d64:	f001 fc10 	bl	8009588 <_realloc_r>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	2800      	cmp	r0, #0
 8007d6c:	d1d5      	bne.n	8007d1a <__sfvwrite_r+0x18a>
 8007d6e:	4630      	mov	r0, r6
 8007d70:	6921      	ldr	r1, [r4, #16]
 8007d72:	f7fc fc1b 	bl	80045ac <_free_r>
 8007d76:	89a3      	ldrh	r3, [r4, #12]
 8007d78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d7c:	81a3      	strh	r3, [r4, #12]
 8007d7e:	e7b6      	b.n	8007cee <__sfvwrite_r+0x15e>
 8007d80:	6923      	ldr	r3, [r4, #16]
 8007d82:	4283      	cmp	r3, r0
 8007d84:	d302      	bcc.n	8007d8c <__sfvwrite_r+0x1fc>
 8007d86:	6961      	ldr	r1, [r4, #20]
 8007d88:	4551      	cmp	r1, sl
 8007d8a:	d915      	bls.n	8007db8 <__sfvwrite_r+0x228>
 8007d8c:	4552      	cmp	r2, sl
 8007d8e:	bf28      	it	cs
 8007d90:	4652      	movcs	r2, sl
 8007d92:	4615      	mov	r5, r2
 8007d94:	4639      	mov	r1, r7
 8007d96:	f000 f96b 	bl	8008070 <memmove>
 8007d9a:	68a3      	ldr	r3, [r4, #8]
 8007d9c:	6822      	ldr	r2, [r4, #0]
 8007d9e:	1b5b      	subs	r3, r3, r5
 8007da0:	442a      	add	r2, r5
 8007da2:	60a3      	str	r3, [r4, #8]
 8007da4:	6022      	str	r2, [r4, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1cf      	bne.n	8007d4a <__sfvwrite_r+0x1ba>
 8007daa:	4621      	mov	r1, r4
 8007dac:	4630      	mov	r0, r6
 8007dae:	f7ff fec9 	bl	8007b44 <_fflush_r>
 8007db2:	2800      	cmp	r0, #0
 8007db4:	d0c9      	beq.n	8007d4a <__sfvwrite_r+0x1ba>
 8007db6:	e79c      	b.n	8007cf2 <__sfvwrite_r+0x162>
 8007db8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8007dbc:	459a      	cmp	sl, r3
 8007dbe:	bf38      	it	cc
 8007dc0:	4653      	movcc	r3, sl
 8007dc2:	fb93 f3f1 	sdiv	r3, r3, r1
 8007dc6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007dc8:	434b      	muls	r3, r1
 8007dca:	463a      	mov	r2, r7
 8007dcc:	4630      	mov	r0, r6
 8007dce:	69e1      	ldr	r1, [r4, #28]
 8007dd0:	47a8      	blx	r5
 8007dd2:	1e05      	subs	r5, r0, #0
 8007dd4:	dcb9      	bgt.n	8007d4a <__sfvwrite_r+0x1ba>
 8007dd6:	e78c      	b.n	8007cf2 <__sfvwrite_r+0x162>
 8007dd8:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8007ddc:	2000      	movs	r0, #0
 8007dde:	f108 0808 	add.w	r8, r8, #8
 8007de2:	e6f3      	b.n	8007bcc <__sfvwrite_r+0x3c>
 8007de4:	f10b 0701 	add.w	r7, fp, #1
 8007de8:	e700      	b.n	8007bec <__sfvwrite_r+0x5c>
 8007dea:	4293      	cmp	r3, r2
 8007dec:	dc08      	bgt.n	8007e00 <__sfvwrite_r+0x270>
 8007dee:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007df0:	4652      	mov	r2, sl
 8007df2:	4630      	mov	r0, r6
 8007df4:	69e1      	ldr	r1, [r4, #28]
 8007df6:	47a8      	blx	r5
 8007df8:	1e05      	subs	r5, r0, #0
 8007dfa:	f73f af13 	bgt.w	8007c24 <__sfvwrite_r+0x94>
 8007dfe:	e778      	b.n	8007cf2 <__sfvwrite_r+0x162>
 8007e00:	4651      	mov	r1, sl
 8007e02:	9201      	str	r2, [sp, #4]
 8007e04:	f000 f934 	bl	8008070 <memmove>
 8007e08:	9a01      	ldr	r2, [sp, #4]
 8007e0a:	68a3      	ldr	r3, [r4, #8]
 8007e0c:	4615      	mov	r5, r2
 8007e0e:	1a9b      	subs	r3, r3, r2
 8007e10:	60a3      	str	r3, [r4, #8]
 8007e12:	6823      	ldr	r3, [r4, #0]
 8007e14:	4413      	add	r3, r2
 8007e16:	6023      	str	r3, [r4, #0]
 8007e18:	e704      	b.n	8007c24 <__sfvwrite_r+0x94>
 8007e1a:	2001      	movs	r0, #1
 8007e1c:	e70b      	b.n	8007c36 <__sfvwrite_r+0xa6>
 8007e1e:	bf00      	nop
 8007e20:	7ffffc00 	.word	0x7ffffc00

08007e24 <__swhatbuf_r>:
 8007e24:	b570      	push	{r4, r5, r6, lr}
 8007e26:	460c      	mov	r4, r1
 8007e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e2c:	4615      	mov	r5, r2
 8007e2e:	2900      	cmp	r1, #0
 8007e30:	461e      	mov	r6, r3
 8007e32:	b096      	sub	sp, #88	; 0x58
 8007e34:	da07      	bge.n	8007e46 <__swhatbuf_r+0x22>
 8007e36:	89a1      	ldrh	r1, [r4, #12]
 8007e38:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 8007e3c:	d017      	beq.n	8007e6e <__swhatbuf_r+0x4a>
 8007e3e:	2100      	movs	r1, #0
 8007e40:	2340      	movs	r3, #64	; 0x40
 8007e42:	4608      	mov	r0, r1
 8007e44:	e00f      	b.n	8007e66 <__swhatbuf_r+0x42>
 8007e46:	466a      	mov	r2, sp
 8007e48:	f000 f94a 	bl	80080e0 <_fstat_r>
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	dbf2      	blt.n	8007e36 <__swhatbuf_r+0x12>
 8007e50:	9901      	ldr	r1, [sp, #4]
 8007e52:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007e56:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007e5a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007e5e:	4259      	negs	r1, r3
 8007e60:	4159      	adcs	r1, r3
 8007e62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e66:	6031      	str	r1, [r6, #0]
 8007e68:	602b      	str	r3, [r5, #0]
 8007e6a:	b016      	add	sp, #88	; 0x58
 8007e6c:	bd70      	pop	{r4, r5, r6, pc}
 8007e6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e72:	e7e6      	b.n	8007e42 <__swhatbuf_r+0x1e>

08007e74 <__smakebuf_r>:
 8007e74:	898b      	ldrh	r3, [r1, #12]
 8007e76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007e78:	079d      	lsls	r5, r3, #30
 8007e7a:	4606      	mov	r6, r0
 8007e7c:	460c      	mov	r4, r1
 8007e7e:	d507      	bpl.n	8007e90 <__smakebuf_r+0x1c>
 8007e80:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8007e84:	6023      	str	r3, [r4, #0]
 8007e86:	6123      	str	r3, [r4, #16]
 8007e88:	2301      	movs	r3, #1
 8007e8a:	6163      	str	r3, [r4, #20]
 8007e8c:	b002      	add	sp, #8
 8007e8e:	bd70      	pop	{r4, r5, r6, pc}
 8007e90:	466a      	mov	r2, sp
 8007e92:	ab01      	add	r3, sp, #4
 8007e94:	f7ff ffc6 	bl	8007e24 <__swhatbuf_r>
 8007e98:	9900      	ldr	r1, [sp, #0]
 8007e9a:	4605      	mov	r5, r0
 8007e9c:	4630      	mov	r0, r6
 8007e9e:	f7fb fe4d 	bl	8003b3c <_malloc_r>
 8007ea2:	b948      	cbnz	r0, 8007eb8 <__smakebuf_r+0x44>
 8007ea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ea8:	059a      	lsls	r2, r3, #22
 8007eaa:	d4ef      	bmi.n	8007e8c <__smakebuf_r+0x18>
 8007eac:	f023 0303 	bic.w	r3, r3, #3
 8007eb0:	f043 0302 	orr.w	r3, r3, #2
 8007eb4:	81a3      	strh	r3, [r4, #12]
 8007eb6:	e7e3      	b.n	8007e80 <__smakebuf_r+0xc>
 8007eb8:	89a3      	ldrh	r3, [r4, #12]
 8007eba:	6020      	str	r0, [r4, #0]
 8007ebc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ec0:	81a3      	strh	r3, [r4, #12]
 8007ec2:	9b00      	ldr	r3, [sp, #0]
 8007ec4:	6120      	str	r0, [r4, #16]
 8007ec6:	6163      	str	r3, [r4, #20]
 8007ec8:	9b01      	ldr	r3, [sp, #4]
 8007eca:	b15b      	cbz	r3, 8007ee4 <__smakebuf_r+0x70>
 8007ecc:	4630      	mov	r0, r6
 8007ece:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ed2:	f000 f917 	bl	8008104 <_isatty_r>
 8007ed6:	b128      	cbz	r0, 8007ee4 <__smakebuf_r+0x70>
 8007ed8:	89a3      	ldrh	r3, [r4, #12]
 8007eda:	f023 0303 	bic.w	r3, r3, #3
 8007ede:	f043 0301 	orr.w	r3, r3, #1
 8007ee2:	81a3      	strh	r3, [r4, #12]
 8007ee4:	89a3      	ldrh	r3, [r4, #12]
 8007ee6:	431d      	orrs	r5, r3
 8007ee8:	81a5      	strh	r5, [r4, #12]
 8007eea:	e7cf      	b.n	8007e8c <__smakebuf_r+0x18>

08007eec <__swsetup_r>:
 8007eec:	b538      	push	{r3, r4, r5, lr}
 8007eee:	4b2a      	ldr	r3, [pc, #168]	; (8007f98 <__swsetup_r+0xac>)
 8007ef0:	4605      	mov	r5, r0
 8007ef2:	6818      	ldr	r0, [r3, #0]
 8007ef4:	460c      	mov	r4, r1
 8007ef6:	b118      	cbz	r0, 8007f00 <__swsetup_r+0x14>
 8007ef8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007efa:	b90b      	cbnz	r3, 8007f00 <__swsetup_r+0x14>
 8007efc:	f7fc f8f0 	bl	80040e0 <__sinit>
 8007f00:	89a3      	ldrh	r3, [r4, #12]
 8007f02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f06:	0718      	lsls	r0, r3, #28
 8007f08:	d422      	bmi.n	8007f50 <__swsetup_r+0x64>
 8007f0a:	06d9      	lsls	r1, r3, #27
 8007f0c:	d407      	bmi.n	8007f1e <__swsetup_r+0x32>
 8007f0e:	2309      	movs	r3, #9
 8007f10:	602b      	str	r3, [r5, #0]
 8007f12:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f16:	f04f 30ff 	mov.w	r0, #4294967295
 8007f1a:	81a3      	strh	r3, [r4, #12]
 8007f1c:	e034      	b.n	8007f88 <__swsetup_r+0x9c>
 8007f1e:	0758      	lsls	r0, r3, #29
 8007f20:	d512      	bpl.n	8007f48 <__swsetup_r+0x5c>
 8007f22:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007f24:	b141      	cbz	r1, 8007f38 <__swsetup_r+0x4c>
 8007f26:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007f2a:	4299      	cmp	r1, r3
 8007f2c:	d002      	beq.n	8007f34 <__swsetup_r+0x48>
 8007f2e:	4628      	mov	r0, r5
 8007f30:	f7fc fb3c 	bl	80045ac <_free_r>
 8007f34:	2300      	movs	r3, #0
 8007f36:	6323      	str	r3, [r4, #48]	; 0x30
 8007f38:	89a3      	ldrh	r3, [r4, #12]
 8007f3a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f3e:	81a3      	strh	r3, [r4, #12]
 8007f40:	2300      	movs	r3, #0
 8007f42:	6063      	str	r3, [r4, #4]
 8007f44:	6923      	ldr	r3, [r4, #16]
 8007f46:	6023      	str	r3, [r4, #0]
 8007f48:	89a3      	ldrh	r3, [r4, #12]
 8007f4a:	f043 0308 	orr.w	r3, r3, #8
 8007f4e:	81a3      	strh	r3, [r4, #12]
 8007f50:	6923      	ldr	r3, [r4, #16]
 8007f52:	b94b      	cbnz	r3, 8007f68 <__swsetup_r+0x7c>
 8007f54:	89a3      	ldrh	r3, [r4, #12]
 8007f56:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f5e:	d003      	beq.n	8007f68 <__swsetup_r+0x7c>
 8007f60:	4621      	mov	r1, r4
 8007f62:	4628      	mov	r0, r5
 8007f64:	f7ff ff86 	bl	8007e74 <__smakebuf_r>
 8007f68:	89a0      	ldrh	r0, [r4, #12]
 8007f6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f6e:	f010 0301 	ands.w	r3, r0, #1
 8007f72:	d00a      	beq.n	8007f8a <__swsetup_r+0x9e>
 8007f74:	2300      	movs	r3, #0
 8007f76:	60a3      	str	r3, [r4, #8]
 8007f78:	6963      	ldr	r3, [r4, #20]
 8007f7a:	425b      	negs	r3, r3
 8007f7c:	61a3      	str	r3, [r4, #24]
 8007f7e:	6923      	ldr	r3, [r4, #16]
 8007f80:	b943      	cbnz	r3, 8007f94 <__swsetup_r+0xa8>
 8007f82:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007f86:	d1c4      	bne.n	8007f12 <__swsetup_r+0x26>
 8007f88:	bd38      	pop	{r3, r4, r5, pc}
 8007f8a:	0781      	lsls	r1, r0, #30
 8007f8c:	bf58      	it	pl
 8007f8e:	6963      	ldrpl	r3, [r4, #20]
 8007f90:	60a3      	str	r3, [r4, #8]
 8007f92:	e7f4      	b.n	8007f7e <__swsetup_r+0x92>
 8007f94:	2000      	movs	r0, #0
 8007f96:	e7f7      	b.n	8007f88 <__swsetup_r+0x9c>
 8007f98:	20000558 	.word	0x20000558

08007f9c <__fputwc>:
 8007f9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fa0:	4680      	mov	r8, r0
 8007fa2:	460e      	mov	r6, r1
 8007fa4:	4615      	mov	r5, r2
 8007fa6:	f000 f891 	bl	80080cc <__locale_mb_cur_max>
 8007faa:	2801      	cmp	r0, #1
 8007fac:	4604      	mov	r4, r0
 8007fae:	d11b      	bne.n	8007fe8 <__fputwc+0x4c>
 8007fb0:	1e73      	subs	r3, r6, #1
 8007fb2:	2bfe      	cmp	r3, #254	; 0xfe
 8007fb4:	d818      	bhi.n	8007fe8 <__fputwc+0x4c>
 8007fb6:	f88d 6004 	strb.w	r6, [sp, #4]
 8007fba:	2700      	movs	r7, #0
 8007fbc:	f10d 0904 	add.w	r9, sp, #4
 8007fc0:	42a7      	cmp	r7, r4
 8007fc2:	d020      	beq.n	8008006 <__fputwc+0x6a>
 8007fc4:	68ab      	ldr	r3, [r5, #8]
 8007fc6:	f817 1009 	ldrb.w	r1, [r7, r9]
 8007fca:	3b01      	subs	r3, #1
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	60ab      	str	r3, [r5, #8]
 8007fd0:	da04      	bge.n	8007fdc <__fputwc+0x40>
 8007fd2:	69aa      	ldr	r2, [r5, #24]
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	db1a      	blt.n	800800e <__fputwc+0x72>
 8007fd8:	290a      	cmp	r1, #10
 8007fda:	d018      	beq.n	800800e <__fputwc+0x72>
 8007fdc:	682b      	ldr	r3, [r5, #0]
 8007fde:	1c5a      	adds	r2, r3, #1
 8007fe0:	602a      	str	r2, [r5, #0]
 8007fe2:	7019      	strb	r1, [r3, #0]
 8007fe4:	3701      	adds	r7, #1
 8007fe6:	e7eb      	b.n	8007fc0 <__fputwc+0x24>
 8007fe8:	4632      	mov	r2, r6
 8007fea:	4640      	mov	r0, r8
 8007fec:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8007ff0:	a901      	add	r1, sp, #4
 8007ff2:	f001 fc81 	bl	80098f8 <_wcrtomb_r>
 8007ff6:	1c42      	adds	r2, r0, #1
 8007ff8:	4604      	mov	r4, r0
 8007ffa:	d1de      	bne.n	8007fba <__fputwc+0x1e>
 8007ffc:	4606      	mov	r6, r0
 8007ffe:	89ab      	ldrh	r3, [r5, #12]
 8008000:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008004:	81ab      	strh	r3, [r5, #12]
 8008006:	4630      	mov	r0, r6
 8008008:	b003      	add	sp, #12
 800800a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800800e:	462a      	mov	r2, r5
 8008010:	4640      	mov	r0, r8
 8008012:	f001 fd04 	bl	8009a1e <__swbuf_r>
 8008016:	1c43      	adds	r3, r0, #1
 8008018:	d1e4      	bne.n	8007fe4 <__fputwc+0x48>
 800801a:	4606      	mov	r6, r0
 800801c:	e7f3      	b.n	8008006 <__fputwc+0x6a>

0800801e <_fputwc_r>:
 800801e:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8008020:	b570      	push	{r4, r5, r6, lr}
 8008022:	07db      	lsls	r3, r3, #31
 8008024:	4605      	mov	r5, r0
 8008026:	460e      	mov	r6, r1
 8008028:	4614      	mov	r4, r2
 800802a:	d405      	bmi.n	8008038 <_fputwc_r+0x1a>
 800802c:	8993      	ldrh	r3, [r2, #12]
 800802e:	0598      	lsls	r0, r3, #22
 8008030:	d402      	bmi.n	8008038 <_fputwc_r+0x1a>
 8008032:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8008034:	f7fc fa48 	bl	80044c8 <__retarget_lock_acquire_recursive>
 8008038:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800803c:	0499      	lsls	r1, r3, #18
 800803e:	d406      	bmi.n	800804e <_fputwc_r+0x30>
 8008040:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008044:	81a3      	strh	r3, [r4, #12]
 8008046:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008048:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800804c:	6663      	str	r3, [r4, #100]	; 0x64
 800804e:	4622      	mov	r2, r4
 8008050:	4628      	mov	r0, r5
 8008052:	4631      	mov	r1, r6
 8008054:	f7ff ffa2 	bl	8007f9c <__fputwc>
 8008058:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800805a:	4605      	mov	r5, r0
 800805c:	07da      	lsls	r2, r3, #31
 800805e:	d405      	bmi.n	800806c <_fputwc_r+0x4e>
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	059b      	lsls	r3, r3, #22
 8008064:	d402      	bmi.n	800806c <_fputwc_r+0x4e>
 8008066:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008068:	f7fc fa2f 	bl	80044ca <__retarget_lock_release_recursive>
 800806c:	4628      	mov	r0, r5
 800806e:	bd70      	pop	{r4, r5, r6, pc}

08008070 <memmove>:
 8008070:	4288      	cmp	r0, r1
 8008072:	b510      	push	{r4, lr}
 8008074:	eb01 0402 	add.w	r4, r1, r2
 8008078:	d902      	bls.n	8008080 <memmove+0x10>
 800807a:	4284      	cmp	r4, r0
 800807c:	4623      	mov	r3, r4
 800807e:	d807      	bhi.n	8008090 <memmove+0x20>
 8008080:	1e43      	subs	r3, r0, #1
 8008082:	42a1      	cmp	r1, r4
 8008084:	d008      	beq.n	8008098 <memmove+0x28>
 8008086:	f811 2b01 	ldrb.w	r2, [r1], #1
 800808a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800808e:	e7f8      	b.n	8008082 <memmove+0x12>
 8008090:	4601      	mov	r1, r0
 8008092:	4402      	add	r2, r0
 8008094:	428a      	cmp	r2, r1
 8008096:	d100      	bne.n	800809a <memmove+0x2a>
 8008098:	bd10      	pop	{r4, pc}
 800809a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800809e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80080a2:	e7f7      	b.n	8008094 <memmove+0x24>

080080a4 <strncpy>:
 80080a4:	4603      	mov	r3, r0
 80080a6:	b510      	push	{r4, lr}
 80080a8:	3901      	subs	r1, #1
 80080aa:	b132      	cbz	r2, 80080ba <strncpy+0x16>
 80080ac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80080b0:	3a01      	subs	r2, #1
 80080b2:	f803 4b01 	strb.w	r4, [r3], #1
 80080b6:	2c00      	cmp	r4, #0
 80080b8:	d1f7      	bne.n	80080aa <strncpy+0x6>
 80080ba:	2100      	movs	r1, #0
 80080bc:	441a      	add	r2, r3
 80080be:	4293      	cmp	r3, r2
 80080c0:	d100      	bne.n	80080c4 <strncpy+0x20>
 80080c2:	bd10      	pop	{r4, pc}
 80080c4:	f803 1b01 	strb.w	r1, [r3], #1
 80080c8:	e7f9      	b.n	80080be <strncpy+0x1a>
	...

080080cc <__locale_mb_cur_max>:
 80080cc:	4b01      	ldr	r3, [pc, #4]	; (80080d4 <__locale_mb_cur_max+0x8>)
 80080ce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80080d2:	4770      	bx	lr
 80080d4:	20000560 	.word	0x20000560

080080d8 <_localeconv_r>:
 80080d8:	4800      	ldr	r0, [pc, #0]	; (80080dc <_localeconv_r+0x4>)
 80080da:	4770      	bx	lr
 80080dc:	20000650 	.word	0x20000650

080080e0 <_fstat_r>:
 80080e0:	b538      	push	{r3, r4, r5, lr}
 80080e2:	2300      	movs	r3, #0
 80080e4:	4d06      	ldr	r5, [pc, #24]	; (8008100 <_fstat_r+0x20>)
 80080e6:	4604      	mov	r4, r0
 80080e8:	4608      	mov	r0, r1
 80080ea:	4611      	mov	r1, r2
 80080ec:	602b      	str	r3, [r5, #0]
 80080ee:	f7f9 f83b 	bl	8001168 <_fstat>
 80080f2:	1c43      	adds	r3, r0, #1
 80080f4:	d102      	bne.n	80080fc <_fstat_r+0x1c>
 80080f6:	682b      	ldr	r3, [r5, #0]
 80080f8:	b103      	cbz	r3, 80080fc <_fstat_r+0x1c>
 80080fa:	6023      	str	r3, [r4, #0]
 80080fc:	bd38      	pop	{r3, r4, r5, pc}
 80080fe:	bf00      	nop
 8008100:	20000c68 	.word	0x20000c68

08008104 <_isatty_r>:
 8008104:	b538      	push	{r3, r4, r5, lr}
 8008106:	2300      	movs	r3, #0
 8008108:	4d05      	ldr	r5, [pc, #20]	; (8008120 <_isatty_r+0x1c>)
 800810a:	4604      	mov	r4, r0
 800810c:	4608      	mov	r0, r1
 800810e:	602b      	str	r3, [r5, #0]
 8008110:	f001 fe1e 	bl	8009d50 <_isatty>
 8008114:	1c43      	adds	r3, r0, #1
 8008116:	d102      	bne.n	800811e <_isatty_r+0x1a>
 8008118:	682b      	ldr	r3, [r5, #0]
 800811a:	b103      	cbz	r3, 800811e <_isatty_r+0x1a>
 800811c:	6023      	str	r3, [r4, #0]
 800811e:	bd38      	pop	{r3, r4, r5, pc}
 8008120:	20000c68 	.word	0x20000c68

08008124 <__libc_fini_array>:
 8008124:	b538      	push	{r3, r4, r5, lr}
 8008126:	4d07      	ldr	r5, [pc, #28]	; (8008144 <__libc_fini_array+0x20>)
 8008128:	4c07      	ldr	r4, [pc, #28]	; (8008148 <__libc_fini_array+0x24>)
 800812a:	1b64      	subs	r4, r4, r5
 800812c:	10a4      	asrs	r4, r4, #2
 800812e:	b91c      	cbnz	r4, 8008138 <__libc_fini_array+0x14>
 8008130:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008134:	f001 be2e 	b.w	8009d94 <_fini>
 8008138:	3c01      	subs	r4, #1
 800813a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800813e:	4798      	blx	r3
 8008140:	e7f5      	b.n	800812e <__libc_fini_array+0xa>
 8008142:	bf00      	nop
 8008144:	0800a604 	.word	0x0800a604
 8008148:	0800a608 	.word	0x0800a608

0800814c <memchr>:
 800814c:	4603      	mov	r3, r0
 800814e:	b510      	push	{r4, lr}
 8008150:	b2c9      	uxtb	r1, r1
 8008152:	4402      	add	r2, r0
 8008154:	4293      	cmp	r3, r2
 8008156:	4618      	mov	r0, r3
 8008158:	d101      	bne.n	800815e <memchr+0x12>
 800815a:	2000      	movs	r0, #0
 800815c:	e003      	b.n	8008166 <memchr+0x1a>
 800815e:	7804      	ldrb	r4, [r0, #0]
 8008160:	3301      	adds	r3, #1
 8008162:	428c      	cmp	r4, r1
 8008164:	d1f6      	bne.n	8008154 <memchr+0x8>
 8008166:	bd10      	pop	{r4, pc}

08008168 <memcpy>:
 8008168:	440a      	add	r2, r1
 800816a:	4291      	cmp	r1, r2
 800816c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008170:	d100      	bne.n	8008174 <memcpy+0xc>
 8008172:	4770      	bx	lr
 8008174:	b510      	push	{r4, lr}
 8008176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800817a:	4291      	cmp	r1, r2
 800817c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008180:	d1f9      	bne.n	8008176 <memcpy+0xe>
 8008182:	bd10      	pop	{r4, pc}

08008184 <frexp>:
 8008184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008186:	4617      	mov	r7, r2
 8008188:	2200      	movs	r2, #0
 800818a:	603a      	str	r2, [r7, #0]
 800818c:	4a14      	ldr	r2, [pc, #80]	; (80081e0 <frexp+0x5c>)
 800818e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008192:	4296      	cmp	r6, r2
 8008194:	4604      	mov	r4, r0
 8008196:	460d      	mov	r5, r1
 8008198:	460b      	mov	r3, r1
 800819a:	dc1e      	bgt.n	80081da <frexp+0x56>
 800819c:	4602      	mov	r2, r0
 800819e:	4332      	orrs	r2, r6
 80081a0:	d01b      	beq.n	80081da <frexp+0x56>
 80081a2:	4a10      	ldr	r2, [pc, #64]	; (80081e4 <frexp+0x60>)
 80081a4:	400a      	ands	r2, r1
 80081a6:	b952      	cbnz	r2, 80081be <frexp+0x3a>
 80081a8:	2200      	movs	r2, #0
 80081aa:	4b0f      	ldr	r3, [pc, #60]	; (80081e8 <frexp+0x64>)
 80081ac:	f7f8 f994 	bl	80004d8 <__aeabi_dmul>
 80081b0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 80081b4:	4604      	mov	r4, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80081bc:	603a      	str	r2, [r7, #0]
 80081be:	683a      	ldr	r2, [r7, #0]
 80081c0:	1536      	asrs	r6, r6, #20
 80081c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80081c6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 80081ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80081ce:	4432      	add	r2, r6
 80081d0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 80081d4:	603a      	str	r2, [r7, #0]
 80081d6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 80081da:	4620      	mov	r0, r4
 80081dc:	4629      	mov	r1, r5
 80081de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081e0:	7fefffff 	.word	0x7fefffff
 80081e4:	7ff00000 	.word	0x7ff00000
 80081e8:	43500000 	.word	0x43500000

080081ec <__register_exitproc>:
 80081ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081f0:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8008260 <__register_exitproc+0x74>
 80081f4:	4606      	mov	r6, r0
 80081f6:	f8da 0000 	ldr.w	r0, [sl]
 80081fa:	4698      	mov	r8, r3
 80081fc:	460f      	mov	r7, r1
 80081fe:	4691      	mov	r9, r2
 8008200:	f7fc f962 	bl	80044c8 <__retarget_lock_acquire_recursive>
 8008204:	4b17      	ldr	r3, [pc, #92]	; (8008264 <__register_exitproc+0x78>)
 8008206:	681c      	ldr	r4, [r3, #0]
 8008208:	b90c      	cbnz	r4, 800820e <__register_exitproc+0x22>
 800820a:	4c17      	ldr	r4, [pc, #92]	; (8008268 <__register_exitproc+0x7c>)
 800820c:	601c      	str	r4, [r3, #0]
 800820e:	6865      	ldr	r5, [r4, #4]
 8008210:	f8da 0000 	ldr.w	r0, [sl]
 8008214:	2d1f      	cmp	r5, #31
 8008216:	dd05      	ble.n	8008224 <__register_exitproc+0x38>
 8008218:	f7fc f957 	bl	80044ca <__retarget_lock_release_recursive>
 800821c:	f04f 30ff 	mov.w	r0, #4294967295
 8008220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008224:	b19e      	cbz	r6, 800824e <__register_exitproc+0x62>
 8008226:	2201      	movs	r2, #1
 8008228:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800822c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8008230:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8008234:	40aa      	lsls	r2, r5
 8008236:	4313      	orrs	r3, r2
 8008238:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800823c:	2e02      	cmp	r6, #2
 800823e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8008242:	bf02      	ittt	eq
 8008244:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8008248:	4313      	orreq	r3, r2
 800824a:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800824e:	1c6b      	adds	r3, r5, #1
 8008250:	3502      	adds	r5, #2
 8008252:	6063      	str	r3, [r4, #4]
 8008254:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8008258:	f7fc f937 	bl	80044ca <__retarget_lock_release_recursive>
 800825c:	2000      	movs	r0, #0
 800825e:	e7df      	b.n	8008220 <__register_exitproc+0x34>
 8008260:	2000055c 	.word	0x2000055c
 8008264:	20000c70 	.word	0x20000c70
 8008268:	20000c74 	.word	0x20000c74

0800826c <quorem>:
 800826c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008270:	6903      	ldr	r3, [r0, #16]
 8008272:	690c      	ldr	r4, [r1, #16]
 8008274:	4607      	mov	r7, r0
 8008276:	42a3      	cmp	r3, r4
 8008278:	db7f      	blt.n	800837a <quorem+0x10e>
 800827a:	3c01      	subs	r4, #1
 800827c:	f100 0514 	add.w	r5, r0, #20
 8008280:	f101 0814 	add.w	r8, r1, #20
 8008284:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008288:	9301      	str	r3, [sp, #4]
 800828a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800828e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008292:	3301      	adds	r3, #1
 8008294:	429a      	cmp	r2, r3
 8008296:	fbb2 f6f3 	udiv	r6, r2, r3
 800829a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800829e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082a2:	d331      	bcc.n	8008308 <quorem+0x9c>
 80082a4:	f04f 0e00 	mov.w	lr, #0
 80082a8:	4640      	mov	r0, r8
 80082aa:	46ac      	mov	ip, r5
 80082ac:	46f2      	mov	sl, lr
 80082ae:	f850 2b04 	ldr.w	r2, [r0], #4
 80082b2:	b293      	uxth	r3, r2
 80082b4:	fb06 e303 	mla	r3, r6, r3, lr
 80082b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80082bc:	0c1a      	lsrs	r2, r3, #16
 80082be:	b29b      	uxth	r3, r3
 80082c0:	fb06 220e 	mla	r2, r6, lr, r2
 80082c4:	ebaa 0303 	sub.w	r3, sl, r3
 80082c8:	f8dc a000 	ldr.w	sl, [ip]
 80082cc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80082d0:	fa1f fa8a 	uxth.w	sl, sl
 80082d4:	4453      	add	r3, sl
 80082d6:	f8dc a000 	ldr.w	sl, [ip]
 80082da:	b292      	uxth	r2, r2
 80082dc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80082e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082ea:	4581      	cmp	r9, r0
 80082ec:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80082f0:	f84c 3b04 	str.w	r3, [ip], #4
 80082f4:	d2db      	bcs.n	80082ae <quorem+0x42>
 80082f6:	f855 300b 	ldr.w	r3, [r5, fp]
 80082fa:	b92b      	cbnz	r3, 8008308 <quorem+0x9c>
 80082fc:	9b01      	ldr	r3, [sp, #4]
 80082fe:	3b04      	subs	r3, #4
 8008300:	429d      	cmp	r5, r3
 8008302:	461a      	mov	r2, r3
 8008304:	d32d      	bcc.n	8008362 <quorem+0xf6>
 8008306:	613c      	str	r4, [r7, #16]
 8008308:	4638      	mov	r0, r7
 800830a:	f001 f83f 	bl	800938c <__mcmp>
 800830e:	2800      	cmp	r0, #0
 8008310:	db23      	blt.n	800835a <quorem+0xee>
 8008312:	4629      	mov	r1, r5
 8008314:	2000      	movs	r0, #0
 8008316:	3601      	adds	r6, #1
 8008318:	f858 2b04 	ldr.w	r2, [r8], #4
 800831c:	f8d1 c000 	ldr.w	ip, [r1]
 8008320:	b293      	uxth	r3, r2
 8008322:	1ac3      	subs	r3, r0, r3
 8008324:	0c12      	lsrs	r2, r2, #16
 8008326:	fa1f f08c 	uxth.w	r0, ip
 800832a:	4403      	add	r3, r0
 800832c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008330:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008334:	b29b      	uxth	r3, r3
 8008336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800833a:	45c1      	cmp	r9, r8
 800833c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008340:	f841 3b04 	str.w	r3, [r1], #4
 8008344:	d2e8      	bcs.n	8008318 <quorem+0xac>
 8008346:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800834a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800834e:	b922      	cbnz	r2, 800835a <quorem+0xee>
 8008350:	3b04      	subs	r3, #4
 8008352:	429d      	cmp	r5, r3
 8008354:	461a      	mov	r2, r3
 8008356:	d30a      	bcc.n	800836e <quorem+0x102>
 8008358:	613c      	str	r4, [r7, #16]
 800835a:	4630      	mov	r0, r6
 800835c:	b003      	add	sp, #12
 800835e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008362:	6812      	ldr	r2, [r2, #0]
 8008364:	3b04      	subs	r3, #4
 8008366:	2a00      	cmp	r2, #0
 8008368:	d1cd      	bne.n	8008306 <quorem+0x9a>
 800836a:	3c01      	subs	r4, #1
 800836c:	e7c8      	b.n	8008300 <quorem+0x94>
 800836e:	6812      	ldr	r2, [r2, #0]
 8008370:	3b04      	subs	r3, #4
 8008372:	2a00      	cmp	r2, #0
 8008374:	d1f0      	bne.n	8008358 <quorem+0xec>
 8008376:	3c01      	subs	r4, #1
 8008378:	e7eb      	b.n	8008352 <quorem+0xe6>
 800837a:	2000      	movs	r0, #0
 800837c:	e7ee      	b.n	800835c <quorem+0xf0>
	...

08008380 <_dtoa_r>:
 8008380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008384:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8008386:	b097      	sub	sp, #92	; 0x5c
 8008388:	4681      	mov	r9, r0
 800838a:	4614      	mov	r4, r2
 800838c:	461d      	mov	r5, r3
 800838e:	4692      	mov	sl, r2
 8008390:	469b      	mov	fp, r3
 8008392:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008394:	b149      	cbz	r1, 80083aa <_dtoa_r+0x2a>
 8008396:	2301      	movs	r3, #1
 8008398:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800839a:	4093      	lsls	r3, r2
 800839c:	608b      	str	r3, [r1, #8]
 800839e:	604a      	str	r2, [r1, #4]
 80083a0:	f000 fded 	bl	8008f7e <_Bfree>
 80083a4:	2300      	movs	r3, #0
 80083a6:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
 80083aa:	1e2b      	subs	r3, r5, #0
 80083ac:	bfad      	iteet	ge
 80083ae:	2300      	movge	r3, #0
 80083b0:	2201      	movlt	r2, #1
 80083b2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80083b6:	6033      	strge	r3, [r6, #0]
 80083b8:	4ba3      	ldr	r3, [pc, #652]	; (8008648 <_dtoa_r+0x2c8>)
 80083ba:	bfb8      	it	lt
 80083bc:	6032      	strlt	r2, [r6, #0]
 80083be:	ea33 030b 	bics.w	r3, r3, fp
 80083c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80083c6:	d119      	bne.n	80083fc <_dtoa_r+0x7c>
 80083c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80083cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80083ce:	6013      	str	r3, [r2, #0]
 80083d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083d4:	4323      	orrs	r3, r4
 80083d6:	f000 8586 	beq.w	8008ee6 <_dtoa_r+0xb66>
 80083da:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80083dc:	b90b      	cbnz	r3, 80083e2 <_dtoa_r+0x62>
 80083de:	4b9b      	ldr	r3, [pc, #620]	; (800864c <_dtoa_r+0x2cc>)
 80083e0:	e021      	b.n	8008426 <_dtoa_r+0xa6>
 80083e2:	4b9a      	ldr	r3, [pc, #616]	; (800864c <_dtoa_r+0x2cc>)
 80083e4:	9304      	str	r3, [sp, #16]
 80083e6:	3303      	adds	r3, #3
 80083e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083ea:	6013      	str	r3, [r2, #0]
 80083ec:	9804      	ldr	r0, [sp, #16]
 80083ee:	b017      	add	sp, #92	; 0x5c
 80083f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083f4:	4b96      	ldr	r3, [pc, #600]	; (8008650 <_dtoa_r+0x2d0>)
 80083f6:	9304      	str	r3, [sp, #16]
 80083f8:	3308      	adds	r3, #8
 80083fa:	e7f5      	b.n	80083e8 <_dtoa_r+0x68>
 80083fc:	2200      	movs	r2, #0
 80083fe:	2300      	movs	r3, #0
 8008400:	4650      	mov	r0, sl
 8008402:	4659      	mov	r1, fp
 8008404:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8008408:	f7f8 face 	bl	80009a8 <__aeabi_dcmpeq>
 800840c:	4607      	mov	r7, r0
 800840e:	b160      	cbz	r0, 800842a <_dtoa_r+0xaa>
 8008410:	2301      	movs	r3, #1
 8008412:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008414:	6013      	str	r3, [r2, #0]
 8008416:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008418:	2b00      	cmp	r3, #0
 800841a:	f000 8561 	beq.w	8008ee0 <_dtoa_r+0xb60>
 800841e:	4b8d      	ldr	r3, [pc, #564]	; (8008654 <_dtoa_r+0x2d4>)
 8008420:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008422:	6013      	str	r3, [r2, #0]
 8008424:	3b01      	subs	r3, #1
 8008426:	9304      	str	r3, [sp, #16]
 8008428:	e7e0      	b.n	80083ec <_dtoa_r+0x6c>
 800842a:	ab14      	add	r3, sp, #80	; 0x50
 800842c:	9301      	str	r3, [sp, #4]
 800842e:	ab15      	add	r3, sp, #84	; 0x54
 8008430:	9300      	str	r3, [sp, #0]
 8008432:	4648      	mov	r0, r9
 8008434:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008438:	f001 f850 	bl	80094dc <__d2b>
 800843c:	9b03      	ldr	r3, [sp, #12]
 800843e:	4680      	mov	r8, r0
 8008440:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8008444:	2e00      	cmp	r6, #0
 8008446:	f000 8082 	beq.w	800854e <_dtoa_r+0x1ce>
 800844a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800844e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008450:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8008454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008458:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800845c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008460:	9713      	str	r7, [sp, #76]	; 0x4c
 8008462:	4619      	mov	r1, r3
 8008464:	2200      	movs	r2, #0
 8008466:	4b7c      	ldr	r3, [pc, #496]	; (8008658 <_dtoa_r+0x2d8>)
 8008468:	f7f7 fe7e 	bl	8000168 <__aeabi_dsub>
 800846c:	a370      	add	r3, pc, #448	; (adr r3, 8008630 <_dtoa_r+0x2b0>)
 800846e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008472:	f7f8 f831 	bl	80004d8 <__aeabi_dmul>
 8008476:	a370      	add	r3, pc, #448	; (adr r3, 8008638 <_dtoa_r+0x2b8>)
 8008478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847c:	f7f7 fe76 	bl	800016c <__adddf3>
 8008480:	4604      	mov	r4, r0
 8008482:	4630      	mov	r0, r6
 8008484:	460d      	mov	r5, r1
 8008486:	f7f7 ffbd 	bl	8000404 <__aeabi_i2d>
 800848a:	a36d      	add	r3, pc, #436	; (adr r3, 8008640 <_dtoa_r+0x2c0>)
 800848c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008490:	f7f8 f822 	bl	80004d8 <__aeabi_dmul>
 8008494:	4602      	mov	r2, r0
 8008496:	460b      	mov	r3, r1
 8008498:	4620      	mov	r0, r4
 800849a:	4629      	mov	r1, r5
 800849c:	f7f7 fe66 	bl	800016c <__adddf3>
 80084a0:	4604      	mov	r4, r0
 80084a2:	460d      	mov	r5, r1
 80084a4:	f7f8 fac8 	bl	8000a38 <__aeabi_d2iz>
 80084a8:	2200      	movs	r2, #0
 80084aa:	9003      	str	r0, [sp, #12]
 80084ac:	2300      	movs	r3, #0
 80084ae:	4620      	mov	r0, r4
 80084b0:	4629      	mov	r1, r5
 80084b2:	f7f8 fa83 	bl	80009bc <__aeabi_dcmplt>
 80084b6:	b150      	cbz	r0, 80084ce <_dtoa_r+0x14e>
 80084b8:	9803      	ldr	r0, [sp, #12]
 80084ba:	f7f7 ffa3 	bl	8000404 <__aeabi_i2d>
 80084be:	4622      	mov	r2, r4
 80084c0:	462b      	mov	r3, r5
 80084c2:	f7f8 fa71 	bl	80009a8 <__aeabi_dcmpeq>
 80084c6:	b910      	cbnz	r0, 80084ce <_dtoa_r+0x14e>
 80084c8:	9b03      	ldr	r3, [sp, #12]
 80084ca:	3b01      	subs	r3, #1
 80084cc:	9303      	str	r3, [sp, #12]
 80084ce:	9b03      	ldr	r3, [sp, #12]
 80084d0:	2b16      	cmp	r3, #22
 80084d2:	d85a      	bhi.n	800858a <_dtoa_r+0x20a>
 80084d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084d8:	9a03      	ldr	r2, [sp, #12]
 80084da:	4b60      	ldr	r3, [pc, #384]	; (800865c <_dtoa_r+0x2dc>)
 80084dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e4:	f7f8 fa6a 	bl	80009bc <__aeabi_dcmplt>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	d050      	beq.n	800858e <_dtoa_r+0x20e>
 80084ec:	9b03      	ldr	r3, [sp, #12]
 80084ee:	3b01      	subs	r3, #1
 80084f0:	9303      	str	r3, [sp, #12]
 80084f2:	2300      	movs	r3, #0
 80084f4:	9311      	str	r3, [sp, #68]	; 0x44
 80084f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084f8:	1b9b      	subs	r3, r3, r6
 80084fa:	1e5a      	subs	r2, r3, #1
 80084fc:	bf49      	itett	mi
 80084fe:	f1c3 0301 	rsbmi	r3, r3, #1
 8008502:	2300      	movpl	r3, #0
 8008504:	9306      	strmi	r3, [sp, #24]
 8008506:	2300      	movmi	r3, #0
 8008508:	bf58      	it	pl
 800850a:	9306      	strpl	r3, [sp, #24]
 800850c:	9209      	str	r2, [sp, #36]	; 0x24
 800850e:	bf48      	it	mi
 8008510:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008512:	9b03      	ldr	r3, [sp, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	db3c      	blt.n	8008592 <_dtoa_r+0x212>
 8008518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800851a:	9a03      	ldr	r2, [sp, #12]
 800851c:	4413      	add	r3, r2
 800851e:	9309      	str	r3, [sp, #36]	; 0x24
 8008520:	2300      	movs	r3, #0
 8008522:	9210      	str	r2, [sp, #64]	; 0x40
 8008524:	930a      	str	r3, [sp, #40]	; 0x28
 8008526:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008528:	2b09      	cmp	r3, #9
 800852a:	d86a      	bhi.n	8008602 <_dtoa_r+0x282>
 800852c:	2b05      	cmp	r3, #5
 800852e:	bfc4      	itt	gt
 8008530:	3b04      	subgt	r3, #4
 8008532:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008534:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008536:	bfc8      	it	gt
 8008538:	2400      	movgt	r4, #0
 800853a:	f1a3 0302 	sub.w	r3, r3, #2
 800853e:	bfd8      	it	le
 8008540:	2401      	movle	r4, #1
 8008542:	2b03      	cmp	r3, #3
 8008544:	d868      	bhi.n	8008618 <_dtoa_r+0x298>
 8008546:	e8df f003 	tbb	[pc, r3]
 800854a:	3a2d      	.short	0x3a2d
 800854c:	5a38      	.short	0x5a38
 800854e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8008552:	441e      	add	r6, r3
 8008554:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008558:	2b20      	cmp	r3, #32
 800855a:	bfc1      	itttt	gt
 800855c:	9a03      	ldrgt	r2, [sp, #12]
 800855e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008562:	409a      	lslgt	r2, r3
 8008564:	f206 4312 	addwgt	r3, r6, #1042	; 0x412
 8008568:	bfcb      	itete	gt
 800856a:	fa24 f303 	lsrgt.w	r3, r4, r3
 800856e:	f1c3 0320 	rsble	r3, r3, #32
 8008572:	ea42 0003 	orrgt.w	r0, r2, r3
 8008576:	fa04 f003 	lslle.w	r0, r4, r3
 800857a:	f7f7 ff33 	bl	80003e4 <__aeabi_ui2d>
 800857e:	2201      	movs	r2, #1
 8008580:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008584:	3e01      	subs	r6, #1
 8008586:	9213      	str	r2, [sp, #76]	; 0x4c
 8008588:	e76b      	b.n	8008462 <_dtoa_r+0xe2>
 800858a:	2301      	movs	r3, #1
 800858c:	e7b2      	b.n	80084f4 <_dtoa_r+0x174>
 800858e:	9011      	str	r0, [sp, #68]	; 0x44
 8008590:	e7b1      	b.n	80084f6 <_dtoa_r+0x176>
 8008592:	9b06      	ldr	r3, [sp, #24]
 8008594:	9a03      	ldr	r2, [sp, #12]
 8008596:	1a9b      	subs	r3, r3, r2
 8008598:	9306      	str	r3, [sp, #24]
 800859a:	4253      	negs	r3, r2
 800859c:	930a      	str	r3, [sp, #40]	; 0x28
 800859e:	2300      	movs	r3, #0
 80085a0:	9310      	str	r3, [sp, #64]	; 0x40
 80085a2:	e7c0      	b.n	8008526 <_dtoa_r+0x1a6>
 80085a4:	2300      	movs	r3, #0
 80085a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80085a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	dc37      	bgt.n	800861e <_dtoa_r+0x29e>
 80085ae:	2301      	movs	r3, #1
 80085b0:	461a      	mov	r2, r3
 80085b2:	9308      	str	r3, [sp, #32]
 80085b4:	9305      	str	r3, [sp, #20]
 80085b6:	9221      	str	r2, [sp, #132]	; 0x84
 80085b8:	e00c      	b.n	80085d4 <_dtoa_r+0x254>
 80085ba:	2301      	movs	r3, #1
 80085bc:	e7f3      	b.n	80085a6 <_dtoa_r+0x226>
 80085be:	2300      	movs	r3, #0
 80085c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80085c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80085c4:	9b03      	ldr	r3, [sp, #12]
 80085c6:	4413      	add	r3, r2
 80085c8:	9308      	str	r3, [sp, #32]
 80085ca:	3301      	adds	r3, #1
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	9305      	str	r3, [sp, #20]
 80085d0:	bfb8      	it	lt
 80085d2:	2301      	movlt	r3, #1
 80085d4:	2100      	movs	r1, #0
 80085d6:	2204      	movs	r2, #4
 80085d8:	f102 0014 	add.w	r0, r2, #20
 80085dc:	4298      	cmp	r0, r3
 80085de:	d922      	bls.n	8008626 <_dtoa_r+0x2a6>
 80085e0:	4648      	mov	r0, r9
 80085e2:	f8c9 103c 	str.w	r1, [r9, #60]	; 0x3c
 80085e6:	f000 fca5 	bl	8008f34 <_Balloc>
 80085ea:	9004      	str	r0, [sp, #16]
 80085ec:	2800      	cmp	r0, #0
 80085ee:	d13b      	bne.n	8008668 <_dtoa_r+0x2e8>
 80085f0:	4602      	mov	r2, r0
 80085f2:	f240 11af 	movw	r1, #431	; 0x1af
 80085f6:	4b1a      	ldr	r3, [pc, #104]	; (8008660 <_dtoa_r+0x2e0>)
 80085f8:	481a      	ldr	r0, [pc, #104]	; (8008664 <_dtoa_r+0x2e4>)
 80085fa:	f001 fa59 	bl	8009ab0 <__assert_func>
 80085fe:	2301      	movs	r3, #1
 8008600:	e7de      	b.n	80085c0 <_dtoa_r+0x240>
 8008602:	2401      	movs	r4, #1
 8008604:	2300      	movs	r3, #0
 8008606:	940b      	str	r4, [sp, #44]	; 0x2c
 8008608:	9320      	str	r3, [sp, #128]	; 0x80
 800860a:	f04f 33ff 	mov.w	r3, #4294967295
 800860e:	2200      	movs	r2, #0
 8008610:	9308      	str	r3, [sp, #32]
 8008612:	9305      	str	r3, [sp, #20]
 8008614:	2312      	movs	r3, #18
 8008616:	e7ce      	b.n	80085b6 <_dtoa_r+0x236>
 8008618:	2301      	movs	r3, #1
 800861a:	930b      	str	r3, [sp, #44]	; 0x2c
 800861c:	e7f5      	b.n	800860a <_dtoa_r+0x28a>
 800861e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008620:	9308      	str	r3, [sp, #32]
 8008622:	9305      	str	r3, [sp, #20]
 8008624:	e7d6      	b.n	80085d4 <_dtoa_r+0x254>
 8008626:	3101      	adds	r1, #1
 8008628:	0052      	lsls	r2, r2, #1
 800862a:	e7d5      	b.n	80085d8 <_dtoa_r+0x258>
 800862c:	f3af 8000 	nop.w
 8008630:	636f4361 	.word	0x636f4361
 8008634:	3fd287a7 	.word	0x3fd287a7
 8008638:	8b60c8b3 	.word	0x8b60c8b3
 800863c:	3fc68a28 	.word	0x3fc68a28
 8008640:	509f79fb 	.word	0x509f79fb
 8008644:	3fd34413 	.word	0x3fd34413
 8008648:	7ff00000 	.word	0x7ff00000
 800864c:	0800a2eb 	.word	0x0800a2eb
 8008650:	0800a2e2 	.word	0x0800a2e2
 8008654:	0800a277 	.word	0x0800a277
 8008658:	3ff80000 	.word	0x3ff80000
 800865c:	0800a3e0 	.word	0x0800a3e0
 8008660:	0800a2ef 	.word	0x0800a2ef
 8008664:	0800a300 	.word	0x0800a300
 8008668:	9b04      	ldr	r3, [sp, #16]
 800866a:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
 800866e:	9b05      	ldr	r3, [sp, #20]
 8008670:	2b0e      	cmp	r3, #14
 8008672:	f200 80a2 	bhi.w	80087ba <_dtoa_r+0x43a>
 8008676:	2c00      	cmp	r4, #0
 8008678:	f000 809f 	beq.w	80087ba <_dtoa_r+0x43a>
 800867c:	9b03      	ldr	r3, [sp, #12]
 800867e:	2b00      	cmp	r3, #0
 8008680:	dd35      	ble.n	80086ee <_dtoa_r+0x36e>
 8008682:	f003 020f 	and.w	r2, r3, #15
 8008686:	4b96      	ldr	r3, [pc, #600]	; (80088e0 <_dtoa_r+0x560>)
 8008688:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800868c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008690:	9b03      	ldr	r3, [sp, #12]
 8008692:	05d8      	lsls	r0, r3, #23
 8008694:	ea4f 1623 	mov.w	r6, r3, asr #4
 8008698:	d517      	bpl.n	80086ca <_dtoa_r+0x34a>
 800869a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800869e:	4b91      	ldr	r3, [pc, #580]	; (80088e4 <_dtoa_r+0x564>)
 80086a0:	2703      	movs	r7, #3
 80086a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086a6:	f7f8 f841 	bl	800072c <__aeabi_ddiv>
 80086aa:	4682      	mov	sl, r0
 80086ac:	468b      	mov	fp, r1
 80086ae:	f006 060f 	and.w	r6, r6, #15
 80086b2:	4b8c      	ldr	r3, [pc, #560]	; (80088e4 <_dtoa_r+0x564>)
 80086b4:	930e      	str	r3, [sp, #56]	; 0x38
 80086b6:	b956      	cbnz	r6, 80086ce <_dtoa_r+0x34e>
 80086b8:	4622      	mov	r2, r4
 80086ba:	462b      	mov	r3, r5
 80086bc:	4650      	mov	r0, sl
 80086be:	4659      	mov	r1, fp
 80086c0:	f7f8 f834 	bl	800072c <__aeabi_ddiv>
 80086c4:	4682      	mov	sl, r0
 80086c6:	468b      	mov	fp, r1
 80086c8:	e02a      	b.n	8008720 <_dtoa_r+0x3a0>
 80086ca:	2702      	movs	r7, #2
 80086cc:	e7f1      	b.n	80086b2 <_dtoa_r+0x332>
 80086ce:	07f1      	lsls	r1, r6, #31
 80086d0:	d509      	bpl.n	80086e6 <_dtoa_r+0x366>
 80086d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086d4:	4620      	mov	r0, r4
 80086d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086da:	4629      	mov	r1, r5
 80086dc:	f7f7 fefc 	bl	80004d8 <__aeabi_dmul>
 80086e0:	4604      	mov	r4, r0
 80086e2:	460d      	mov	r5, r1
 80086e4:	3701      	adds	r7, #1
 80086e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086e8:	1076      	asrs	r6, r6, #1
 80086ea:	3308      	adds	r3, #8
 80086ec:	e7e2      	b.n	80086b4 <_dtoa_r+0x334>
 80086ee:	f000 809f 	beq.w	8008830 <_dtoa_r+0x4b0>
 80086f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086f6:	9b03      	ldr	r3, [sp, #12]
 80086f8:	2702      	movs	r7, #2
 80086fa:	425c      	negs	r4, r3
 80086fc:	4b78      	ldr	r3, [pc, #480]	; (80088e0 <_dtoa_r+0x560>)
 80086fe:	f004 020f 	and.w	r2, r4, #15
 8008702:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800870a:	f7f7 fee5 	bl	80004d8 <__aeabi_dmul>
 800870e:	2300      	movs	r3, #0
 8008710:	4682      	mov	sl, r0
 8008712:	468b      	mov	fp, r1
 8008714:	4d73      	ldr	r5, [pc, #460]	; (80088e4 <_dtoa_r+0x564>)
 8008716:	1124      	asrs	r4, r4, #4
 8008718:	2c00      	cmp	r4, #0
 800871a:	d17e      	bne.n	800881a <_dtoa_r+0x49a>
 800871c:	2b00      	cmp	r3, #0
 800871e:	d1d1      	bne.n	80086c4 <_dtoa_r+0x344>
 8008720:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008722:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
 8008726:	2b00      	cmp	r3, #0
 8008728:	f000 8084 	beq.w	8008834 <_dtoa_r+0x4b4>
 800872c:	2200      	movs	r2, #0
 800872e:	4650      	mov	r0, sl
 8008730:	4659      	mov	r1, fp
 8008732:	4b6d      	ldr	r3, [pc, #436]	; (80088e8 <_dtoa_r+0x568>)
 8008734:	f7f8 f942 	bl	80009bc <__aeabi_dcmplt>
 8008738:	2800      	cmp	r0, #0
 800873a:	d07b      	beq.n	8008834 <_dtoa_r+0x4b4>
 800873c:	9b05      	ldr	r3, [sp, #20]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d078      	beq.n	8008834 <_dtoa_r+0x4b4>
 8008742:	9b08      	ldr	r3, [sp, #32]
 8008744:	2b00      	cmp	r3, #0
 8008746:	dd36      	ble.n	80087b6 <_dtoa_r+0x436>
 8008748:	9b03      	ldr	r3, [sp, #12]
 800874a:	4650      	mov	r0, sl
 800874c:	4659      	mov	r1, fp
 800874e:	2200      	movs	r2, #0
 8008750:	1e5d      	subs	r5, r3, #1
 8008752:	4b66      	ldr	r3, [pc, #408]	; (80088ec <_dtoa_r+0x56c>)
 8008754:	f7f7 fec0 	bl	80004d8 <__aeabi_dmul>
 8008758:	4682      	mov	sl, r0
 800875a:	468b      	mov	fp, r1
 800875c:	9c08      	ldr	r4, [sp, #32]
 800875e:	3701      	adds	r7, #1
 8008760:	4638      	mov	r0, r7
 8008762:	f7f7 fe4f 	bl	8000404 <__aeabi_i2d>
 8008766:	4652      	mov	r2, sl
 8008768:	465b      	mov	r3, fp
 800876a:	f7f7 feb5 	bl	80004d8 <__aeabi_dmul>
 800876e:	2200      	movs	r2, #0
 8008770:	4b5f      	ldr	r3, [pc, #380]	; (80088f0 <_dtoa_r+0x570>)
 8008772:	f7f7 fcfb 	bl	800016c <__adddf3>
 8008776:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800877a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800877e:	960f      	str	r6, [sp, #60]	; 0x3c
 8008780:	2c00      	cmp	r4, #0
 8008782:	d15a      	bne.n	800883a <_dtoa_r+0x4ba>
 8008784:	2200      	movs	r2, #0
 8008786:	4650      	mov	r0, sl
 8008788:	4659      	mov	r1, fp
 800878a:	4b5a      	ldr	r3, [pc, #360]	; (80088f4 <_dtoa_r+0x574>)
 800878c:	f7f7 fcec 	bl	8000168 <__aeabi_dsub>
 8008790:	4633      	mov	r3, r6
 8008792:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008794:	4682      	mov	sl, r0
 8008796:	468b      	mov	fp, r1
 8008798:	f7f8 f92e 	bl	80009f8 <__aeabi_dcmpgt>
 800879c:	2800      	cmp	r0, #0
 800879e:	f040 8295 	bne.w	8008ccc <_dtoa_r+0x94c>
 80087a2:	4650      	mov	r0, sl
 80087a4:	4659      	mov	r1, fp
 80087a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80087a8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80087ac:	f7f8 f906 	bl	80009bc <__aeabi_dcmplt>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	f040 8289 	bne.w	8008cc8 <_dtoa_r+0x948>
 80087b6:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80087ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f2c0 814e 	blt.w	8008a5e <_dtoa_r+0x6de>
 80087c2:	9a03      	ldr	r2, [sp, #12]
 80087c4:	2a0e      	cmp	r2, #14
 80087c6:	f300 814a 	bgt.w	8008a5e <_dtoa_r+0x6de>
 80087ca:	4b45      	ldr	r3, [pc, #276]	; (80088e0 <_dtoa_r+0x560>)
 80087cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087d0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80087d4:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80087d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f280 80d7 	bge.w	800898e <_dtoa_r+0x60e>
 80087e0:	9b05      	ldr	r3, [sp, #20]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	f300 80d3 	bgt.w	800898e <_dtoa_r+0x60e>
 80087e8:	f040 826d 	bne.w	8008cc6 <_dtoa_r+0x946>
 80087ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087f0:	2200      	movs	r2, #0
 80087f2:	4b40      	ldr	r3, [pc, #256]	; (80088f4 <_dtoa_r+0x574>)
 80087f4:	f7f7 fe70 	bl	80004d8 <__aeabi_dmul>
 80087f8:	4652      	mov	r2, sl
 80087fa:	465b      	mov	r3, fp
 80087fc:	f7f8 f8f2 	bl	80009e4 <__aeabi_dcmpge>
 8008800:	9c05      	ldr	r4, [sp, #20]
 8008802:	4625      	mov	r5, r4
 8008804:	2800      	cmp	r0, #0
 8008806:	f040 8246 	bne.w	8008c96 <_dtoa_r+0x916>
 800880a:	2331      	movs	r3, #49	; 0x31
 800880c:	9e04      	ldr	r6, [sp, #16]
 800880e:	f806 3b01 	strb.w	r3, [r6], #1
 8008812:	9b03      	ldr	r3, [sp, #12]
 8008814:	3301      	adds	r3, #1
 8008816:	9303      	str	r3, [sp, #12]
 8008818:	e241      	b.n	8008c9e <_dtoa_r+0x91e>
 800881a:	07e2      	lsls	r2, r4, #31
 800881c:	d505      	bpl.n	800882a <_dtoa_r+0x4aa>
 800881e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008822:	f7f7 fe59 	bl	80004d8 <__aeabi_dmul>
 8008826:	2301      	movs	r3, #1
 8008828:	3701      	adds	r7, #1
 800882a:	1064      	asrs	r4, r4, #1
 800882c:	3508      	adds	r5, #8
 800882e:	e773      	b.n	8008718 <_dtoa_r+0x398>
 8008830:	2702      	movs	r7, #2
 8008832:	e775      	b.n	8008720 <_dtoa_r+0x3a0>
 8008834:	9d03      	ldr	r5, [sp, #12]
 8008836:	9c05      	ldr	r4, [sp, #20]
 8008838:	e792      	b.n	8008760 <_dtoa_r+0x3e0>
 800883a:	9904      	ldr	r1, [sp, #16]
 800883c:	4b28      	ldr	r3, [pc, #160]	; (80088e0 <_dtoa_r+0x560>)
 800883e:	4421      	add	r1, r4
 8008840:	9112      	str	r1, [sp, #72]	; 0x48
 8008842:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008844:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008848:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 800884c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008850:	2900      	cmp	r1, #0
 8008852:	d053      	beq.n	80088fc <_dtoa_r+0x57c>
 8008854:	2000      	movs	r0, #0
 8008856:	4928      	ldr	r1, [pc, #160]	; (80088f8 <_dtoa_r+0x578>)
 8008858:	f7f7 ff68 	bl	800072c <__aeabi_ddiv>
 800885c:	4632      	mov	r2, r6
 800885e:	463b      	mov	r3, r7
 8008860:	f7f7 fc82 	bl	8000168 <__aeabi_dsub>
 8008864:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008868:	9e04      	ldr	r6, [sp, #16]
 800886a:	4659      	mov	r1, fp
 800886c:	4650      	mov	r0, sl
 800886e:	f7f8 f8e3 	bl	8000a38 <__aeabi_d2iz>
 8008872:	4604      	mov	r4, r0
 8008874:	f7f7 fdc6 	bl	8000404 <__aeabi_i2d>
 8008878:	4602      	mov	r2, r0
 800887a:	460b      	mov	r3, r1
 800887c:	4650      	mov	r0, sl
 800887e:	4659      	mov	r1, fp
 8008880:	f7f7 fc72 	bl	8000168 <__aeabi_dsub>
 8008884:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008888:	3430      	adds	r4, #48	; 0x30
 800888a:	f806 4b01 	strb.w	r4, [r6], #1
 800888e:	4682      	mov	sl, r0
 8008890:	468b      	mov	fp, r1
 8008892:	f7f8 f893 	bl	80009bc <__aeabi_dcmplt>
 8008896:	2800      	cmp	r0, #0
 8008898:	d171      	bne.n	800897e <_dtoa_r+0x5fe>
 800889a:	4652      	mov	r2, sl
 800889c:	465b      	mov	r3, fp
 800889e:	2000      	movs	r0, #0
 80088a0:	4911      	ldr	r1, [pc, #68]	; (80088e8 <_dtoa_r+0x568>)
 80088a2:	f7f7 fc61 	bl	8000168 <__aeabi_dsub>
 80088a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80088aa:	f7f8 f887 	bl	80009bc <__aeabi_dcmplt>
 80088ae:	2800      	cmp	r0, #0
 80088b0:	f040 80b7 	bne.w	8008a22 <_dtoa_r+0x6a2>
 80088b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088b6:	429e      	cmp	r6, r3
 80088b8:	f43f af7d 	beq.w	80087b6 <_dtoa_r+0x436>
 80088bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80088c0:	2200      	movs	r2, #0
 80088c2:	4b0a      	ldr	r3, [pc, #40]	; (80088ec <_dtoa_r+0x56c>)
 80088c4:	f7f7 fe08 	bl	80004d8 <__aeabi_dmul>
 80088c8:	2200      	movs	r2, #0
 80088ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80088ce:	4b07      	ldr	r3, [pc, #28]	; (80088ec <_dtoa_r+0x56c>)
 80088d0:	4650      	mov	r0, sl
 80088d2:	4659      	mov	r1, fp
 80088d4:	f7f7 fe00 	bl	80004d8 <__aeabi_dmul>
 80088d8:	4682      	mov	sl, r0
 80088da:	468b      	mov	fp, r1
 80088dc:	e7c5      	b.n	800886a <_dtoa_r+0x4ea>
 80088de:	bf00      	nop
 80088e0:	0800a3e0 	.word	0x0800a3e0
 80088e4:	0800a3b8 	.word	0x0800a3b8
 80088e8:	3ff00000 	.word	0x3ff00000
 80088ec:	40240000 	.word	0x40240000
 80088f0:	401c0000 	.word	0x401c0000
 80088f4:	40140000 	.word	0x40140000
 80088f8:	3fe00000 	.word	0x3fe00000
 80088fc:	4630      	mov	r0, r6
 80088fe:	4639      	mov	r1, r7
 8008900:	f7f7 fdea 	bl	80004d8 <__aeabi_dmul>
 8008904:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008908:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800890a:	9e04      	ldr	r6, [sp, #16]
 800890c:	4659      	mov	r1, fp
 800890e:	4650      	mov	r0, sl
 8008910:	f7f8 f892 	bl	8000a38 <__aeabi_d2iz>
 8008914:	4604      	mov	r4, r0
 8008916:	f7f7 fd75 	bl	8000404 <__aeabi_i2d>
 800891a:	4602      	mov	r2, r0
 800891c:	460b      	mov	r3, r1
 800891e:	4650      	mov	r0, sl
 8008920:	4659      	mov	r1, fp
 8008922:	f7f7 fc21 	bl	8000168 <__aeabi_dsub>
 8008926:	3430      	adds	r4, #48	; 0x30
 8008928:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800892a:	f806 4b01 	strb.w	r4, [r6], #1
 800892e:	429e      	cmp	r6, r3
 8008930:	4682      	mov	sl, r0
 8008932:	468b      	mov	fp, r1
 8008934:	f04f 0200 	mov.w	r2, #0
 8008938:	d123      	bne.n	8008982 <_dtoa_r+0x602>
 800893a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800893e:	4bb1      	ldr	r3, [pc, #708]	; (8008c04 <_dtoa_r+0x884>)
 8008940:	f7f7 fc14 	bl	800016c <__adddf3>
 8008944:	4602      	mov	r2, r0
 8008946:	460b      	mov	r3, r1
 8008948:	4650      	mov	r0, sl
 800894a:	4659      	mov	r1, fp
 800894c:	f7f8 f854 	bl	80009f8 <__aeabi_dcmpgt>
 8008950:	2800      	cmp	r0, #0
 8008952:	d166      	bne.n	8008a22 <_dtoa_r+0x6a2>
 8008954:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008958:	2000      	movs	r0, #0
 800895a:	49aa      	ldr	r1, [pc, #680]	; (8008c04 <_dtoa_r+0x884>)
 800895c:	f7f7 fc04 	bl	8000168 <__aeabi_dsub>
 8008960:	4602      	mov	r2, r0
 8008962:	460b      	mov	r3, r1
 8008964:	4650      	mov	r0, sl
 8008966:	4659      	mov	r1, fp
 8008968:	f7f8 f828 	bl	80009bc <__aeabi_dcmplt>
 800896c:	2800      	cmp	r0, #0
 800896e:	f43f af22 	beq.w	80087b6 <_dtoa_r+0x436>
 8008972:	463e      	mov	r6, r7
 8008974:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008978:	3f01      	subs	r7, #1
 800897a:	2b30      	cmp	r3, #48	; 0x30
 800897c:	d0f9      	beq.n	8008972 <_dtoa_r+0x5f2>
 800897e:	9503      	str	r5, [sp, #12]
 8008980:	e03e      	b.n	8008a00 <_dtoa_r+0x680>
 8008982:	4ba1      	ldr	r3, [pc, #644]	; (8008c08 <_dtoa_r+0x888>)
 8008984:	f7f7 fda8 	bl	80004d8 <__aeabi_dmul>
 8008988:	4682      	mov	sl, r0
 800898a:	468b      	mov	fp, r1
 800898c:	e7be      	b.n	800890c <_dtoa_r+0x58c>
 800898e:	4654      	mov	r4, sl
 8008990:	f04f 0a00 	mov.w	sl, #0
 8008994:	465d      	mov	r5, fp
 8008996:	9e04      	ldr	r6, [sp, #16]
 8008998:	f8df b26c 	ldr.w	fp, [pc, #620]	; 8008c08 <_dtoa_r+0x888>
 800899c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089a0:	4620      	mov	r0, r4
 80089a2:	4629      	mov	r1, r5
 80089a4:	f7f7 fec2 	bl	800072c <__aeabi_ddiv>
 80089a8:	f7f8 f846 	bl	8000a38 <__aeabi_d2iz>
 80089ac:	4607      	mov	r7, r0
 80089ae:	f7f7 fd29 	bl	8000404 <__aeabi_i2d>
 80089b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089b6:	f7f7 fd8f 	bl	80004d8 <__aeabi_dmul>
 80089ba:	4602      	mov	r2, r0
 80089bc:	460b      	mov	r3, r1
 80089be:	4620      	mov	r0, r4
 80089c0:	4629      	mov	r1, r5
 80089c2:	f7f7 fbd1 	bl	8000168 <__aeabi_dsub>
 80089c6:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80089ca:	f806 4b01 	strb.w	r4, [r6], #1
 80089ce:	9c04      	ldr	r4, [sp, #16]
 80089d0:	9d05      	ldr	r5, [sp, #20]
 80089d2:	1b34      	subs	r4, r6, r4
 80089d4:	42a5      	cmp	r5, r4
 80089d6:	4602      	mov	r2, r0
 80089d8:	460b      	mov	r3, r1
 80089da:	d133      	bne.n	8008a44 <_dtoa_r+0x6c4>
 80089dc:	f7f7 fbc6 	bl	800016c <__adddf3>
 80089e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089e4:	4604      	mov	r4, r0
 80089e6:	460d      	mov	r5, r1
 80089e8:	f7f8 f806 	bl	80009f8 <__aeabi_dcmpgt>
 80089ec:	b9c0      	cbnz	r0, 8008a20 <_dtoa_r+0x6a0>
 80089ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089f2:	4620      	mov	r0, r4
 80089f4:	4629      	mov	r1, r5
 80089f6:	f7f7 ffd7 	bl	80009a8 <__aeabi_dcmpeq>
 80089fa:	b108      	cbz	r0, 8008a00 <_dtoa_r+0x680>
 80089fc:	07fb      	lsls	r3, r7, #31
 80089fe:	d40f      	bmi.n	8008a20 <_dtoa_r+0x6a0>
 8008a00:	4641      	mov	r1, r8
 8008a02:	4648      	mov	r0, r9
 8008a04:	f000 fabb 	bl	8008f7e <_Bfree>
 8008a08:	2300      	movs	r3, #0
 8008a0a:	7033      	strb	r3, [r6, #0]
 8008a0c:	9b03      	ldr	r3, [sp, #12]
 8008a0e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008a10:	3301      	adds	r3, #1
 8008a12:	6013      	str	r3, [r2, #0]
 8008a14:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f43f ace8 	beq.w	80083ec <_dtoa_r+0x6c>
 8008a1c:	601e      	str	r6, [r3, #0]
 8008a1e:	e4e5      	b.n	80083ec <_dtoa_r+0x6c>
 8008a20:	9d03      	ldr	r5, [sp, #12]
 8008a22:	4633      	mov	r3, r6
 8008a24:	461e      	mov	r6, r3
 8008a26:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a2a:	2a39      	cmp	r2, #57	; 0x39
 8008a2c:	d106      	bne.n	8008a3c <_dtoa_r+0x6bc>
 8008a2e:	9a04      	ldr	r2, [sp, #16]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d1f7      	bne.n	8008a24 <_dtoa_r+0x6a4>
 8008a34:	2230      	movs	r2, #48	; 0x30
 8008a36:	9904      	ldr	r1, [sp, #16]
 8008a38:	3501      	adds	r5, #1
 8008a3a:	700a      	strb	r2, [r1, #0]
 8008a3c:	781a      	ldrb	r2, [r3, #0]
 8008a3e:	3201      	adds	r2, #1
 8008a40:	701a      	strb	r2, [r3, #0]
 8008a42:	e79c      	b.n	800897e <_dtoa_r+0x5fe>
 8008a44:	4652      	mov	r2, sl
 8008a46:	465b      	mov	r3, fp
 8008a48:	f7f7 fd46 	bl	80004d8 <__aeabi_dmul>
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	2300      	movs	r3, #0
 8008a50:	4604      	mov	r4, r0
 8008a52:	460d      	mov	r5, r1
 8008a54:	f7f7 ffa8 	bl	80009a8 <__aeabi_dcmpeq>
 8008a58:	2800      	cmp	r0, #0
 8008a5a:	d09f      	beq.n	800899c <_dtoa_r+0x61c>
 8008a5c:	e7d0      	b.n	8008a00 <_dtoa_r+0x680>
 8008a5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a60:	2a00      	cmp	r2, #0
 8008a62:	f000 80ca 	beq.w	8008bfa <_dtoa_r+0x87a>
 8008a66:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008a68:	2a01      	cmp	r2, #1
 8008a6a:	f300 80ad 	bgt.w	8008bc8 <_dtoa_r+0x848>
 8008a6e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a70:	2a00      	cmp	r2, #0
 8008a72:	f000 80a5 	beq.w	8008bc0 <_dtoa_r+0x840>
 8008a76:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a7a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a7c:	9e06      	ldr	r6, [sp, #24]
 8008a7e:	9a06      	ldr	r2, [sp, #24]
 8008a80:	2101      	movs	r1, #1
 8008a82:	441a      	add	r2, r3
 8008a84:	9206      	str	r2, [sp, #24]
 8008a86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a88:	4648      	mov	r0, r9
 8008a8a:	441a      	add	r2, r3
 8008a8c:	9209      	str	r2, [sp, #36]	; 0x24
 8008a8e:	f000 fb13 	bl	80090b8 <__i2b>
 8008a92:	4605      	mov	r5, r0
 8008a94:	b166      	cbz	r6, 8008ab0 <_dtoa_r+0x730>
 8008a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	dd09      	ble.n	8008ab0 <_dtoa_r+0x730>
 8008a9c:	42b3      	cmp	r3, r6
 8008a9e:	bfa8      	it	ge
 8008aa0:	4633      	movge	r3, r6
 8008aa2:	9a06      	ldr	r2, [sp, #24]
 8008aa4:	1af6      	subs	r6, r6, r3
 8008aa6:	1ad2      	subs	r2, r2, r3
 8008aa8:	9206      	str	r2, [sp, #24]
 8008aaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008aac:	1ad3      	subs	r3, r2, r3
 8008aae:	9309      	str	r3, [sp, #36]	; 0x24
 8008ab0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ab2:	b1f3      	cbz	r3, 8008af2 <_dtoa_r+0x772>
 8008ab4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	f000 80a8 	beq.w	8008c0c <_dtoa_r+0x88c>
 8008abc:	2c00      	cmp	r4, #0
 8008abe:	dd10      	ble.n	8008ae2 <_dtoa_r+0x762>
 8008ac0:	4629      	mov	r1, r5
 8008ac2:	4622      	mov	r2, r4
 8008ac4:	4648      	mov	r0, r9
 8008ac6:	f000 fbb5 	bl	8009234 <__pow5mult>
 8008aca:	4642      	mov	r2, r8
 8008acc:	4601      	mov	r1, r0
 8008ace:	4605      	mov	r5, r0
 8008ad0:	4648      	mov	r0, r9
 8008ad2:	f000 fb07 	bl	80090e4 <__multiply>
 8008ad6:	4607      	mov	r7, r0
 8008ad8:	4641      	mov	r1, r8
 8008ada:	4648      	mov	r0, r9
 8008adc:	f000 fa4f 	bl	8008f7e <_Bfree>
 8008ae0:	46b8      	mov	r8, r7
 8008ae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ae4:	1b1a      	subs	r2, r3, r4
 8008ae6:	d004      	beq.n	8008af2 <_dtoa_r+0x772>
 8008ae8:	4641      	mov	r1, r8
 8008aea:	4648      	mov	r0, r9
 8008aec:	f000 fba2 	bl	8009234 <__pow5mult>
 8008af0:	4680      	mov	r8, r0
 8008af2:	2101      	movs	r1, #1
 8008af4:	4648      	mov	r0, r9
 8008af6:	f000 fadf 	bl	80090b8 <__i2b>
 8008afa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008afc:	4604      	mov	r4, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	f340 8086 	ble.w	8008c10 <_dtoa_r+0x890>
 8008b04:	461a      	mov	r2, r3
 8008b06:	4601      	mov	r1, r0
 8008b08:	4648      	mov	r0, r9
 8008b0a:	f000 fb93 	bl	8009234 <__pow5mult>
 8008b0e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b10:	4604      	mov	r4, r0
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	dd7f      	ble.n	8008c16 <_dtoa_r+0x896>
 8008b16:	2700      	movs	r7, #0
 8008b18:	6923      	ldr	r3, [r4, #16]
 8008b1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b1e:	6918      	ldr	r0, [r3, #16]
 8008b20:	f000 fa7c 	bl	800901c <__hi0bits>
 8008b24:	f1c0 0020 	rsb	r0, r0, #32
 8008b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b2a:	4418      	add	r0, r3
 8008b2c:	f010 001f 	ands.w	r0, r0, #31
 8008b30:	f000 8098 	beq.w	8008c64 <_dtoa_r+0x8e4>
 8008b34:	f1c0 0320 	rsb	r3, r0, #32
 8008b38:	2b04      	cmp	r3, #4
 8008b3a:	f340 8088 	ble.w	8008c4e <_dtoa_r+0x8ce>
 8008b3e:	9b06      	ldr	r3, [sp, #24]
 8008b40:	f1c0 001c 	rsb	r0, r0, #28
 8008b44:	4403      	add	r3, r0
 8008b46:	9306      	str	r3, [sp, #24]
 8008b48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b4a:	4406      	add	r6, r0
 8008b4c:	4403      	add	r3, r0
 8008b4e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b50:	9b06      	ldr	r3, [sp, #24]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	dd05      	ble.n	8008b62 <_dtoa_r+0x7e2>
 8008b56:	4641      	mov	r1, r8
 8008b58:	461a      	mov	r2, r3
 8008b5a:	4648      	mov	r0, r9
 8008b5c:	f000 fbaa 	bl	80092b4 <__lshift>
 8008b60:	4680      	mov	r8, r0
 8008b62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	dd05      	ble.n	8008b74 <_dtoa_r+0x7f4>
 8008b68:	4621      	mov	r1, r4
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	4648      	mov	r0, r9
 8008b6e:	f000 fba1 	bl	80092b4 <__lshift>
 8008b72:	4604      	mov	r4, r0
 8008b74:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d076      	beq.n	8008c68 <_dtoa_r+0x8e8>
 8008b7a:	4621      	mov	r1, r4
 8008b7c:	4640      	mov	r0, r8
 8008b7e:	f000 fc05 	bl	800938c <__mcmp>
 8008b82:	2800      	cmp	r0, #0
 8008b84:	da70      	bge.n	8008c68 <_dtoa_r+0x8e8>
 8008b86:	9b03      	ldr	r3, [sp, #12]
 8008b88:	4641      	mov	r1, r8
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	9303      	str	r3, [sp, #12]
 8008b8e:	220a      	movs	r2, #10
 8008b90:	2300      	movs	r3, #0
 8008b92:	4648      	mov	r0, r9
 8008b94:	f000 f9fc 	bl	8008f90 <__multadd>
 8008b98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b9a:	4680      	mov	r8, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	f000 81a9 	beq.w	8008ef4 <_dtoa_r+0xb74>
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	4629      	mov	r1, r5
 8008ba6:	220a      	movs	r2, #10
 8008ba8:	4648      	mov	r0, r9
 8008baa:	f000 f9f1 	bl	8008f90 <__multadd>
 8008bae:	9b08      	ldr	r3, [sp, #32]
 8008bb0:	4605      	mov	r5, r0
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	f300 8093 	bgt.w	8008cde <_dtoa_r+0x95e>
 8008bb8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	dc5c      	bgt.n	8008c78 <_dtoa_r+0x8f8>
 8008bbe:	e08e      	b.n	8008cde <_dtoa_r+0x95e>
 8008bc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008bc2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008bc6:	e758      	b.n	8008a7a <_dtoa_r+0x6fa>
 8008bc8:	9b05      	ldr	r3, [sp, #20]
 8008bca:	1e5c      	subs	r4, r3, #1
 8008bcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bce:	42a3      	cmp	r3, r4
 8008bd0:	bfbf      	itttt	lt
 8008bd2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008bd4:	9a10      	ldrlt	r2, [sp, #64]	; 0x40
 8008bd6:	1ae3      	sublt	r3, r4, r3
 8008bd8:	18d2      	addlt	r2, r2, r3
 8008bda:	bfa8      	it	ge
 8008bdc:	1b1c      	subge	r4, r3, r4
 8008bde:	9b05      	ldr	r3, [sp, #20]
 8008be0:	bfbe      	ittt	lt
 8008be2:	9210      	strlt	r2, [sp, #64]	; 0x40
 8008be4:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008be6:	2400      	movlt	r4, #0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	bfb7      	itett	lt
 8008bec:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 8008bf0:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 8008bf4:	1a9e      	sublt	r6, r3, r2
 8008bf6:	2300      	movlt	r3, #0
 8008bf8:	e741      	b.n	8008a7e <_dtoa_r+0x6fe>
 8008bfa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008bfc:	9e06      	ldr	r6, [sp, #24]
 8008bfe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008c00:	e748      	b.n	8008a94 <_dtoa_r+0x714>
 8008c02:	bf00      	nop
 8008c04:	3fe00000 	.word	0x3fe00000
 8008c08:	40240000 	.word	0x40240000
 8008c0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c0e:	e76b      	b.n	8008ae8 <_dtoa_r+0x768>
 8008c10:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	dc17      	bgt.n	8008c46 <_dtoa_r+0x8c6>
 8008c16:	f1ba 0f00 	cmp.w	sl, #0
 8008c1a:	d114      	bne.n	8008c46 <_dtoa_r+0x8c6>
 8008c1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c20:	b99b      	cbnz	r3, 8008c4a <_dtoa_r+0x8ca>
 8008c22:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8008c26:	0d3f      	lsrs	r7, r7, #20
 8008c28:	053f      	lsls	r7, r7, #20
 8008c2a:	b137      	cbz	r7, 8008c3a <_dtoa_r+0x8ba>
 8008c2c:	2701      	movs	r7, #1
 8008c2e:	9b06      	ldr	r3, [sp, #24]
 8008c30:	3301      	adds	r3, #1
 8008c32:	9306      	str	r3, [sp, #24]
 8008c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c36:	3301      	adds	r3, #1
 8008c38:	9309      	str	r3, [sp, #36]	; 0x24
 8008c3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	f47f af6b 	bne.w	8008b18 <_dtoa_r+0x798>
 8008c42:	2001      	movs	r0, #1
 8008c44:	e770      	b.n	8008b28 <_dtoa_r+0x7a8>
 8008c46:	2700      	movs	r7, #0
 8008c48:	e7f7      	b.n	8008c3a <_dtoa_r+0x8ba>
 8008c4a:	4657      	mov	r7, sl
 8008c4c:	e7f5      	b.n	8008c3a <_dtoa_r+0x8ba>
 8008c4e:	f43f af7f 	beq.w	8008b50 <_dtoa_r+0x7d0>
 8008c52:	9a06      	ldr	r2, [sp, #24]
 8008c54:	331c      	adds	r3, #28
 8008c56:	441a      	add	r2, r3
 8008c58:	9206      	str	r2, [sp, #24]
 8008c5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c5c:	441e      	add	r6, r3
 8008c5e:	441a      	add	r2, r3
 8008c60:	9209      	str	r2, [sp, #36]	; 0x24
 8008c62:	e775      	b.n	8008b50 <_dtoa_r+0x7d0>
 8008c64:	4603      	mov	r3, r0
 8008c66:	e7f4      	b.n	8008c52 <_dtoa_r+0x8d2>
 8008c68:	9b05      	ldr	r3, [sp, #20]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	dc31      	bgt.n	8008cd2 <_dtoa_r+0x952>
 8008c6e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c70:	2b02      	cmp	r3, #2
 8008c72:	dd2e      	ble.n	8008cd2 <_dtoa_r+0x952>
 8008c74:	9b05      	ldr	r3, [sp, #20]
 8008c76:	9308      	str	r3, [sp, #32]
 8008c78:	9b08      	ldr	r3, [sp, #32]
 8008c7a:	b963      	cbnz	r3, 8008c96 <_dtoa_r+0x916>
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	2205      	movs	r2, #5
 8008c80:	4648      	mov	r0, r9
 8008c82:	f000 f985 	bl	8008f90 <__multadd>
 8008c86:	4601      	mov	r1, r0
 8008c88:	4604      	mov	r4, r0
 8008c8a:	4640      	mov	r0, r8
 8008c8c:	f000 fb7e 	bl	800938c <__mcmp>
 8008c90:	2800      	cmp	r0, #0
 8008c92:	f73f adba 	bgt.w	800880a <_dtoa_r+0x48a>
 8008c96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c98:	9e04      	ldr	r6, [sp, #16]
 8008c9a:	43db      	mvns	r3, r3
 8008c9c:	9303      	str	r3, [sp, #12]
 8008c9e:	2700      	movs	r7, #0
 8008ca0:	4621      	mov	r1, r4
 8008ca2:	4648      	mov	r0, r9
 8008ca4:	f000 f96b 	bl	8008f7e <_Bfree>
 8008ca8:	2d00      	cmp	r5, #0
 8008caa:	f43f aea9 	beq.w	8008a00 <_dtoa_r+0x680>
 8008cae:	b12f      	cbz	r7, 8008cbc <_dtoa_r+0x93c>
 8008cb0:	42af      	cmp	r7, r5
 8008cb2:	d003      	beq.n	8008cbc <_dtoa_r+0x93c>
 8008cb4:	4639      	mov	r1, r7
 8008cb6:	4648      	mov	r0, r9
 8008cb8:	f000 f961 	bl	8008f7e <_Bfree>
 8008cbc:	4629      	mov	r1, r5
 8008cbe:	4648      	mov	r0, r9
 8008cc0:	f000 f95d 	bl	8008f7e <_Bfree>
 8008cc4:	e69c      	b.n	8008a00 <_dtoa_r+0x680>
 8008cc6:	2400      	movs	r4, #0
 8008cc8:	4625      	mov	r5, r4
 8008cca:	e7e4      	b.n	8008c96 <_dtoa_r+0x916>
 8008ccc:	9503      	str	r5, [sp, #12]
 8008cce:	4625      	mov	r5, r4
 8008cd0:	e59b      	b.n	800880a <_dtoa_r+0x48a>
 8008cd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	f000 80c4 	beq.w	8008e62 <_dtoa_r+0xae2>
 8008cda:	9b05      	ldr	r3, [sp, #20]
 8008cdc:	9308      	str	r3, [sp, #32]
 8008cde:	2e00      	cmp	r6, #0
 8008ce0:	dd05      	ble.n	8008cee <_dtoa_r+0x96e>
 8008ce2:	4629      	mov	r1, r5
 8008ce4:	4632      	mov	r2, r6
 8008ce6:	4648      	mov	r0, r9
 8008ce8:	f000 fae4 	bl	80092b4 <__lshift>
 8008cec:	4605      	mov	r5, r0
 8008cee:	2f00      	cmp	r7, #0
 8008cf0:	d058      	beq.n	8008da4 <_dtoa_r+0xa24>
 8008cf2:	4648      	mov	r0, r9
 8008cf4:	6869      	ldr	r1, [r5, #4]
 8008cf6:	f000 f91d 	bl	8008f34 <_Balloc>
 8008cfa:	4606      	mov	r6, r0
 8008cfc:	b920      	cbnz	r0, 8008d08 <_dtoa_r+0x988>
 8008cfe:	4602      	mov	r2, r0
 8008d00:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008d04:	4b7f      	ldr	r3, [pc, #508]	; (8008f04 <_dtoa_r+0xb84>)
 8008d06:	e477      	b.n	80085f8 <_dtoa_r+0x278>
 8008d08:	692a      	ldr	r2, [r5, #16]
 8008d0a:	f105 010c 	add.w	r1, r5, #12
 8008d0e:	3202      	adds	r2, #2
 8008d10:	0092      	lsls	r2, r2, #2
 8008d12:	300c      	adds	r0, #12
 8008d14:	f7ff fa28 	bl	8008168 <memcpy>
 8008d18:	2201      	movs	r2, #1
 8008d1a:	4631      	mov	r1, r6
 8008d1c:	4648      	mov	r0, r9
 8008d1e:	f000 fac9 	bl	80092b4 <__lshift>
 8008d22:	462f      	mov	r7, r5
 8008d24:	4605      	mov	r5, r0
 8008d26:	9b04      	ldr	r3, [sp, #16]
 8008d28:	9a04      	ldr	r2, [sp, #16]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	9305      	str	r3, [sp, #20]
 8008d2e:	9b08      	ldr	r3, [sp, #32]
 8008d30:	4413      	add	r3, r2
 8008d32:	930a      	str	r3, [sp, #40]	; 0x28
 8008d34:	f00a 0301 	and.w	r3, sl, #1
 8008d38:	9309      	str	r3, [sp, #36]	; 0x24
 8008d3a:	9b05      	ldr	r3, [sp, #20]
 8008d3c:	4621      	mov	r1, r4
 8008d3e:	4640      	mov	r0, r8
 8008d40:	f103 3bff 	add.w	fp, r3, #4294967295
 8008d44:	f7ff fa92 	bl	800826c <quorem>
 8008d48:	4639      	mov	r1, r7
 8008d4a:	9006      	str	r0, [sp, #24]
 8008d4c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d50:	4640      	mov	r0, r8
 8008d52:	f000 fb1b 	bl	800938c <__mcmp>
 8008d56:	462a      	mov	r2, r5
 8008d58:	9008      	str	r0, [sp, #32]
 8008d5a:	4621      	mov	r1, r4
 8008d5c:	4648      	mov	r0, r9
 8008d5e:	f000 fb31 	bl	80093c4 <__mdiff>
 8008d62:	68c2      	ldr	r2, [r0, #12]
 8008d64:	4606      	mov	r6, r0
 8008d66:	b9fa      	cbnz	r2, 8008da8 <_dtoa_r+0xa28>
 8008d68:	4601      	mov	r1, r0
 8008d6a:	4640      	mov	r0, r8
 8008d6c:	f000 fb0e 	bl	800938c <__mcmp>
 8008d70:	4602      	mov	r2, r0
 8008d72:	4631      	mov	r1, r6
 8008d74:	4648      	mov	r0, r9
 8008d76:	920b      	str	r2, [sp, #44]	; 0x2c
 8008d78:	f000 f901 	bl	8008f7e <_Bfree>
 8008d7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d7e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d80:	9e05      	ldr	r6, [sp, #20]
 8008d82:	ea43 0102 	orr.w	r1, r3, r2
 8008d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d88:	4319      	orrs	r1, r3
 8008d8a:	d10f      	bne.n	8008dac <_dtoa_r+0xa2c>
 8008d8c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d90:	d028      	beq.n	8008de4 <_dtoa_r+0xa64>
 8008d92:	9b08      	ldr	r3, [sp, #32]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	dd02      	ble.n	8008d9e <_dtoa_r+0xa1e>
 8008d98:	9b06      	ldr	r3, [sp, #24]
 8008d9a:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008d9e:	f88b a000 	strb.w	sl, [fp]
 8008da2:	e77d      	b.n	8008ca0 <_dtoa_r+0x920>
 8008da4:	4628      	mov	r0, r5
 8008da6:	e7bc      	b.n	8008d22 <_dtoa_r+0x9a2>
 8008da8:	2201      	movs	r2, #1
 8008daa:	e7e2      	b.n	8008d72 <_dtoa_r+0x9f2>
 8008dac:	9b08      	ldr	r3, [sp, #32]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	db04      	blt.n	8008dbc <_dtoa_r+0xa3c>
 8008db2:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008db4:	430b      	orrs	r3, r1
 8008db6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008db8:	430b      	orrs	r3, r1
 8008dba:	d120      	bne.n	8008dfe <_dtoa_r+0xa7e>
 8008dbc:	2a00      	cmp	r2, #0
 8008dbe:	ddee      	ble.n	8008d9e <_dtoa_r+0xa1e>
 8008dc0:	4641      	mov	r1, r8
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	4648      	mov	r0, r9
 8008dc6:	f000 fa75 	bl	80092b4 <__lshift>
 8008dca:	4621      	mov	r1, r4
 8008dcc:	4680      	mov	r8, r0
 8008dce:	f000 fadd 	bl	800938c <__mcmp>
 8008dd2:	2800      	cmp	r0, #0
 8008dd4:	dc03      	bgt.n	8008dde <_dtoa_r+0xa5e>
 8008dd6:	d1e2      	bne.n	8008d9e <_dtoa_r+0xa1e>
 8008dd8:	f01a 0f01 	tst.w	sl, #1
 8008ddc:	d0df      	beq.n	8008d9e <_dtoa_r+0xa1e>
 8008dde:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008de2:	d1d9      	bne.n	8008d98 <_dtoa_r+0xa18>
 8008de4:	2339      	movs	r3, #57	; 0x39
 8008de6:	f88b 3000 	strb.w	r3, [fp]
 8008dea:	4633      	mov	r3, r6
 8008dec:	461e      	mov	r6, r3
 8008dee:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008df2:	3b01      	subs	r3, #1
 8008df4:	2a39      	cmp	r2, #57	; 0x39
 8008df6:	d06a      	beq.n	8008ece <_dtoa_r+0xb4e>
 8008df8:	3201      	adds	r2, #1
 8008dfa:	701a      	strb	r2, [r3, #0]
 8008dfc:	e750      	b.n	8008ca0 <_dtoa_r+0x920>
 8008dfe:	2a00      	cmp	r2, #0
 8008e00:	dd07      	ble.n	8008e12 <_dtoa_r+0xa92>
 8008e02:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e06:	d0ed      	beq.n	8008de4 <_dtoa_r+0xa64>
 8008e08:	f10a 0301 	add.w	r3, sl, #1
 8008e0c:	f88b 3000 	strb.w	r3, [fp]
 8008e10:	e746      	b.n	8008ca0 <_dtoa_r+0x920>
 8008e12:	9b05      	ldr	r3, [sp, #20]
 8008e14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e16:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d041      	beq.n	8008ea2 <_dtoa_r+0xb22>
 8008e1e:	4641      	mov	r1, r8
 8008e20:	2300      	movs	r3, #0
 8008e22:	220a      	movs	r2, #10
 8008e24:	4648      	mov	r0, r9
 8008e26:	f000 f8b3 	bl	8008f90 <__multadd>
 8008e2a:	42af      	cmp	r7, r5
 8008e2c:	4680      	mov	r8, r0
 8008e2e:	f04f 0300 	mov.w	r3, #0
 8008e32:	f04f 020a 	mov.w	r2, #10
 8008e36:	4639      	mov	r1, r7
 8008e38:	4648      	mov	r0, r9
 8008e3a:	d107      	bne.n	8008e4c <_dtoa_r+0xacc>
 8008e3c:	f000 f8a8 	bl	8008f90 <__multadd>
 8008e40:	4607      	mov	r7, r0
 8008e42:	4605      	mov	r5, r0
 8008e44:	9b05      	ldr	r3, [sp, #20]
 8008e46:	3301      	adds	r3, #1
 8008e48:	9305      	str	r3, [sp, #20]
 8008e4a:	e776      	b.n	8008d3a <_dtoa_r+0x9ba>
 8008e4c:	f000 f8a0 	bl	8008f90 <__multadd>
 8008e50:	4629      	mov	r1, r5
 8008e52:	4607      	mov	r7, r0
 8008e54:	2300      	movs	r3, #0
 8008e56:	220a      	movs	r2, #10
 8008e58:	4648      	mov	r0, r9
 8008e5a:	f000 f899 	bl	8008f90 <__multadd>
 8008e5e:	4605      	mov	r5, r0
 8008e60:	e7f0      	b.n	8008e44 <_dtoa_r+0xac4>
 8008e62:	9b05      	ldr	r3, [sp, #20]
 8008e64:	9308      	str	r3, [sp, #32]
 8008e66:	9e04      	ldr	r6, [sp, #16]
 8008e68:	4621      	mov	r1, r4
 8008e6a:	4640      	mov	r0, r8
 8008e6c:	f7ff f9fe 	bl	800826c <quorem>
 8008e70:	9b04      	ldr	r3, [sp, #16]
 8008e72:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008e76:	f806 ab01 	strb.w	sl, [r6], #1
 8008e7a:	1af2      	subs	r2, r6, r3
 8008e7c:	9b08      	ldr	r3, [sp, #32]
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	dd07      	ble.n	8008e92 <_dtoa_r+0xb12>
 8008e82:	4641      	mov	r1, r8
 8008e84:	2300      	movs	r3, #0
 8008e86:	220a      	movs	r2, #10
 8008e88:	4648      	mov	r0, r9
 8008e8a:	f000 f881 	bl	8008f90 <__multadd>
 8008e8e:	4680      	mov	r8, r0
 8008e90:	e7ea      	b.n	8008e68 <_dtoa_r+0xae8>
 8008e92:	9b08      	ldr	r3, [sp, #32]
 8008e94:	2700      	movs	r7, #0
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	bfcc      	ite	gt
 8008e9a:	461e      	movgt	r6, r3
 8008e9c:	2601      	movle	r6, #1
 8008e9e:	9b04      	ldr	r3, [sp, #16]
 8008ea0:	441e      	add	r6, r3
 8008ea2:	4641      	mov	r1, r8
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	4648      	mov	r0, r9
 8008ea8:	f000 fa04 	bl	80092b4 <__lshift>
 8008eac:	4621      	mov	r1, r4
 8008eae:	4680      	mov	r8, r0
 8008eb0:	f000 fa6c 	bl	800938c <__mcmp>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	dc98      	bgt.n	8008dea <_dtoa_r+0xa6a>
 8008eb8:	d102      	bne.n	8008ec0 <_dtoa_r+0xb40>
 8008eba:	f01a 0f01 	tst.w	sl, #1
 8008ebe:	d194      	bne.n	8008dea <_dtoa_r+0xa6a>
 8008ec0:	4633      	mov	r3, r6
 8008ec2:	461e      	mov	r6, r3
 8008ec4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ec8:	2a30      	cmp	r2, #48	; 0x30
 8008eca:	d0fa      	beq.n	8008ec2 <_dtoa_r+0xb42>
 8008ecc:	e6e8      	b.n	8008ca0 <_dtoa_r+0x920>
 8008ece:	9a04      	ldr	r2, [sp, #16]
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	d18b      	bne.n	8008dec <_dtoa_r+0xa6c>
 8008ed4:	9b03      	ldr	r3, [sp, #12]
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	9303      	str	r3, [sp, #12]
 8008eda:	2331      	movs	r3, #49	; 0x31
 8008edc:	7013      	strb	r3, [r2, #0]
 8008ede:	e6df      	b.n	8008ca0 <_dtoa_r+0x920>
 8008ee0:	4b09      	ldr	r3, [pc, #36]	; (8008f08 <_dtoa_r+0xb88>)
 8008ee2:	f7ff baa0 	b.w	8008426 <_dtoa_r+0xa6>
 8008ee6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	f47f aa83 	bne.w	80083f4 <_dtoa_r+0x74>
 8008eee:	4b07      	ldr	r3, [pc, #28]	; (8008f0c <_dtoa_r+0xb8c>)
 8008ef0:	f7ff ba99 	b.w	8008426 <_dtoa_r+0xa6>
 8008ef4:	9b08      	ldr	r3, [sp, #32]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	dcb5      	bgt.n	8008e66 <_dtoa_r+0xae6>
 8008efa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008efc:	2b02      	cmp	r3, #2
 8008efe:	f73f aebb 	bgt.w	8008c78 <_dtoa_r+0x8f8>
 8008f02:	e7b0      	b.n	8008e66 <_dtoa_r+0xae6>
 8008f04:	0800a2ef 	.word	0x0800a2ef
 8008f08:	0800a276 	.word	0x0800a276
 8008f0c:	0800a2e2 	.word	0x0800a2e2

08008f10 <__ascii_mbtowc>:
 8008f10:	b082      	sub	sp, #8
 8008f12:	b901      	cbnz	r1, 8008f16 <__ascii_mbtowc+0x6>
 8008f14:	a901      	add	r1, sp, #4
 8008f16:	b142      	cbz	r2, 8008f2a <__ascii_mbtowc+0x1a>
 8008f18:	b14b      	cbz	r3, 8008f2e <__ascii_mbtowc+0x1e>
 8008f1a:	7813      	ldrb	r3, [r2, #0]
 8008f1c:	600b      	str	r3, [r1, #0]
 8008f1e:	7812      	ldrb	r2, [r2, #0]
 8008f20:	1e10      	subs	r0, r2, #0
 8008f22:	bf18      	it	ne
 8008f24:	2001      	movne	r0, #1
 8008f26:	b002      	add	sp, #8
 8008f28:	4770      	bx	lr
 8008f2a:	4610      	mov	r0, r2
 8008f2c:	e7fb      	b.n	8008f26 <__ascii_mbtowc+0x16>
 8008f2e:	f06f 0001 	mvn.w	r0, #1
 8008f32:	e7f8      	b.n	8008f26 <__ascii_mbtowc+0x16>

08008f34 <_Balloc>:
 8008f34:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008f36:	b570      	push	{r4, r5, r6, lr}
 8008f38:	4605      	mov	r5, r0
 8008f3a:	460c      	mov	r4, r1
 8008f3c:	b17b      	cbz	r3, 8008f5e <_Balloc+0x2a>
 8008f3e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8008f40:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008f44:	b9a0      	cbnz	r0, 8008f70 <_Balloc+0x3c>
 8008f46:	2101      	movs	r1, #1
 8008f48:	fa01 f604 	lsl.w	r6, r1, r4
 8008f4c:	1d72      	adds	r2, r6, #5
 8008f4e:	4628      	mov	r0, r5
 8008f50:	0092      	lsls	r2, r2, #2
 8008f52:	f000 fdcb 	bl	8009aec <_calloc_r>
 8008f56:	b148      	cbz	r0, 8008f6c <_Balloc+0x38>
 8008f58:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8008f5c:	e00b      	b.n	8008f76 <_Balloc+0x42>
 8008f5e:	2221      	movs	r2, #33	; 0x21
 8008f60:	2104      	movs	r1, #4
 8008f62:	f000 fdc3 	bl	8009aec <_calloc_r>
 8008f66:	6468      	str	r0, [r5, #68]	; 0x44
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	d1e8      	bne.n	8008f3e <_Balloc+0xa>
 8008f6c:	2000      	movs	r0, #0
 8008f6e:	bd70      	pop	{r4, r5, r6, pc}
 8008f70:	6802      	ldr	r2, [r0, #0]
 8008f72:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8008f76:	2300      	movs	r3, #0
 8008f78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f7c:	e7f7      	b.n	8008f6e <_Balloc+0x3a>

08008f7e <_Bfree>:
 8008f7e:	b131      	cbz	r1, 8008f8e <_Bfree+0x10>
 8008f80:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008f82:	684a      	ldr	r2, [r1, #4]
 8008f84:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008f88:	6008      	str	r0, [r1, #0]
 8008f8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008f8e:	4770      	bx	lr

08008f90 <__multadd>:
 8008f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f94:	4607      	mov	r7, r0
 8008f96:	460c      	mov	r4, r1
 8008f98:	461e      	mov	r6, r3
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	690d      	ldr	r5, [r1, #16]
 8008f9e:	f101 0c14 	add.w	ip, r1, #20
 8008fa2:	f8dc 3000 	ldr.w	r3, [ip]
 8008fa6:	3001      	adds	r0, #1
 8008fa8:	b299      	uxth	r1, r3
 8008faa:	fb02 6101 	mla	r1, r2, r1, r6
 8008fae:	0c1e      	lsrs	r6, r3, #16
 8008fb0:	0c0b      	lsrs	r3, r1, #16
 8008fb2:	fb02 3306 	mla	r3, r2, r6, r3
 8008fb6:	b289      	uxth	r1, r1
 8008fb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008fbc:	4285      	cmp	r5, r0
 8008fbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008fc2:	f84c 1b04 	str.w	r1, [ip], #4
 8008fc6:	dcec      	bgt.n	8008fa2 <__multadd+0x12>
 8008fc8:	b30e      	cbz	r6, 800900e <__multadd+0x7e>
 8008fca:	68a3      	ldr	r3, [r4, #8]
 8008fcc:	42ab      	cmp	r3, r5
 8008fce:	dc19      	bgt.n	8009004 <__multadd+0x74>
 8008fd0:	6861      	ldr	r1, [r4, #4]
 8008fd2:	4638      	mov	r0, r7
 8008fd4:	3101      	adds	r1, #1
 8008fd6:	f7ff ffad 	bl	8008f34 <_Balloc>
 8008fda:	4680      	mov	r8, r0
 8008fdc:	b928      	cbnz	r0, 8008fea <__multadd+0x5a>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	21ba      	movs	r1, #186	; 0xba
 8008fe2:	4b0c      	ldr	r3, [pc, #48]	; (8009014 <__multadd+0x84>)
 8008fe4:	480c      	ldr	r0, [pc, #48]	; (8009018 <__multadd+0x88>)
 8008fe6:	f000 fd63 	bl	8009ab0 <__assert_func>
 8008fea:	6922      	ldr	r2, [r4, #16]
 8008fec:	f104 010c 	add.w	r1, r4, #12
 8008ff0:	3202      	adds	r2, #2
 8008ff2:	0092      	lsls	r2, r2, #2
 8008ff4:	300c      	adds	r0, #12
 8008ff6:	f7ff f8b7 	bl	8008168 <memcpy>
 8008ffa:	4621      	mov	r1, r4
 8008ffc:	4638      	mov	r0, r7
 8008ffe:	f7ff ffbe 	bl	8008f7e <_Bfree>
 8009002:	4644      	mov	r4, r8
 8009004:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009008:	3501      	adds	r5, #1
 800900a:	615e      	str	r6, [r3, #20]
 800900c:	6125      	str	r5, [r4, #16]
 800900e:	4620      	mov	r0, r4
 8009010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009014:	0800a2ef 	.word	0x0800a2ef
 8009018:	0800a358 	.word	0x0800a358

0800901c <__hi0bits>:
 800901c:	0c02      	lsrs	r2, r0, #16
 800901e:	0412      	lsls	r2, r2, #16
 8009020:	4603      	mov	r3, r0
 8009022:	b9ca      	cbnz	r2, 8009058 <__hi0bits+0x3c>
 8009024:	0403      	lsls	r3, r0, #16
 8009026:	2010      	movs	r0, #16
 8009028:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800902c:	bf04      	itt	eq
 800902e:	021b      	lsleq	r3, r3, #8
 8009030:	3008      	addeq	r0, #8
 8009032:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009036:	bf04      	itt	eq
 8009038:	011b      	lsleq	r3, r3, #4
 800903a:	3004      	addeq	r0, #4
 800903c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009040:	bf04      	itt	eq
 8009042:	009b      	lsleq	r3, r3, #2
 8009044:	3002      	addeq	r0, #2
 8009046:	2b00      	cmp	r3, #0
 8009048:	db05      	blt.n	8009056 <__hi0bits+0x3a>
 800904a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800904e:	f100 0001 	add.w	r0, r0, #1
 8009052:	bf08      	it	eq
 8009054:	2020      	moveq	r0, #32
 8009056:	4770      	bx	lr
 8009058:	2000      	movs	r0, #0
 800905a:	e7e5      	b.n	8009028 <__hi0bits+0xc>

0800905c <__lo0bits>:
 800905c:	6803      	ldr	r3, [r0, #0]
 800905e:	4602      	mov	r2, r0
 8009060:	f013 0007 	ands.w	r0, r3, #7
 8009064:	d00b      	beq.n	800907e <__lo0bits+0x22>
 8009066:	07d9      	lsls	r1, r3, #31
 8009068:	d421      	bmi.n	80090ae <__lo0bits+0x52>
 800906a:	0798      	lsls	r0, r3, #30
 800906c:	bf49      	itett	mi
 800906e:	085b      	lsrmi	r3, r3, #1
 8009070:	089b      	lsrpl	r3, r3, #2
 8009072:	2001      	movmi	r0, #1
 8009074:	6013      	strmi	r3, [r2, #0]
 8009076:	bf5c      	itt	pl
 8009078:	2002      	movpl	r0, #2
 800907a:	6013      	strpl	r3, [r2, #0]
 800907c:	4770      	bx	lr
 800907e:	b299      	uxth	r1, r3
 8009080:	b909      	cbnz	r1, 8009086 <__lo0bits+0x2a>
 8009082:	2010      	movs	r0, #16
 8009084:	0c1b      	lsrs	r3, r3, #16
 8009086:	b2d9      	uxtb	r1, r3
 8009088:	b909      	cbnz	r1, 800908e <__lo0bits+0x32>
 800908a:	3008      	adds	r0, #8
 800908c:	0a1b      	lsrs	r3, r3, #8
 800908e:	0719      	lsls	r1, r3, #28
 8009090:	bf04      	itt	eq
 8009092:	091b      	lsreq	r3, r3, #4
 8009094:	3004      	addeq	r0, #4
 8009096:	0799      	lsls	r1, r3, #30
 8009098:	bf04      	itt	eq
 800909a:	089b      	lsreq	r3, r3, #2
 800909c:	3002      	addeq	r0, #2
 800909e:	07d9      	lsls	r1, r3, #31
 80090a0:	d403      	bmi.n	80090aa <__lo0bits+0x4e>
 80090a2:	085b      	lsrs	r3, r3, #1
 80090a4:	f100 0001 	add.w	r0, r0, #1
 80090a8:	d003      	beq.n	80090b2 <__lo0bits+0x56>
 80090aa:	6013      	str	r3, [r2, #0]
 80090ac:	4770      	bx	lr
 80090ae:	2000      	movs	r0, #0
 80090b0:	4770      	bx	lr
 80090b2:	2020      	movs	r0, #32
 80090b4:	4770      	bx	lr
	...

080090b8 <__i2b>:
 80090b8:	b510      	push	{r4, lr}
 80090ba:	460c      	mov	r4, r1
 80090bc:	2101      	movs	r1, #1
 80090be:	f7ff ff39 	bl	8008f34 <_Balloc>
 80090c2:	4602      	mov	r2, r0
 80090c4:	b928      	cbnz	r0, 80090d2 <__i2b+0x1a>
 80090c6:	f240 1145 	movw	r1, #325	; 0x145
 80090ca:	4b04      	ldr	r3, [pc, #16]	; (80090dc <__i2b+0x24>)
 80090cc:	4804      	ldr	r0, [pc, #16]	; (80090e0 <__i2b+0x28>)
 80090ce:	f000 fcef 	bl	8009ab0 <__assert_func>
 80090d2:	2301      	movs	r3, #1
 80090d4:	6144      	str	r4, [r0, #20]
 80090d6:	6103      	str	r3, [r0, #16]
 80090d8:	bd10      	pop	{r4, pc}
 80090da:	bf00      	nop
 80090dc:	0800a2ef 	.word	0x0800a2ef
 80090e0:	0800a358 	.word	0x0800a358

080090e4 <__multiply>:
 80090e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e8:	4691      	mov	r9, r2
 80090ea:	690a      	ldr	r2, [r1, #16]
 80090ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80090f0:	460c      	mov	r4, r1
 80090f2:	429a      	cmp	r2, r3
 80090f4:	bfbe      	ittt	lt
 80090f6:	460b      	movlt	r3, r1
 80090f8:	464c      	movlt	r4, r9
 80090fa:	4699      	movlt	r9, r3
 80090fc:	6927      	ldr	r7, [r4, #16]
 80090fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009102:	68a3      	ldr	r3, [r4, #8]
 8009104:	6861      	ldr	r1, [r4, #4]
 8009106:	eb07 060a 	add.w	r6, r7, sl
 800910a:	42b3      	cmp	r3, r6
 800910c:	b085      	sub	sp, #20
 800910e:	bfb8      	it	lt
 8009110:	3101      	addlt	r1, #1
 8009112:	f7ff ff0f 	bl	8008f34 <_Balloc>
 8009116:	b930      	cbnz	r0, 8009126 <__multiply+0x42>
 8009118:	4602      	mov	r2, r0
 800911a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800911e:	4b43      	ldr	r3, [pc, #268]	; (800922c <__multiply+0x148>)
 8009120:	4843      	ldr	r0, [pc, #268]	; (8009230 <__multiply+0x14c>)
 8009122:	f000 fcc5 	bl	8009ab0 <__assert_func>
 8009126:	f100 0514 	add.w	r5, r0, #20
 800912a:	462b      	mov	r3, r5
 800912c:	2200      	movs	r2, #0
 800912e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009132:	4543      	cmp	r3, r8
 8009134:	d321      	bcc.n	800917a <__multiply+0x96>
 8009136:	f104 0314 	add.w	r3, r4, #20
 800913a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800913e:	f109 0314 	add.w	r3, r9, #20
 8009142:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009146:	9202      	str	r2, [sp, #8]
 8009148:	1b3a      	subs	r2, r7, r4
 800914a:	3a15      	subs	r2, #21
 800914c:	f022 0203 	bic.w	r2, r2, #3
 8009150:	3204      	adds	r2, #4
 8009152:	f104 0115 	add.w	r1, r4, #21
 8009156:	428f      	cmp	r7, r1
 8009158:	bf38      	it	cc
 800915a:	2204      	movcc	r2, #4
 800915c:	9201      	str	r2, [sp, #4]
 800915e:	9a02      	ldr	r2, [sp, #8]
 8009160:	9303      	str	r3, [sp, #12]
 8009162:	429a      	cmp	r2, r3
 8009164:	d80c      	bhi.n	8009180 <__multiply+0x9c>
 8009166:	2e00      	cmp	r6, #0
 8009168:	dd03      	ble.n	8009172 <__multiply+0x8e>
 800916a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800916e:	2b00      	cmp	r3, #0
 8009170:	d05a      	beq.n	8009228 <__multiply+0x144>
 8009172:	6106      	str	r6, [r0, #16]
 8009174:	b005      	add	sp, #20
 8009176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917a:	f843 2b04 	str.w	r2, [r3], #4
 800917e:	e7d8      	b.n	8009132 <__multiply+0x4e>
 8009180:	f8b3 a000 	ldrh.w	sl, [r3]
 8009184:	f1ba 0f00 	cmp.w	sl, #0
 8009188:	d023      	beq.n	80091d2 <__multiply+0xee>
 800918a:	46a9      	mov	r9, r5
 800918c:	f04f 0c00 	mov.w	ip, #0
 8009190:	f104 0e14 	add.w	lr, r4, #20
 8009194:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009198:	f8d9 1000 	ldr.w	r1, [r9]
 800919c:	fa1f fb82 	uxth.w	fp, r2
 80091a0:	b289      	uxth	r1, r1
 80091a2:	fb0a 110b 	mla	r1, sl, fp, r1
 80091a6:	4461      	add	r1, ip
 80091a8:	f8d9 c000 	ldr.w	ip, [r9]
 80091ac:	0c12      	lsrs	r2, r2, #16
 80091ae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80091b2:	fb0a c202 	mla	r2, sl, r2, ip
 80091b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80091ba:	b289      	uxth	r1, r1
 80091bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80091c0:	4577      	cmp	r7, lr
 80091c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80091c6:	f849 1b04 	str.w	r1, [r9], #4
 80091ca:	d8e3      	bhi.n	8009194 <__multiply+0xb0>
 80091cc:	9a01      	ldr	r2, [sp, #4]
 80091ce:	f845 c002 	str.w	ip, [r5, r2]
 80091d2:	9a03      	ldr	r2, [sp, #12]
 80091d4:	3304      	adds	r3, #4
 80091d6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80091da:	f1b9 0f00 	cmp.w	r9, #0
 80091de:	d021      	beq.n	8009224 <__multiply+0x140>
 80091e0:	46ae      	mov	lr, r5
 80091e2:	f04f 0a00 	mov.w	sl, #0
 80091e6:	6829      	ldr	r1, [r5, #0]
 80091e8:	f104 0c14 	add.w	ip, r4, #20
 80091ec:	f8bc b000 	ldrh.w	fp, [ip]
 80091f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80091f4:	b289      	uxth	r1, r1
 80091f6:	fb09 220b 	mla	r2, r9, fp, r2
 80091fa:	4452      	add	r2, sl
 80091fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009200:	f84e 1b04 	str.w	r1, [lr], #4
 8009204:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009208:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800920c:	f8be 1000 	ldrh.w	r1, [lr]
 8009210:	4567      	cmp	r7, ip
 8009212:	fb09 110a 	mla	r1, r9, sl, r1
 8009216:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800921a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800921e:	d8e5      	bhi.n	80091ec <__multiply+0x108>
 8009220:	9a01      	ldr	r2, [sp, #4]
 8009222:	50a9      	str	r1, [r5, r2]
 8009224:	3504      	adds	r5, #4
 8009226:	e79a      	b.n	800915e <__multiply+0x7a>
 8009228:	3e01      	subs	r6, #1
 800922a:	e79c      	b.n	8009166 <__multiply+0x82>
 800922c:	0800a2ef 	.word	0x0800a2ef
 8009230:	0800a358 	.word	0x0800a358

08009234 <__pow5mult>:
 8009234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009238:	4615      	mov	r5, r2
 800923a:	f012 0203 	ands.w	r2, r2, #3
 800923e:	4606      	mov	r6, r0
 8009240:	460f      	mov	r7, r1
 8009242:	d007      	beq.n	8009254 <__pow5mult+0x20>
 8009244:	4c1a      	ldr	r4, [pc, #104]	; (80092b0 <__pow5mult+0x7c>)
 8009246:	3a01      	subs	r2, #1
 8009248:	2300      	movs	r3, #0
 800924a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800924e:	f7ff fe9f 	bl	8008f90 <__multadd>
 8009252:	4607      	mov	r7, r0
 8009254:	10ad      	asrs	r5, r5, #2
 8009256:	d027      	beq.n	80092a8 <__pow5mult+0x74>
 8009258:	6c34      	ldr	r4, [r6, #64]	; 0x40
 800925a:	b944      	cbnz	r4, 800926e <__pow5mult+0x3a>
 800925c:	f240 2171 	movw	r1, #625	; 0x271
 8009260:	4630      	mov	r0, r6
 8009262:	f7ff ff29 	bl	80090b8 <__i2b>
 8009266:	2300      	movs	r3, #0
 8009268:	4604      	mov	r4, r0
 800926a:	6430      	str	r0, [r6, #64]	; 0x40
 800926c:	6003      	str	r3, [r0, #0]
 800926e:	f04f 0900 	mov.w	r9, #0
 8009272:	07eb      	lsls	r3, r5, #31
 8009274:	d50a      	bpl.n	800928c <__pow5mult+0x58>
 8009276:	4639      	mov	r1, r7
 8009278:	4622      	mov	r2, r4
 800927a:	4630      	mov	r0, r6
 800927c:	f7ff ff32 	bl	80090e4 <__multiply>
 8009280:	4680      	mov	r8, r0
 8009282:	4639      	mov	r1, r7
 8009284:	4630      	mov	r0, r6
 8009286:	f7ff fe7a 	bl	8008f7e <_Bfree>
 800928a:	4647      	mov	r7, r8
 800928c:	106d      	asrs	r5, r5, #1
 800928e:	d00b      	beq.n	80092a8 <__pow5mult+0x74>
 8009290:	6820      	ldr	r0, [r4, #0]
 8009292:	b938      	cbnz	r0, 80092a4 <__pow5mult+0x70>
 8009294:	4622      	mov	r2, r4
 8009296:	4621      	mov	r1, r4
 8009298:	4630      	mov	r0, r6
 800929a:	f7ff ff23 	bl	80090e4 <__multiply>
 800929e:	6020      	str	r0, [r4, #0]
 80092a0:	f8c0 9000 	str.w	r9, [r0]
 80092a4:	4604      	mov	r4, r0
 80092a6:	e7e4      	b.n	8009272 <__pow5mult+0x3e>
 80092a8:	4638      	mov	r0, r7
 80092aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092ae:	bf00      	nop
 80092b0:	0800a4a8 	.word	0x0800a4a8

080092b4 <__lshift>:
 80092b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092b8:	460c      	mov	r4, r1
 80092ba:	4607      	mov	r7, r0
 80092bc:	4691      	mov	r9, r2
 80092be:	6923      	ldr	r3, [r4, #16]
 80092c0:	6849      	ldr	r1, [r1, #4]
 80092c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80092c6:	68a3      	ldr	r3, [r4, #8]
 80092c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092cc:	f108 0601 	add.w	r6, r8, #1
 80092d0:	42b3      	cmp	r3, r6
 80092d2:	db0b      	blt.n	80092ec <__lshift+0x38>
 80092d4:	4638      	mov	r0, r7
 80092d6:	f7ff fe2d 	bl	8008f34 <_Balloc>
 80092da:	4605      	mov	r5, r0
 80092dc:	b948      	cbnz	r0, 80092f2 <__lshift+0x3e>
 80092de:	4602      	mov	r2, r0
 80092e0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80092e4:	4b27      	ldr	r3, [pc, #156]	; (8009384 <__lshift+0xd0>)
 80092e6:	4828      	ldr	r0, [pc, #160]	; (8009388 <__lshift+0xd4>)
 80092e8:	f000 fbe2 	bl	8009ab0 <__assert_func>
 80092ec:	3101      	adds	r1, #1
 80092ee:	005b      	lsls	r3, r3, #1
 80092f0:	e7ee      	b.n	80092d0 <__lshift+0x1c>
 80092f2:	2300      	movs	r3, #0
 80092f4:	f100 0114 	add.w	r1, r0, #20
 80092f8:	f100 0210 	add.w	r2, r0, #16
 80092fc:	4618      	mov	r0, r3
 80092fe:	4553      	cmp	r3, sl
 8009300:	db33      	blt.n	800936a <__lshift+0xb6>
 8009302:	6920      	ldr	r0, [r4, #16]
 8009304:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009308:	f104 0314 	add.w	r3, r4, #20
 800930c:	f019 091f 	ands.w	r9, r9, #31
 8009310:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009314:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009318:	d02b      	beq.n	8009372 <__lshift+0xbe>
 800931a:	468a      	mov	sl, r1
 800931c:	2200      	movs	r2, #0
 800931e:	f1c9 0e20 	rsb	lr, r9, #32
 8009322:	6818      	ldr	r0, [r3, #0]
 8009324:	fa00 f009 	lsl.w	r0, r0, r9
 8009328:	4310      	orrs	r0, r2
 800932a:	f84a 0b04 	str.w	r0, [sl], #4
 800932e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009332:	459c      	cmp	ip, r3
 8009334:	fa22 f20e 	lsr.w	r2, r2, lr
 8009338:	d8f3      	bhi.n	8009322 <__lshift+0x6e>
 800933a:	ebac 0304 	sub.w	r3, ip, r4
 800933e:	3b15      	subs	r3, #21
 8009340:	f023 0303 	bic.w	r3, r3, #3
 8009344:	3304      	adds	r3, #4
 8009346:	f104 0015 	add.w	r0, r4, #21
 800934a:	4584      	cmp	ip, r0
 800934c:	bf38      	it	cc
 800934e:	2304      	movcc	r3, #4
 8009350:	50ca      	str	r2, [r1, r3]
 8009352:	b10a      	cbz	r2, 8009358 <__lshift+0xa4>
 8009354:	f108 0602 	add.w	r6, r8, #2
 8009358:	3e01      	subs	r6, #1
 800935a:	4638      	mov	r0, r7
 800935c:	4621      	mov	r1, r4
 800935e:	612e      	str	r6, [r5, #16]
 8009360:	f7ff fe0d 	bl	8008f7e <_Bfree>
 8009364:	4628      	mov	r0, r5
 8009366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800936a:	f842 0f04 	str.w	r0, [r2, #4]!
 800936e:	3301      	adds	r3, #1
 8009370:	e7c5      	b.n	80092fe <__lshift+0x4a>
 8009372:	3904      	subs	r1, #4
 8009374:	f853 2b04 	ldr.w	r2, [r3], #4
 8009378:	459c      	cmp	ip, r3
 800937a:	f841 2f04 	str.w	r2, [r1, #4]!
 800937e:	d8f9      	bhi.n	8009374 <__lshift+0xc0>
 8009380:	e7ea      	b.n	8009358 <__lshift+0xa4>
 8009382:	bf00      	nop
 8009384:	0800a2ef 	.word	0x0800a2ef
 8009388:	0800a358 	.word	0x0800a358

0800938c <__mcmp>:
 800938c:	4603      	mov	r3, r0
 800938e:	690a      	ldr	r2, [r1, #16]
 8009390:	6900      	ldr	r0, [r0, #16]
 8009392:	b530      	push	{r4, r5, lr}
 8009394:	1a80      	subs	r0, r0, r2
 8009396:	d10d      	bne.n	80093b4 <__mcmp+0x28>
 8009398:	3314      	adds	r3, #20
 800939a:	3114      	adds	r1, #20
 800939c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80093a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80093a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80093a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80093ac:	4295      	cmp	r5, r2
 80093ae:	d002      	beq.n	80093b6 <__mcmp+0x2a>
 80093b0:	d304      	bcc.n	80093bc <__mcmp+0x30>
 80093b2:	2001      	movs	r0, #1
 80093b4:	bd30      	pop	{r4, r5, pc}
 80093b6:	42a3      	cmp	r3, r4
 80093b8:	d3f4      	bcc.n	80093a4 <__mcmp+0x18>
 80093ba:	e7fb      	b.n	80093b4 <__mcmp+0x28>
 80093bc:	f04f 30ff 	mov.w	r0, #4294967295
 80093c0:	e7f8      	b.n	80093b4 <__mcmp+0x28>
	...

080093c4 <__mdiff>:
 80093c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c8:	460d      	mov	r5, r1
 80093ca:	4607      	mov	r7, r0
 80093cc:	4611      	mov	r1, r2
 80093ce:	4628      	mov	r0, r5
 80093d0:	4614      	mov	r4, r2
 80093d2:	f7ff ffdb 	bl	800938c <__mcmp>
 80093d6:	1e06      	subs	r6, r0, #0
 80093d8:	d111      	bne.n	80093fe <__mdiff+0x3a>
 80093da:	4631      	mov	r1, r6
 80093dc:	4638      	mov	r0, r7
 80093de:	f7ff fda9 	bl	8008f34 <_Balloc>
 80093e2:	4602      	mov	r2, r0
 80093e4:	b928      	cbnz	r0, 80093f2 <__mdiff+0x2e>
 80093e6:	f240 2137 	movw	r1, #567	; 0x237
 80093ea:	4b3a      	ldr	r3, [pc, #232]	; (80094d4 <__mdiff+0x110>)
 80093ec:	483a      	ldr	r0, [pc, #232]	; (80094d8 <__mdiff+0x114>)
 80093ee:	f000 fb5f 	bl	8009ab0 <__assert_func>
 80093f2:	2301      	movs	r3, #1
 80093f4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80093f8:	4610      	mov	r0, r2
 80093fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093fe:	bfa4      	itt	ge
 8009400:	4623      	movge	r3, r4
 8009402:	462c      	movge	r4, r5
 8009404:	4638      	mov	r0, r7
 8009406:	6861      	ldr	r1, [r4, #4]
 8009408:	bfa6      	itte	ge
 800940a:	461d      	movge	r5, r3
 800940c:	2600      	movge	r6, #0
 800940e:	2601      	movlt	r6, #1
 8009410:	f7ff fd90 	bl	8008f34 <_Balloc>
 8009414:	4602      	mov	r2, r0
 8009416:	b918      	cbnz	r0, 8009420 <__mdiff+0x5c>
 8009418:	f240 2145 	movw	r1, #581	; 0x245
 800941c:	4b2d      	ldr	r3, [pc, #180]	; (80094d4 <__mdiff+0x110>)
 800941e:	e7e5      	b.n	80093ec <__mdiff+0x28>
 8009420:	f102 0814 	add.w	r8, r2, #20
 8009424:	46c2      	mov	sl, r8
 8009426:	f04f 0c00 	mov.w	ip, #0
 800942a:	6927      	ldr	r7, [r4, #16]
 800942c:	60c6      	str	r6, [r0, #12]
 800942e:	692e      	ldr	r6, [r5, #16]
 8009430:	f104 0014 	add.w	r0, r4, #20
 8009434:	f105 0914 	add.w	r9, r5, #20
 8009438:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800943c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009440:	3410      	adds	r4, #16
 8009442:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009446:	f859 3b04 	ldr.w	r3, [r9], #4
 800944a:	fa1f f18b 	uxth.w	r1, fp
 800944e:	4461      	add	r1, ip
 8009450:	fa1f fc83 	uxth.w	ip, r3
 8009454:	0c1b      	lsrs	r3, r3, #16
 8009456:	eba1 010c 	sub.w	r1, r1, ip
 800945a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800945e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009462:	b289      	uxth	r1, r1
 8009464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009468:	454e      	cmp	r6, r9
 800946a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800946e:	f84a 1b04 	str.w	r1, [sl], #4
 8009472:	d8e6      	bhi.n	8009442 <__mdiff+0x7e>
 8009474:	1b73      	subs	r3, r6, r5
 8009476:	3b15      	subs	r3, #21
 8009478:	f023 0303 	bic.w	r3, r3, #3
 800947c:	3515      	adds	r5, #21
 800947e:	3304      	adds	r3, #4
 8009480:	42ae      	cmp	r6, r5
 8009482:	bf38      	it	cc
 8009484:	2304      	movcc	r3, #4
 8009486:	4418      	add	r0, r3
 8009488:	4443      	add	r3, r8
 800948a:	461e      	mov	r6, r3
 800948c:	4605      	mov	r5, r0
 800948e:	4575      	cmp	r5, lr
 8009490:	d30e      	bcc.n	80094b0 <__mdiff+0xec>
 8009492:	f10e 0103 	add.w	r1, lr, #3
 8009496:	1a09      	subs	r1, r1, r0
 8009498:	f021 0103 	bic.w	r1, r1, #3
 800949c:	3803      	subs	r0, #3
 800949e:	4586      	cmp	lr, r0
 80094a0:	bf38      	it	cc
 80094a2:	2100      	movcc	r1, #0
 80094a4:	440b      	add	r3, r1
 80094a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094aa:	b189      	cbz	r1, 80094d0 <__mdiff+0x10c>
 80094ac:	6117      	str	r7, [r2, #16]
 80094ae:	e7a3      	b.n	80093f8 <__mdiff+0x34>
 80094b0:	f855 8b04 	ldr.w	r8, [r5], #4
 80094b4:	fa1f f188 	uxth.w	r1, r8
 80094b8:	4461      	add	r1, ip
 80094ba:	140c      	asrs	r4, r1, #16
 80094bc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80094c0:	b289      	uxth	r1, r1
 80094c2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80094c6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80094ca:	f846 1b04 	str.w	r1, [r6], #4
 80094ce:	e7de      	b.n	800948e <__mdiff+0xca>
 80094d0:	3f01      	subs	r7, #1
 80094d2:	e7e8      	b.n	80094a6 <__mdiff+0xe2>
 80094d4:	0800a2ef 	.word	0x0800a2ef
 80094d8:	0800a358 	.word	0x0800a358

080094dc <__d2b>:
 80094dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094de:	2101      	movs	r1, #1
 80094e0:	4617      	mov	r7, r2
 80094e2:	461c      	mov	r4, r3
 80094e4:	9e08      	ldr	r6, [sp, #32]
 80094e6:	f7ff fd25 	bl	8008f34 <_Balloc>
 80094ea:	4605      	mov	r5, r0
 80094ec:	b930      	cbnz	r0, 80094fc <__d2b+0x20>
 80094ee:	4602      	mov	r2, r0
 80094f0:	f240 310f 	movw	r1, #783	; 0x30f
 80094f4:	4b22      	ldr	r3, [pc, #136]	; (8009580 <__d2b+0xa4>)
 80094f6:	4823      	ldr	r0, [pc, #140]	; (8009584 <__d2b+0xa8>)
 80094f8:	f000 fada 	bl	8009ab0 <__assert_func>
 80094fc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009500:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8009504:	bb24      	cbnz	r4, 8009550 <__d2b+0x74>
 8009506:	2f00      	cmp	r7, #0
 8009508:	9301      	str	r3, [sp, #4]
 800950a:	d026      	beq.n	800955a <__d2b+0x7e>
 800950c:	4668      	mov	r0, sp
 800950e:	9700      	str	r7, [sp, #0]
 8009510:	f7ff fda4 	bl	800905c <__lo0bits>
 8009514:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009518:	b1e8      	cbz	r0, 8009556 <__d2b+0x7a>
 800951a:	f1c0 0320 	rsb	r3, r0, #32
 800951e:	fa02 f303 	lsl.w	r3, r2, r3
 8009522:	430b      	orrs	r3, r1
 8009524:	40c2      	lsrs	r2, r0
 8009526:	616b      	str	r3, [r5, #20]
 8009528:	9201      	str	r2, [sp, #4]
 800952a:	9b01      	ldr	r3, [sp, #4]
 800952c:	2b00      	cmp	r3, #0
 800952e:	bf14      	ite	ne
 8009530:	2102      	movne	r1, #2
 8009532:	2101      	moveq	r1, #1
 8009534:	61ab      	str	r3, [r5, #24]
 8009536:	6129      	str	r1, [r5, #16]
 8009538:	b1bc      	cbz	r4, 800956a <__d2b+0x8e>
 800953a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800953e:	4404      	add	r4, r0
 8009540:	6034      	str	r4, [r6, #0]
 8009542:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009548:	6018      	str	r0, [r3, #0]
 800954a:	4628      	mov	r0, r5
 800954c:	b003      	add	sp, #12
 800954e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009550:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009554:	e7d7      	b.n	8009506 <__d2b+0x2a>
 8009556:	6169      	str	r1, [r5, #20]
 8009558:	e7e7      	b.n	800952a <__d2b+0x4e>
 800955a:	a801      	add	r0, sp, #4
 800955c:	f7ff fd7e 	bl	800905c <__lo0bits>
 8009560:	9b01      	ldr	r3, [sp, #4]
 8009562:	2101      	movs	r1, #1
 8009564:	616b      	str	r3, [r5, #20]
 8009566:	3020      	adds	r0, #32
 8009568:	e7e5      	b.n	8009536 <__d2b+0x5a>
 800956a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800956e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8009572:	6030      	str	r0, [r6, #0]
 8009574:	6918      	ldr	r0, [r3, #16]
 8009576:	f7ff fd51 	bl	800901c <__hi0bits>
 800957a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800957e:	e7e2      	b.n	8009546 <__d2b+0x6a>
 8009580:	0800a2ef 	.word	0x0800a2ef
 8009584:	0800a358 	.word	0x0800a358

08009588 <_realloc_r>:
 8009588:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800958c:	460c      	mov	r4, r1
 800958e:	4682      	mov	sl, r0
 8009590:	4611      	mov	r1, r2
 8009592:	b924      	cbnz	r4, 800959e <_realloc_r+0x16>
 8009594:	b003      	add	sp, #12
 8009596:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800959a:	f7fa bacf 	b.w	8003b3c <_malloc_r>
 800959e:	9201      	str	r2, [sp, #4]
 80095a0:	f7fa fd06 	bl	8003fb0 <__malloc_lock>
 80095a4:	9901      	ldr	r1, [sp, #4]
 80095a6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80095aa:	f101 080b 	add.w	r8, r1, #11
 80095ae:	f1b8 0f16 	cmp.w	r8, #22
 80095b2:	d90b      	bls.n	80095cc <_realloc_r+0x44>
 80095b4:	f038 0807 	bics.w	r8, r8, #7
 80095b8:	d50a      	bpl.n	80095d0 <_realloc_r+0x48>
 80095ba:	230c      	movs	r3, #12
 80095bc:	f04f 0b00 	mov.w	fp, #0
 80095c0:	f8ca 3000 	str.w	r3, [sl]
 80095c4:	4658      	mov	r0, fp
 80095c6:	b003      	add	sp, #12
 80095c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095cc:	f04f 0810 	mov.w	r8, #16
 80095d0:	4588      	cmp	r8, r1
 80095d2:	d3f2      	bcc.n	80095ba <_realloc_r+0x32>
 80095d4:	f025 0603 	bic.w	r6, r5, #3
 80095d8:	45b0      	cmp	r8, r6
 80095da:	f1a4 0908 	sub.w	r9, r4, #8
 80095de:	f340 8173 	ble.w	80098c8 <_realloc_r+0x340>
 80095e2:	4a9d      	ldr	r2, [pc, #628]	; (8009858 <_realloc_r+0x2d0>)
 80095e4:	eb09 0306 	add.w	r3, r9, r6
 80095e8:	f8d2 c008 	ldr.w	ip, [r2, #8]
 80095ec:	685a      	ldr	r2, [r3, #4]
 80095ee:	459c      	cmp	ip, r3
 80095f0:	d005      	beq.n	80095fe <_realloc_r+0x76>
 80095f2:	f022 0001 	bic.w	r0, r2, #1
 80095f6:	4418      	add	r0, r3
 80095f8:	6840      	ldr	r0, [r0, #4]
 80095fa:	07c7      	lsls	r7, r0, #31
 80095fc:	d447      	bmi.n	800968e <_realloc_r+0x106>
 80095fe:	f022 0203 	bic.w	r2, r2, #3
 8009602:	459c      	cmp	ip, r3
 8009604:	eb06 0702 	add.w	r7, r6, r2
 8009608:	d119      	bne.n	800963e <_realloc_r+0xb6>
 800960a:	f108 0010 	add.w	r0, r8, #16
 800960e:	42b8      	cmp	r0, r7
 8009610:	dc3f      	bgt.n	8009692 <_realloc_r+0x10a>
 8009612:	4a91      	ldr	r2, [pc, #580]	; (8009858 <_realloc_r+0x2d0>)
 8009614:	eba7 0708 	sub.w	r7, r7, r8
 8009618:	eb09 0308 	add.w	r3, r9, r8
 800961c:	f047 0701 	orr.w	r7, r7, #1
 8009620:	6093      	str	r3, [r2, #8]
 8009622:	605f      	str	r7, [r3, #4]
 8009624:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009628:	4650      	mov	r0, sl
 800962a:	f003 0301 	and.w	r3, r3, #1
 800962e:	ea43 0308 	orr.w	r3, r3, r8
 8009632:	f844 3c04 	str.w	r3, [r4, #-4]
 8009636:	f7fa fcc1 	bl	8003fbc <__malloc_unlock>
 800963a:	46a3      	mov	fp, r4
 800963c:	e7c2      	b.n	80095c4 <_realloc_r+0x3c>
 800963e:	45b8      	cmp	r8, r7
 8009640:	dc27      	bgt.n	8009692 <_realloc_r+0x10a>
 8009642:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009646:	60da      	str	r2, [r3, #12]
 8009648:	6093      	str	r3, [r2, #8]
 800964a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800964e:	eba7 0008 	sub.w	r0, r7, r8
 8009652:	280f      	cmp	r0, #15
 8009654:	f003 0301 	and.w	r3, r3, #1
 8009658:	eb09 0207 	add.w	r2, r9, r7
 800965c:	f240 8136 	bls.w	80098cc <_realloc_r+0x344>
 8009660:	eb09 0108 	add.w	r1, r9, r8
 8009664:	ea48 0303 	orr.w	r3, r8, r3
 8009668:	f040 0001 	orr.w	r0, r0, #1
 800966c:	f8c9 3004 	str.w	r3, [r9, #4]
 8009670:	6048      	str	r0, [r1, #4]
 8009672:	6853      	ldr	r3, [r2, #4]
 8009674:	4650      	mov	r0, sl
 8009676:	f043 0301 	orr.w	r3, r3, #1
 800967a:	6053      	str	r3, [r2, #4]
 800967c:	3108      	adds	r1, #8
 800967e:	f7fa ff95 	bl	80045ac <_free_r>
 8009682:	4650      	mov	r0, sl
 8009684:	f7fa fc9a 	bl	8003fbc <__malloc_unlock>
 8009688:	f109 0b08 	add.w	fp, r9, #8
 800968c:	e79a      	b.n	80095c4 <_realloc_r+0x3c>
 800968e:	2200      	movs	r2, #0
 8009690:	4613      	mov	r3, r2
 8009692:	07e8      	lsls	r0, r5, #31
 8009694:	f100 80c9 	bmi.w	800982a <_realloc_r+0x2a2>
 8009698:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800969c:	eba9 0505 	sub.w	r5, r9, r5
 80096a0:	6868      	ldr	r0, [r5, #4]
 80096a2:	f020 0003 	bic.w	r0, r0, #3
 80096a6:	eb00 0b06 	add.w	fp, r0, r6
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	f000 8088 	beq.w	80097c0 <_realloc_r+0x238>
 80096b0:	459c      	cmp	ip, r3
 80096b2:	eb02 070b 	add.w	r7, r2, fp
 80096b6:	d14a      	bne.n	800974e <_realloc_r+0x1c6>
 80096b8:	f108 0310 	add.w	r3, r8, #16
 80096bc:	42bb      	cmp	r3, r7
 80096be:	dc7f      	bgt.n	80097c0 <_realloc_r+0x238>
 80096c0:	46ab      	mov	fp, r5
 80096c2:	68eb      	ldr	r3, [r5, #12]
 80096c4:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 80096c8:	60d3      	str	r3, [r2, #12]
 80096ca:	609a      	str	r2, [r3, #8]
 80096cc:	1f32      	subs	r2, r6, #4
 80096ce:	2a24      	cmp	r2, #36	; 0x24
 80096d0:	d838      	bhi.n	8009744 <_realloc_r+0x1bc>
 80096d2:	2a13      	cmp	r2, #19
 80096d4:	d934      	bls.n	8009740 <_realloc_r+0x1b8>
 80096d6:	6823      	ldr	r3, [r4, #0]
 80096d8:	2a1b      	cmp	r2, #27
 80096da:	60ab      	str	r3, [r5, #8]
 80096dc:	6863      	ldr	r3, [r4, #4]
 80096de:	60eb      	str	r3, [r5, #12]
 80096e0:	d81b      	bhi.n	800971a <_realloc_r+0x192>
 80096e2:	3408      	adds	r4, #8
 80096e4:	f105 0310 	add.w	r3, r5, #16
 80096e8:	6822      	ldr	r2, [r4, #0]
 80096ea:	601a      	str	r2, [r3, #0]
 80096ec:	6862      	ldr	r2, [r4, #4]
 80096ee:	605a      	str	r2, [r3, #4]
 80096f0:	68a2      	ldr	r2, [r4, #8]
 80096f2:	609a      	str	r2, [r3, #8]
 80096f4:	4a58      	ldr	r2, [pc, #352]	; (8009858 <_realloc_r+0x2d0>)
 80096f6:	eba7 0708 	sub.w	r7, r7, r8
 80096fa:	eb05 0308 	add.w	r3, r5, r8
 80096fe:	f047 0701 	orr.w	r7, r7, #1
 8009702:	6093      	str	r3, [r2, #8]
 8009704:	605f      	str	r7, [r3, #4]
 8009706:	686b      	ldr	r3, [r5, #4]
 8009708:	f003 0301 	and.w	r3, r3, #1
 800970c:	ea43 0308 	orr.w	r3, r3, r8
 8009710:	606b      	str	r3, [r5, #4]
 8009712:	4650      	mov	r0, sl
 8009714:	f7fa fc52 	bl	8003fbc <__malloc_unlock>
 8009718:	e754      	b.n	80095c4 <_realloc_r+0x3c>
 800971a:	68a3      	ldr	r3, [r4, #8]
 800971c:	2a24      	cmp	r2, #36	; 0x24
 800971e:	612b      	str	r3, [r5, #16]
 8009720:	68e3      	ldr	r3, [r4, #12]
 8009722:	bf18      	it	ne
 8009724:	3410      	addne	r4, #16
 8009726:	616b      	str	r3, [r5, #20]
 8009728:	bf09      	itett	eq
 800972a:	6923      	ldreq	r3, [r4, #16]
 800972c:	f105 0318 	addne.w	r3, r5, #24
 8009730:	61ab      	streq	r3, [r5, #24]
 8009732:	6962      	ldreq	r2, [r4, #20]
 8009734:	bf02      	ittt	eq
 8009736:	f105 0320 	addeq.w	r3, r5, #32
 800973a:	61ea      	streq	r2, [r5, #28]
 800973c:	3418      	addeq	r4, #24
 800973e:	e7d3      	b.n	80096e8 <_realloc_r+0x160>
 8009740:	465b      	mov	r3, fp
 8009742:	e7d1      	b.n	80096e8 <_realloc_r+0x160>
 8009744:	4621      	mov	r1, r4
 8009746:	4658      	mov	r0, fp
 8009748:	f7fe fc92 	bl	8008070 <memmove>
 800974c:	e7d2      	b.n	80096f4 <_realloc_r+0x16c>
 800974e:	45b8      	cmp	r8, r7
 8009750:	dc36      	bgt.n	80097c0 <_realloc_r+0x238>
 8009752:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009756:	4628      	mov	r0, r5
 8009758:	60da      	str	r2, [r3, #12]
 800975a:	6093      	str	r3, [r2, #8]
 800975c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009760:	68eb      	ldr	r3, [r5, #12]
 8009762:	60d3      	str	r3, [r2, #12]
 8009764:	609a      	str	r2, [r3, #8]
 8009766:	1f32      	subs	r2, r6, #4
 8009768:	2a24      	cmp	r2, #36	; 0x24
 800976a:	d825      	bhi.n	80097b8 <_realloc_r+0x230>
 800976c:	2a13      	cmp	r2, #19
 800976e:	d908      	bls.n	8009782 <_realloc_r+0x1fa>
 8009770:	6823      	ldr	r3, [r4, #0]
 8009772:	2a1b      	cmp	r2, #27
 8009774:	60ab      	str	r3, [r5, #8]
 8009776:	6863      	ldr	r3, [r4, #4]
 8009778:	60eb      	str	r3, [r5, #12]
 800977a:	d80a      	bhi.n	8009792 <_realloc_r+0x20a>
 800977c:	3408      	adds	r4, #8
 800977e:	f105 0010 	add.w	r0, r5, #16
 8009782:	6823      	ldr	r3, [r4, #0]
 8009784:	6003      	str	r3, [r0, #0]
 8009786:	6863      	ldr	r3, [r4, #4]
 8009788:	6043      	str	r3, [r0, #4]
 800978a:	68a3      	ldr	r3, [r4, #8]
 800978c:	6083      	str	r3, [r0, #8]
 800978e:	46a9      	mov	r9, r5
 8009790:	e75b      	b.n	800964a <_realloc_r+0xc2>
 8009792:	68a3      	ldr	r3, [r4, #8]
 8009794:	2a24      	cmp	r2, #36	; 0x24
 8009796:	612b      	str	r3, [r5, #16]
 8009798:	68e3      	ldr	r3, [r4, #12]
 800979a:	bf18      	it	ne
 800979c:	f105 0018 	addne.w	r0, r5, #24
 80097a0:	616b      	str	r3, [r5, #20]
 80097a2:	bf09      	itett	eq
 80097a4:	6923      	ldreq	r3, [r4, #16]
 80097a6:	3410      	addne	r4, #16
 80097a8:	61ab      	streq	r3, [r5, #24]
 80097aa:	6963      	ldreq	r3, [r4, #20]
 80097ac:	bf02      	ittt	eq
 80097ae:	f105 0020 	addeq.w	r0, r5, #32
 80097b2:	61eb      	streq	r3, [r5, #28]
 80097b4:	3418      	addeq	r4, #24
 80097b6:	e7e4      	b.n	8009782 <_realloc_r+0x1fa>
 80097b8:	4621      	mov	r1, r4
 80097ba:	f7fe fc59 	bl	8008070 <memmove>
 80097be:	e7e6      	b.n	800978e <_realloc_r+0x206>
 80097c0:	45d8      	cmp	r8, fp
 80097c2:	dc32      	bgt.n	800982a <_realloc_r+0x2a2>
 80097c4:	4628      	mov	r0, r5
 80097c6:	68eb      	ldr	r3, [r5, #12]
 80097c8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80097cc:	60d3      	str	r3, [r2, #12]
 80097ce:	609a      	str	r2, [r3, #8]
 80097d0:	1f32      	subs	r2, r6, #4
 80097d2:	2a24      	cmp	r2, #36	; 0x24
 80097d4:	d825      	bhi.n	8009822 <_realloc_r+0x29a>
 80097d6:	2a13      	cmp	r2, #19
 80097d8:	d908      	bls.n	80097ec <_realloc_r+0x264>
 80097da:	6823      	ldr	r3, [r4, #0]
 80097dc:	2a1b      	cmp	r2, #27
 80097de:	60ab      	str	r3, [r5, #8]
 80097e0:	6863      	ldr	r3, [r4, #4]
 80097e2:	60eb      	str	r3, [r5, #12]
 80097e4:	d80a      	bhi.n	80097fc <_realloc_r+0x274>
 80097e6:	3408      	adds	r4, #8
 80097e8:	f105 0010 	add.w	r0, r5, #16
 80097ec:	6823      	ldr	r3, [r4, #0]
 80097ee:	6003      	str	r3, [r0, #0]
 80097f0:	6863      	ldr	r3, [r4, #4]
 80097f2:	6043      	str	r3, [r0, #4]
 80097f4:	68a3      	ldr	r3, [r4, #8]
 80097f6:	6083      	str	r3, [r0, #8]
 80097f8:	465f      	mov	r7, fp
 80097fa:	e7c8      	b.n	800978e <_realloc_r+0x206>
 80097fc:	68a3      	ldr	r3, [r4, #8]
 80097fe:	2a24      	cmp	r2, #36	; 0x24
 8009800:	612b      	str	r3, [r5, #16]
 8009802:	68e3      	ldr	r3, [r4, #12]
 8009804:	bf18      	it	ne
 8009806:	f105 0018 	addne.w	r0, r5, #24
 800980a:	616b      	str	r3, [r5, #20]
 800980c:	bf09      	itett	eq
 800980e:	6923      	ldreq	r3, [r4, #16]
 8009810:	3410      	addne	r4, #16
 8009812:	61ab      	streq	r3, [r5, #24]
 8009814:	6963      	ldreq	r3, [r4, #20]
 8009816:	bf02      	ittt	eq
 8009818:	f105 0020 	addeq.w	r0, r5, #32
 800981c:	61eb      	streq	r3, [r5, #28]
 800981e:	3418      	addeq	r4, #24
 8009820:	e7e4      	b.n	80097ec <_realloc_r+0x264>
 8009822:	4621      	mov	r1, r4
 8009824:	f7fe fc24 	bl	8008070 <memmove>
 8009828:	e7e6      	b.n	80097f8 <_realloc_r+0x270>
 800982a:	4650      	mov	r0, sl
 800982c:	f7fa f986 	bl	8003b3c <_malloc_r>
 8009830:	4683      	mov	fp, r0
 8009832:	2800      	cmp	r0, #0
 8009834:	f43f af6d 	beq.w	8009712 <_realloc_r+0x18a>
 8009838:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800983c:	f1a0 0208 	sub.w	r2, r0, #8
 8009840:	f023 0301 	bic.w	r3, r3, #1
 8009844:	444b      	add	r3, r9
 8009846:	4293      	cmp	r3, r2
 8009848:	d108      	bne.n	800985c <_realloc_r+0x2d4>
 800984a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800984e:	f027 0703 	bic.w	r7, r7, #3
 8009852:	4437      	add	r7, r6
 8009854:	e6f9      	b.n	800964a <_realloc_r+0xc2>
 8009856:	bf00      	nop
 8009858:	2000001c 	.word	0x2000001c
 800985c:	1f32      	subs	r2, r6, #4
 800985e:	2a24      	cmp	r2, #36	; 0x24
 8009860:	d82e      	bhi.n	80098c0 <_realloc_r+0x338>
 8009862:	2a13      	cmp	r2, #19
 8009864:	d929      	bls.n	80098ba <_realloc_r+0x332>
 8009866:	6823      	ldr	r3, [r4, #0]
 8009868:	2a1b      	cmp	r2, #27
 800986a:	6003      	str	r3, [r0, #0]
 800986c:	6863      	ldr	r3, [r4, #4]
 800986e:	6043      	str	r3, [r0, #4]
 8009870:	d80e      	bhi.n	8009890 <_realloc_r+0x308>
 8009872:	f104 0208 	add.w	r2, r4, #8
 8009876:	f100 0308 	add.w	r3, r0, #8
 800987a:	6811      	ldr	r1, [r2, #0]
 800987c:	6019      	str	r1, [r3, #0]
 800987e:	6851      	ldr	r1, [r2, #4]
 8009880:	6059      	str	r1, [r3, #4]
 8009882:	6892      	ldr	r2, [r2, #8]
 8009884:	609a      	str	r2, [r3, #8]
 8009886:	4621      	mov	r1, r4
 8009888:	4650      	mov	r0, sl
 800988a:	f7fa fe8f 	bl	80045ac <_free_r>
 800988e:	e740      	b.n	8009712 <_realloc_r+0x18a>
 8009890:	68a3      	ldr	r3, [r4, #8]
 8009892:	2a24      	cmp	r2, #36	; 0x24
 8009894:	6083      	str	r3, [r0, #8]
 8009896:	68e3      	ldr	r3, [r4, #12]
 8009898:	bf18      	it	ne
 800989a:	f104 0210 	addne.w	r2, r4, #16
 800989e:	60c3      	str	r3, [r0, #12]
 80098a0:	bf09      	itett	eq
 80098a2:	6923      	ldreq	r3, [r4, #16]
 80098a4:	f100 0310 	addne.w	r3, r0, #16
 80098a8:	6103      	streq	r3, [r0, #16]
 80098aa:	6961      	ldreq	r1, [r4, #20]
 80098ac:	bf02      	ittt	eq
 80098ae:	f104 0218 	addeq.w	r2, r4, #24
 80098b2:	f100 0318 	addeq.w	r3, r0, #24
 80098b6:	6141      	streq	r1, [r0, #20]
 80098b8:	e7df      	b.n	800987a <_realloc_r+0x2f2>
 80098ba:	4603      	mov	r3, r0
 80098bc:	4622      	mov	r2, r4
 80098be:	e7dc      	b.n	800987a <_realloc_r+0x2f2>
 80098c0:	4621      	mov	r1, r4
 80098c2:	f7fe fbd5 	bl	8008070 <memmove>
 80098c6:	e7de      	b.n	8009886 <_realloc_r+0x2fe>
 80098c8:	4637      	mov	r7, r6
 80098ca:	e6be      	b.n	800964a <_realloc_r+0xc2>
 80098cc:	431f      	orrs	r7, r3
 80098ce:	f8c9 7004 	str.w	r7, [r9, #4]
 80098d2:	6853      	ldr	r3, [r2, #4]
 80098d4:	f043 0301 	orr.w	r3, r3, #1
 80098d8:	6053      	str	r3, [r2, #4]
 80098da:	e6d2      	b.n	8009682 <_realloc_r+0xfa>

080098dc <__ascii_wctomb>:
 80098dc:	4603      	mov	r3, r0
 80098de:	4608      	mov	r0, r1
 80098e0:	b141      	cbz	r1, 80098f4 <__ascii_wctomb+0x18>
 80098e2:	2aff      	cmp	r2, #255	; 0xff
 80098e4:	d904      	bls.n	80098f0 <__ascii_wctomb+0x14>
 80098e6:	228a      	movs	r2, #138	; 0x8a
 80098e8:	f04f 30ff 	mov.w	r0, #4294967295
 80098ec:	601a      	str	r2, [r3, #0]
 80098ee:	4770      	bx	lr
 80098f0:	2001      	movs	r0, #1
 80098f2:	700a      	strb	r2, [r1, #0]
 80098f4:	4770      	bx	lr
	...

080098f8 <_wcrtomb_r>:
 80098f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098fa:	4c09      	ldr	r4, [pc, #36]	; (8009920 <_wcrtomb_r+0x28>)
 80098fc:	4605      	mov	r5, r0
 80098fe:	461e      	mov	r6, r3
 8009900:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 8009904:	b085      	sub	sp, #20
 8009906:	b909      	cbnz	r1, 800990c <_wcrtomb_r+0x14>
 8009908:	460a      	mov	r2, r1
 800990a:	a901      	add	r1, sp, #4
 800990c:	47b8      	blx	r7
 800990e:	1c43      	adds	r3, r0, #1
 8009910:	bf01      	itttt	eq
 8009912:	2300      	moveq	r3, #0
 8009914:	6033      	streq	r3, [r6, #0]
 8009916:	238a      	moveq	r3, #138	; 0x8a
 8009918:	602b      	streq	r3, [r5, #0]
 800991a:	b005      	add	sp, #20
 800991c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800991e:	bf00      	nop
 8009920:	20000560 	.word	0x20000560

08009924 <__ssprint_r>:
 8009924:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009928:	6813      	ldr	r3, [r2, #0]
 800992a:	4680      	mov	r8, r0
 800992c:	9301      	str	r3, [sp, #4]
 800992e:	6893      	ldr	r3, [r2, #8]
 8009930:	460c      	mov	r4, r1
 8009932:	4617      	mov	r7, r2
 8009934:	2b00      	cmp	r3, #0
 8009936:	d157      	bne.n	80099e8 <__ssprint_r+0xc4>
 8009938:	2000      	movs	r0, #0
 800993a:	2300      	movs	r3, #0
 800993c:	607b      	str	r3, [r7, #4]
 800993e:	b003      	add	sp, #12
 8009940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009944:	9b01      	ldr	r3, [sp, #4]
 8009946:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800994a:	3308      	adds	r3, #8
 800994c:	9301      	str	r3, [sp, #4]
 800994e:	68a6      	ldr	r6, [r4, #8]
 8009950:	6820      	ldr	r0, [r4, #0]
 8009952:	f1bb 0f00 	cmp.w	fp, #0
 8009956:	d0f5      	beq.n	8009944 <__ssprint_r+0x20>
 8009958:	45b3      	cmp	fp, r6
 800995a:	d32d      	bcc.n	80099b8 <__ssprint_r+0x94>
 800995c:	89a2      	ldrh	r2, [r4, #12]
 800995e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009962:	d029      	beq.n	80099b8 <__ssprint_r+0x94>
 8009964:	6921      	ldr	r1, [r4, #16]
 8009966:	6965      	ldr	r5, [r4, #20]
 8009968:	eba0 0901 	sub.w	r9, r0, r1
 800996c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009970:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009974:	f109 0001 	add.w	r0, r9, #1
 8009978:	106d      	asrs	r5, r5, #1
 800997a:	4458      	add	r0, fp
 800997c:	4285      	cmp	r5, r0
 800997e:	bf38      	it	cc
 8009980:	4605      	movcc	r5, r0
 8009982:	0553      	lsls	r3, r2, #21
 8009984:	d534      	bpl.n	80099f0 <__ssprint_r+0xcc>
 8009986:	4629      	mov	r1, r5
 8009988:	4640      	mov	r0, r8
 800998a:	f7fa f8d7 	bl	8003b3c <_malloc_r>
 800998e:	4606      	mov	r6, r0
 8009990:	2800      	cmp	r0, #0
 8009992:	d038      	beq.n	8009a06 <__ssprint_r+0xe2>
 8009994:	464a      	mov	r2, r9
 8009996:	6921      	ldr	r1, [r4, #16]
 8009998:	f7fe fbe6 	bl	8008168 <memcpy>
 800999c:	89a2      	ldrh	r2, [r4, #12]
 800999e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80099a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80099a6:	81a2      	strh	r2, [r4, #12]
 80099a8:	6126      	str	r6, [r4, #16]
 80099aa:	444e      	add	r6, r9
 80099ac:	6026      	str	r6, [r4, #0]
 80099ae:	465e      	mov	r6, fp
 80099b0:	6165      	str	r5, [r4, #20]
 80099b2:	eba5 0509 	sub.w	r5, r5, r9
 80099b6:	60a5      	str	r5, [r4, #8]
 80099b8:	455e      	cmp	r6, fp
 80099ba:	bf28      	it	cs
 80099bc:	465e      	movcs	r6, fp
 80099be:	4651      	mov	r1, sl
 80099c0:	4632      	mov	r2, r6
 80099c2:	6820      	ldr	r0, [r4, #0]
 80099c4:	f7fe fb54 	bl	8008070 <memmove>
 80099c8:	68a2      	ldr	r2, [r4, #8]
 80099ca:	44da      	add	sl, fp
 80099cc:	1b92      	subs	r2, r2, r6
 80099ce:	60a2      	str	r2, [r4, #8]
 80099d0:	6822      	ldr	r2, [r4, #0]
 80099d2:	4432      	add	r2, r6
 80099d4:	6022      	str	r2, [r4, #0]
 80099d6:	68ba      	ldr	r2, [r7, #8]
 80099d8:	eba2 030b 	sub.w	r3, r2, fp
 80099dc:	60bb      	str	r3, [r7, #8]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d0aa      	beq.n	8009938 <__ssprint_r+0x14>
 80099e2:	f04f 0b00 	mov.w	fp, #0
 80099e6:	e7b2      	b.n	800994e <__ssprint_r+0x2a>
 80099e8:	f04f 0a00 	mov.w	sl, #0
 80099ec:	46d3      	mov	fp, sl
 80099ee:	e7ae      	b.n	800994e <__ssprint_r+0x2a>
 80099f0:	462a      	mov	r2, r5
 80099f2:	4640      	mov	r0, r8
 80099f4:	f7ff fdc8 	bl	8009588 <_realloc_r>
 80099f8:	4606      	mov	r6, r0
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d1d4      	bne.n	80099a8 <__ssprint_r+0x84>
 80099fe:	4640      	mov	r0, r8
 8009a00:	6921      	ldr	r1, [r4, #16]
 8009a02:	f7fa fdd3 	bl	80045ac <_free_r>
 8009a06:	230c      	movs	r3, #12
 8009a08:	f8c8 3000 	str.w	r3, [r8]
 8009a0c:	89a3      	ldrh	r3, [r4, #12]
 8009a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a16:	81a3      	strh	r3, [r4, #12]
 8009a18:	2300      	movs	r3, #0
 8009a1a:	60bb      	str	r3, [r7, #8]
 8009a1c:	e78d      	b.n	800993a <__ssprint_r+0x16>

08009a1e <__swbuf_r>:
 8009a1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a20:	460e      	mov	r6, r1
 8009a22:	4614      	mov	r4, r2
 8009a24:	4605      	mov	r5, r0
 8009a26:	b118      	cbz	r0, 8009a30 <__swbuf_r+0x12>
 8009a28:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009a2a:	b90b      	cbnz	r3, 8009a30 <__swbuf_r+0x12>
 8009a2c:	f7fa fb58 	bl	80040e0 <__sinit>
 8009a30:	69a3      	ldr	r3, [r4, #24]
 8009a32:	60a3      	str	r3, [r4, #8]
 8009a34:	89a3      	ldrh	r3, [r4, #12]
 8009a36:	0719      	lsls	r1, r3, #28
 8009a38:	d529      	bpl.n	8009a8e <__swbuf_r+0x70>
 8009a3a:	6923      	ldr	r3, [r4, #16]
 8009a3c:	b33b      	cbz	r3, 8009a8e <__swbuf_r+0x70>
 8009a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a42:	b2f6      	uxtb	r6, r6
 8009a44:	049a      	lsls	r2, r3, #18
 8009a46:	4637      	mov	r7, r6
 8009a48:	d52a      	bpl.n	8009aa0 <__swbuf_r+0x82>
 8009a4a:	6823      	ldr	r3, [r4, #0]
 8009a4c:	6922      	ldr	r2, [r4, #16]
 8009a4e:	1a98      	subs	r0, r3, r2
 8009a50:	6963      	ldr	r3, [r4, #20]
 8009a52:	4283      	cmp	r3, r0
 8009a54:	dc04      	bgt.n	8009a60 <__swbuf_r+0x42>
 8009a56:	4621      	mov	r1, r4
 8009a58:	4628      	mov	r0, r5
 8009a5a:	f7fe f873 	bl	8007b44 <_fflush_r>
 8009a5e:	b9e0      	cbnz	r0, 8009a9a <__swbuf_r+0x7c>
 8009a60:	68a3      	ldr	r3, [r4, #8]
 8009a62:	3b01      	subs	r3, #1
 8009a64:	60a3      	str	r3, [r4, #8]
 8009a66:	6823      	ldr	r3, [r4, #0]
 8009a68:	1c5a      	adds	r2, r3, #1
 8009a6a:	6022      	str	r2, [r4, #0]
 8009a6c:	701e      	strb	r6, [r3, #0]
 8009a6e:	6962      	ldr	r2, [r4, #20]
 8009a70:	1c43      	adds	r3, r0, #1
 8009a72:	429a      	cmp	r2, r3
 8009a74:	d004      	beq.n	8009a80 <__swbuf_r+0x62>
 8009a76:	89a3      	ldrh	r3, [r4, #12]
 8009a78:	07db      	lsls	r3, r3, #31
 8009a7a:	d506      	bpl.n	8009a8a <__swbuf_r+0x6c>
 8009a7c:	2e0a      	cmp	r6, #10
 8009a7e:	d104      	bne.n	8009a8a <__swbuf_r+0x6c>
 8009a80:	4621      	mov	r1, r4
 8009a82:	4628      	mov	r0, r5
 8009a84:	f7fe f85e 	bl	8007b44 <_fflush_r>
 8009a88:	b938      	cbnz	r0, 8009a9a <__swbuf_r+0x7c>
 8009a8a:	4638      	mov	r0, r7
 8009a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a8e:	4621      	mov	r1, r4
 8009a90:	4628      	mov	r0, r5
 8009a92:	f7fe fa2b 	bl	8007eec <__swsetup_r>
 8009a96:	2800      	cmp	r0, #0
 8009a98:	d0d1      	beq.n	8009a3e <__swbuf_r+0x20>
 8009a9a:	f04f 37ff 	mov.w	r7, #4294967295
 8009a9e:	e7f4      	b.n	8009a8a <__swbuf_r+0x6c>
 8009aa0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009aa4:	81a3      	strh	r3, [r4, #12]
 8009aa6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009aa8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009aac:	6663      	str	r3, [r4, #100]	; 0x64
 8009aae:	e7cc      	b.n	8009a4a <__swbuf_r+0x2c>

08009ab0 <__assert_func>:
 8009ab0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ab2:	4614      	mov	r4, r2
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	4b09      	ldr	r3, [pc, #36]	; (8009adc <__assert_func+0x2c>)
 8009ab8:	4605      	mov	r5, r0
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68d8      	ldr	r0, [r3, #12]
 8009abe:	b14c      	cbz	r4, 8009ad4 <__assert_func+0x24>
 8009ac0:	4b07      	ldr	r3, [pc, #28]	; (8009ae0 <__assert_func+0x30>)
 8009ac2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ac6:	9100      	str	r1, [sp, #0]
 8009ac8:	462b      	mov	r3, r5
 8009aca:	4906      	ldr	r1, [pc, #24]	; (8009ae4 <__assert_func+0x34>)
 8009acc:	f000 f844 	bl	8009b58 <fiprintf>
 8009ad0:	f000 f854 	bl	8009b7c <abort>
 8009ad4:	4b04      	ldr	r3, [pc, #16]	; (8009ae8 <__assert_func+0x38>)
 8009ad6:	461c      	mov	r4, r3
 8009ad8:	e7f3      	b.n	8009ac2 <__assert_func+0x12>
 8009ada:	bf00      	nop
 8009adc:	20000558 	.word	0x20000558
 8009ae0:	0800a5b5 	.word	0x0800a5b5
 8009ae4:	0800a5c2 	.word	0x0800a5c2
 8009ae8:	0800a5f0 	.word	0x0800a5f0

08009aec <_calloc_r>:
 8009aec:	b538      	push	{r3, r4, r5, lr}
 8009aee:	fba1 1502 	umull	r1, r5, r1, r2
 8009af2:	b92d      	cbnz	r5, 8009b00 <_calloc_r+0x14>
 8009af4:	f7fa f822 	bl	8003b3c <_malloc_r>
 8009af8:	4604      	mov	r4, r0
 8009afa:	b938      	cbnz	r0, 8009b0c <_calloc_r+0x20>
 8009afc:	4620      	mov	r0, r4
 8009afe:	bd38      	pop	{r3, r4, r5, pc}
 8009b00:	f7fa fcb6 	bl	8004470 <__errno>
 8009b04:	230c      	movs	r3, #12
 8009b06:	2400      	movs	r4, #0
 8009b08:	6003      	str	r3, [r0, #0]
 8009b0a:	e7f7      	b.n	8009afc <_calloc_r+0x10>
 8009b0c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009b10:	f022 0203 	bic.w	r2, r2, #3
 8009b14:	3a04      	subs	r2, #4
 8009b16:	2a24      	cmp	r2, #36	; 0x24
 8009b18:	d819      	bhi.n	8009b4e <_calloc_r+0x62>
 8009b1a:	2a13      	cmp	r2, #19
 8009b1c:	d915      	bls.n	8009b4a <_calloc_r+0x5e>
 8009b1e:	2a1b      	cmp	r2, #27
 8009b20:	e9c0 5500 	strd	r5, r5, [r0]
 8009b24:	d806      	bhi.n	8009b34 <_calloc_r+0x48>
 8009b26:	f100 0308 	add.w	r3, r0, #8
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	e9c3 2200 	strd	r2, r2, [r3]
 8009b30:	609a      	str	r2, [r3, #8]
 8009b32:	e7e3      	b.n	8009afc <_calloc_r+0x10>
 8009b34:	2a24      	cmp	r2, #36	; 0x24
 8009b36:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8009b3a:	bf11      	iteee	ne
 8009b3c:	f100 0310 	addne.w	r3, r0, #16
 8009b40:	6105      	streq	r5, [r0, #16]
 8009b42:	f100 0318 	addeq.w	r3, r0, #24
 8009b46:	6145      	streq	r5, [r0, #20]
 8009b48:	e7ef      	b.n	8009b2a <_calloc_r+0x3e>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	e7ed      	b.n	8009b2a <_calloc_r+0x3e>
 8009b4e:	4629      	mov	r1, r5
 8009b50:	f7fa fc40 	bl	80043d4 <memset>
 8009b54:	e7d2      	b.n	8009afc <_calloc_r+0x10>
	...

08009b58 <fiprintf>:
 8009b58:	b40e      	push	{r1, r2, r3}
 8009b5a:	b503      	push	{r0, r1, lr}
 8009b5c:	4601      	mov	r1, r0
 8009b5e:	ab03      	add	r3, sp, #12
 8009b60:	4805      	ldr	r0, [pc, #20]	; (8009b78 <fiprintf+0x20>)
 8009b62:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b66:	6800      	ldr	r0, [r0, #0]
 8009b68:	9301      	str	r3, [sp, #4]
 8009b6a:	f7fd fa3b 	bl	8006fe4 <_vfiprintf_r>
 8009b6e:	b002      	add	sp, #8
 8009b70:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b74:	b003      	add	sp, #12
 8009b76:	4770      	bx	lr
 8009b78:	20000558 	.word	0x20000558

08009b7c <abort>:
 8009b7c:	2006      	movs	r0, #6
 8009b7e:	b508      	push	{r3, lr}
 8009b80:	f000 f82c 	bl	8009bdc <raise>
 8009b84:	2001      	movs	r0, #1
 8009b86:	f7f7 fae3 	bl	8001150 <_exit>

08009b8a <_raise_r>:
 8009b8a:	291f      	cmp	r1, #31
 8009b8c:	b538      	push	{r3, r4, r5, lr}
 8009b8e:	4604      	mov	r4, r0
 8009b90:	460d      	mov	r5, r1
 8009b92:	d904      	bls.n	8009b9e <_raise_r+0x14>
 8009b94:	2316      	movs	r3, #22
 8009b96:	6003      	str	r3, [r0, #0]
 8009b98:	f04f 30ff 	mov.w	r0, #4294967295
 8009b9c:	bd38      	pop	{r3, r4, r5, pc}
 8009b9e:	f8d0 2118 	ldr.w	r2, [r0, #280]	; 0x118
 8009ba2:	b112      	cbz	r2, 8009baa <_raise_r+0x20>
 8009ba4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ba8:	b94b      	cbnz	r3, 8009bbe <_raise_r+0x34>
 8009baa:	4620      	mov	r0, r4
 8009bac:	f000 f830 	bl	8009c10 <_getpid_r>
 8009bb0:	462a      	mov	r2, r5
 8009bb2:	4601      	mov	r1, r0
 8009bb4:	4620      	mov	r0, r4
 8009bb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009bba:	f000 b817 	b.w	8009bec <_kill_r>
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d00a      	beq.n	8009bd8 <_raise_r+0x4e>
 8009bc2:	1c59      	adds	r1, r3, #1
 8009bc4:	d103      	bne.n	8009bce <_raise_r+0x44>
 8009bc6:	2316      	movs	r3, #22
 8009bc8:	6003      	str	r3, [r0, #0]
 8009bca:	2001      	movs	r0, #1
 8009bcc:	e7e6      	b.n	8009b9c <_raise_r+0x12>
 8009bce:	2400      	movs	r4, #0
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009bd6:	4798      	blx	r3
 8009bd8:	2000      	movs	r0, #0
 8009bda:	e7df      	b.n	8009b9c <_raise_r+0x12>

08009bdc <raise>:
 8009bdc:	4b02      	ldr	r3, [pc, #8]	; (8009be8 <raise+0xc>)
 8009bde:	4601      	mov	r1, r0
 8009be0:	6818      	ldr	r0, [r3, #0]
 8009be2:	f7ff bfd2 	b.w	8009b8a <_raise_r>
 8009be6:	bf00      	nop
 8009be8:	20000558 	.word	0x20000558

08009bec <_kill_r>:
 8009bec:	b538      	push	{r3, r4, r5, lr}
 8009bee:	2300      	movs	r3, #0
 8009bf0:	4d06      	ldr	r5, [pc, #24]	; (8009c0c <_kill_r+0x20>)
 8009bf2:	4604      	mov	r4, r0
 8009bf4:	4608      	mov	r0, r1
 8009bf6:	4611      	mov	r1, r2
 8009bf8:	602b      	str	r3, [r5, #0]
 8009bfa:	f7f7 facb 	bl	8001194 <_kill>
 8009bfe:	1c43      	adds	r3, r0, #1
 8009c00:	d102      	bne.n	8009c08 <_kill_r+0x1c>
 8009c02:	682b      	ldr	r3, [r5, #0]
 8009c04:	b103      	cbz	r3, 8009c08 <_kill_r+0x1c>
 8009c06:	6023      	str	r3, [r4, #0]
 8009c08:	bd38      	pop	{r3, r4, r5, pc}
 8009c0a:	bf00      	nop
 8009c0c:	20000c68 	.word	0x20000c68

08009c10 <_getpid_r>:
 8009c10:	f7f7 bab9 	b.w	8001186 <_getpid>

08009c14 <findslot>:
 8009c14:	4b0a      	ldr	r3, [pc, #40]	; (8009c40 <findslot+0x2c>)
 8009c16:	b510      	push	{r4, lr}
 8009c18:	4604      	mov	r4, r0
 8009c1a:	6818      	ldr	r0, [r3, #0]
 8009c1c:	b118      	cbz	r0, 8009c26 <findslot+0x12>
 8009c1e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009c20:	b90b      	cbnz	r3, 8009c26 <findslot+0x12>
 8009c22:	f7fa fa5d 	bl	80040e0 <__sinit>
 8009c26:	2c13      	cmp	r4, #19
 8009c28:	d807      	bhi.n	8009c3a <findslot+0x26>
 8009c2a:	4806      	ldr	r0, [pc, #24]	; (8009c44 <findslot+0x30>)
 8009c2c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8009c30:	3201      	adds	r2, #1
 8009c32:	d002      	beq.n	8009c3a <findslot+0x26>
 8009c34:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8009c38:	bd10      	pop	{r4, pc}
 8009c3a:	2000      	movs	r0, #0
 8009c3c:	e7fc      	b.n	8009c38 <findslot+0x24>
 8009c3e:	bf00      	nop
 8009c40:	20000558 	.word	0x20000558
 8009c44:	20000e04 	.word	0x20000e04

08009c48 <error>:
 8009c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	f7fa fc10 	bl	8004470 <__errno>
 8009c50:	2613      	movs	r6, #19
 8009c52:	4605      	mov	r5, r0
 8009c54:	2700      	movs	r7, #0
 8009c56:	4630      	mov	r0, r6
 8009c58:	4639      	mov	r1, r7
 8009c5a:	beab      	bkpt	0x00ab
 8009c5c:	4606      	mov	r6, r0
 8009c5e:	4620      	mov	r0, r4
 8009c60:	602e      	str	r6, [r5, #0]
 8009c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c64 <checkerror>:
 8009c64:	1c43      	adds	r3, r0, #1
 8009c66:	d101      	bne.n	8009c6c <checkerror+0x8>
 8009c68:	f7ff bfee 	b.w	8009c48 <error>
 8009c6c:	4770      	bx	lr

08009c6e <_swilseek>:
 8009c6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c70:	460c      	mov	r4, r1
 8009c72:	4616      	mov	r6, r2
 8009c74:	f7ff ffce 	bl	8009c14 <findslot>
 8009c78:	4605      	mov	r5, r0
 8009c7a:	b940      	cbnz	r0, 8009c8e <_swilseek+0x20>
 8009c7c:	f7fa fbf8 	bl	8004470 <__errno>
 8009c80:	2309      	movs	r3, #9
 8009c82:	6003      	str	r3, [r0, #0]
 8009c84:	f04f 34ff 	mov.w	r4, #4294967295
 8009c88:	4620      	mov	r0, r4
 8009c8a:	b003      	add	sp, #12
 8009c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c8e:	2e02      	cmp	r6, #2
 8009c90:	d903      	bls.n	8009c9a <_swilseek+0x2c>
 8009c92:	f7fa fbed 	bl	8004470 <__errno>
 8009c96:	2316      	movs	r3, #22
 8009c98:	e7f3      	b.n	8009c82 <_swilseek+0x14>
 8009c9a:	2e01      	cmp	r6, #1
 8009c9c:	d112      	bne.n	8009cc4 <_swilseek+0x56>
 8009c9e:	6843      	ldr	r3, [r0, #4]
 8009ca0:	18e4      	adds	r4, r4, r3
 8009ca2:	d4f6      	bmi.n	8009c92 <_swilseek+0x24>
 8009ca4:	682b      	ldr	r3, [r5, #0]
 8009ca6:	260a      	movs	r6, #10
 8009ca8:	466f      	mov	r7, sp
 8009caa:	e9cd 3400 	strd	r3, r4, [sp]
 8009cae:	4630      	mov	r0, r6
 8009cb0:	4639      	mov	r1, r7
 8009cb2:	beab      	bkpt	0x00ab
 8009cb4:	4606      	mov	r6, r0
 8009cb6:	4630      	mov	r0, r6
 8009cb8:	f7ff ffd4 	bl	8009c64 <checkerror>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	dbe1      	blt.n	8009c84 <_swilseek+0x16>
 8009cc0:	606c      	str	r4, [r5, #4]
 8009cc2:	e7e1      	b.n	8009c88 <_swilseek+0x1a>
 8009cc4:	2e02      	cmp	r6, #2
 8009cc6:	6803      	ldr	r3, [r0, #0]
 8009cc8:	d1ec      	bne.n	8009ca4 <_swilseek+0x36>
 8009cca:	260c      	movs	r6, #12
 8009ccc:	466f      	mov	r7, sp
 8009cce:	9300      	str	r3, [sp, #0]
 8009cd0:	4630      	mov	r0, r6
 8009cd2:	4639      	mov	r1, r7
 8009cd4:	beab      	bkpt	0x00ab
 8009cd6:	4606      	mov	r6, r0
 8009cd8:	4630      	mov	r0, r6
 8009cda:	f7ff ffc3 	bl	8009c64 <checkerror>
 8009cde:	1c43      	adds	r3, r0, #1
 8009ce0:	d0d0      	beq.n	8009c84 <_swilseek+0x16>
 8009ce2:	4404      	add	r4, r0
 8009ce4:	e7de      	b.n	8009ca4 <_swilseek+0x36>

08009ce6 <_lseek>:
 8009ce6:	f7ff bfc2 	b.w	8009c6e <_swilseek>

08009cea <_swiclose>:
 8009cea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009cec:	2402      	movs	r4, #2
 8009cee:	9001      	str	r0, [sp, #4]
 8009cf0:	ad01      	add	r5, sp, #4
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	4629      	mov	r1, r5
 8009cf6:	beab      	bkpt	0x00ab
 8009cf8:	4604      	mov	r4, r0
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	f7ff ffb2 	bl	8009c64 <checkerror>
 8009d00:	b003      	add	sp, #12
 8009d02:	bd30      	pop	{r4, r5, pc}

08009d04 <_close>:
 8009d04:	b538      	push	{r3, r4, r5, lr}
 8009d06:	4605      	mov	r5, r0
 8009d08:	f7ff ff84 	bl	8009c14 <findslot>
 8009d0c:	4604      	mov	r4, r0
 8009d0e:	b930      	cbnz	r0, 8009d1e <_close+0x1a>
 8009d10:	f7fa fbae 	bl	8004470 <__errno>
 8009d14:	2309      	movs	r3, #9
 8009d16:	6003      	str	r3, [r0, #0]
 8009d18:	f04f 30ff 	mov.w	r0, #4294967295
 8009d1c:	bd38      	pop	{r3, r4, r5, pc}
 8009d1e:	3d01      	subs	r5, #1
 8009d20:	2d01      	cmp	r5, #1
 8009d22:	d809      	bhi.n	8009d38 <_close+0x34>
 8009d24:	4b09      	ldr	r3, [pc, #36]	; (8009d4c <_close+0x48>)
 8009d26:	689a      	ldr	r2, [r3, #8]
 8009d28:	691b      	ldr	r3, [r3, #16]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d104      	bne.n	8009d38 <_close+0x34>
 8009d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d32:	6003      	str	r3, [r0, #0]
 8009d34:	2000      	movs	r0, #0
 8009d36:	e7f1      	b.n	8009d1c <_close+0x18>
 8009d38:	6820      	ldr	r0, [r4, #0]
 8009d3a:	f7ff ffd6 	bl	8009cea <_swiclose>
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	d1ec      	bne.n	8009d1c <_close+0x18>
 8009d42:	f04f 33ff 	mov.w	r3, #4294967295
 8009d46:	6023      	str	r3, [r4, #0]
 8009d48:	e7e8      	b.n	8009d1c <_close+0x18>
 8009d4a:	bf00      	nop
 8009d4c:	20000e04 	.word	0x20000e04

08009d50 <_isatty>:
 8009d50:	b570      	push	{r4, r5, r6, lr}
 8009d52:	f7ff ff5f 	bl	8009c14 <findslot>
 8009d56:	2509      	movs	r5, #9
 8009d58:	4604      	mov	r4, r0
 8009d5a:	b920      	cbnz	r0, 8009d66 <_isatty+0x16>
 8009d5c:	f7fa fb88 	bl	8004470 <__errno>
 8009d60:	6005      	str	r5, [r0, #0]
 8009d62:	4620      	mov	r0, r4
 8009d64:	bd70      	pop	{r4, r5, r6, pc}
 8009d66:	4628      	mov	r0, r5
 8009d68:	4621      	mov	r1, r4
 8009d6a:	beab      	bkpt	0x00ab
 8009d6c:	4604      	mov	r4, r0
 8009d6e:	2c01      	cmp	r4, #1
 8009d70:	d0f7      	beq.n	8009d62 <_isatty+0x12>
 8009d72:	f7fa fb7d 	bl	8004470 <__errno>
 8009d76:	2400      	movs	r4, #0
 8009d78:	4605      	mov	r5, r0
 8009d7a:	2613      	movs	r6, #19
 8009d7c:	4630      	mov	r0, r6
 8009d7e:	4621      	mov	r1, r4
 8009d80:	beab      	bkpt	0x00ab
 8009d82:	4606      	mov	r6, r0
 8009d84:	602e      	str	r6, [r5, #0]
 8009d86:	e7ec      	b.n	8009d62 <_isatty+0x12>

08009d88 <_init>:
 8009d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d8a:	bf00      	nop
 8009d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d8e:	bc08      	pop	{r3}
 8009d90:	469e      	mov	lr, r3
 8009d92:	4770      	bx	lr

08009d94 <_fini>:
 8009d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d96:	bf00      	nop
 8009d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d9a:	bc08      	pop	{r3}
 8009d9c:	469e      	mov	lr, r3
 8009d9e:	4770      	bx	lr
