{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618690274884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618690274885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 17 23:11:14 2021 " "Processing started: Sat Apr 17 23:11:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618690274885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618690274885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myFifthProject -c myFifthProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off myFifthProject -c myFifthProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618690274885 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618690275180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/full_adder_8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/full_adder_8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_8_tb-full_adder_8_tb_arch " "Found design unit 1: full_adder_8_tb-full_adder_8_tb_arch" {  } { { "simulation/modelsim/full_adder_8_tb.vhd" "" { Text "C:/altera/13.0sp1/lab_5/simulation/modelsim/full_adder_8_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275685 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8_tb " "Found entity 1: full_adder_8_tb" {  } { { "simulation/modelsim/full_adder_8_tb.vhd" "" { Text "C:/altera/13.0sp1/lab_5/simulation/modelsim/full_adder_8_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618690275685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1-RTL4_1 " "Found design unit 1: MUX4_1-RTL4_1" {  } { { "MUX4_1.vhd" "" { Text "C:/altera/13.0sp1/lab_5/MUX4_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275687 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "MUX4_1.vhd" "" { Text "C:/altera/13.0sp1/lab_5/MUX4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618690275687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX16_1-RTL " "Found design unit 1: MUX16_1-RTL" {  } { { "MUX16_1.vhd" "" { Text "C:/altera/13.0sp1/lab_5/MUX16_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275688 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX16_1 " "Found entity 1: MUX16_1" {  } { { "MUX16_1.vhd" "" { Text "C:/altera/13.0sp1/lab_5/MUX16_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618690275688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1_bit.vhd 1 1 " "Found 1 design units, including 1 entities, in source file adder_1_bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1_bit " "Found entity 1: adder_1_bit" {  } { { "adder_1_bit.vhd" "" { Text "C:/altera/13.0sp1/lab_5/adder_1_bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618690275690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-gate_level " "Found design unit 1: full_adder-gate_level" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.0sp1/lab_5/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275692 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.0sp1/lab_5/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618690275692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_8-FA_arch " "Found design unit 1: full_adder_8-FA_arch" {  } { { "full_adder_8.vhd" "" { Text "C:/altera/13.0sp1/lab_5/full_adder_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275694 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8 " "Found entity 1: full_adder_8" {  } { { "full_adder_8.vhd" "" { Text "C:/altera/13.0sp1/lab_5/full_adder_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618690275694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618690275694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adder_8 " "Elaborating entity \"full_adder_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618690275720 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout full_adder_8.vhd(8) " "VHDL Signal Declaration warning at full_adder_8.vhd(8): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "full_adder_8.vhd" "" { Text "C:/altera/13.0sp1/lab_5/full_adder_8.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1618690275721 "|full_adder_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:u0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:u0\"" {  } { { "full_adder_8.vhd" "u0" { Text "C:/altera/13.0sp1/lab_5/full_adder_8.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618690275723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cout GND " "Pin \"Cout\" is stuck at GND" {  } { { "full_adder_8.vhd" "" { Text "C:/altera/13.0sp1/lab_5/full_adder_8.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618690276130 "|full_adder_8|Cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1618690276130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618690276270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618690276270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618690276292 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618690276292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618690276292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618690276292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618690276305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 17 23:11:16 2021 " "Processing ended: Sat Apr 17 23:11:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618690276305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618690276305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618690276305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618690276305 ""}
