{
	"wCsrData": 32,
	"wCsrRegNum": 10,
	"wCsrRegOffset": 2,
	"CsrInfo": {
		"CAIUTCR_TransEn": {
			"Register": "CAIUTCR",
			"Format": "wTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x000",
			"RegNumHi": "0x000",
			"Alias": "None",
			"Name": "CAIU Transaction Control Register",
			"Field": "TransEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x1",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Agent Transaction Enable"
		},
		"CAIUTCR_IsolEn": {
			"Register": "CAIUTCR",
			"Format": "wTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x000",
			"RegNumHi": "0x000",
			"Alias": "None",
			"Name": "CAIU Transaction Control Register",
			"Field": "IsolEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Agent Isolation Enable"
		},
		"CAIUTCR_Rsvd": {
			"Register": "CAIUTCR",
			"Format": "wTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x000",
			"RegNumHi": "0x000",
			"Alias": "None",
			"Name": "CAIU Transaction Control Register",
			"Field": "Rsvd",
			"Width": "30",
			"MSB": "31",
			"LSB": "2",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUTAR_TransActv": {
			"Register": "CAIUTAR",
			"Format": "wTAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "CAIU Transaction Activity Register",
			"Field": "TransActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Protocol Transaction Active"
		},
		"CAIUTAR_SnpActv": {
			"Register": "CAIUTAR",
			"Format": "wTAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "CAIU Transaction Activity Register",
			"Field": "SnpActv",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Protocol Snoop Transaction Active"
		},
		"CAIUTAR_Rsvd": {
			"Register": "CAIUTAR",
			"Format": "wTAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "CAIU Transaction Activity Register",
			"Field": "Rsvd",
			"Width": "30",
			"MSB": "31",
			"LSB": "2",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUPCTCR_LookupEn": {
			"Register": "CAIUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Control Register",
			"Field": "LookupEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Lookup Enable"
		},
		"CAIUPCTCR_FillEn": {
			"Register": "CAIUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Control Register",
			"Field": "FillEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Fill Enable"
		},
		"CAIUPCTCR_Rsvd": {
			"Register": "CAIUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUPCTCR_AllocPtlRdMiss": {
			"Register": "CAIUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Control Register",
			"Field": "AllocPtlRdMiss",
			"Width": "1",
			"MSB": "8",
			"LSB": "8",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Allocate on partial-cacheline read miss"
		},
		"CAIUPCTCR_AllocPtlWrMiss": {
			"Register": "CAIUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Control Register",
			"Field": "AllocPtlWrMiss",
			"Width": "1",
			"MSB": "9",
			"LSB": "9",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Allocate on partial-cacheline write miss"
		},
		"CAIUPCTCR_AllocFullRdMiss": {
			"Register": "CAIUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Control Register",
			"Field": "AllocFullRdMiss",
			"Width": "1",
			"MSB": "10",
			"LSB": "10",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Allocate on full-cacheline read miss"
		},
		"CAIUPCTCR_AllocFullWrMiss": {
			"Register": "CAIUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Control Register",
			"Field": "AllocFullWrMiss",
			"Width": "1",
			"MSB": "11",
			"LSB": "11",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Allocate on full-cacheline write miss"
		},
		"CAIUPCTAR_EvictActv": {
			"Register": "CAIUPCTAR",
			"Format": "xPCTAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x005",
			"RegNumHi": "0x005",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Activity Register",
			"Field": "EvictActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Proxy Cache Eviction Active"
		},
		"CAIUPCTAR_FillActv": {
			"Register": "CAIUPCTAR",
			"Format": "xPCTAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x005",
			"RegNumHi": "0x005",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Activity Register",
			"Field": "FillActv",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Proxy Cache Fill Active"
		},
		"CAIUPCTAR_Rsvd": {
			"Register": "CAIUPCTAR",
			"Format": "xPCTAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x005",
			"RegNumHi": "0x005",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Transaction Activity Register",
			"Field": "Rsvd",
			"Width": "30",
			"MSB": "31",
			"LSB": "2",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUPCMCR_PcMntOp": {
			"Register": "CAIUPCMCR",
			"Format": "xPCMCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Control Register",
			"Field": "PcMntOp",
			"Width": "4",
			"MSB": "3",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Maintenance Operation"
		},
		"CAIUPCMCR_Rsvd": {
			"Register": "CAIUPCMCR",
			"Format": "xPCMCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Control Register",
			"Field": "Rsvd",
			"Width": "10",
			"MSB": "31",
			"LSB": "22",
			"Reset": "0x0000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUPCMCR_PcArrId": {
			"Register": "CAIUPCMCR",
			"Format": "xPCMCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Control Register",
			"Field": "PcArrId",
			"Width": "1",
			"MSB": "16",
			"LSB": "16",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Array Identifier"
		},
		"CAIUPCMCR_PcSecAttr": {
			"Register": "CAIUPCMCR",
			"Format": "xPCMCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Control Register",
			"Field": "PcSecAttr",
			"Width": "1",
			"MSB": "21",
			"LSB": "21",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Security Attribute"
		},
		"CAIUPCMAR_MntOpActv": {
			"Register": "CAIUPCMAR",
			"Format": "xMAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x021",
			"RegNumHi": "0x021",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Activity Register",
			"Field": "MntOpActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Maintenance Operation Active"
		},
		"CAIUPCMAR_Rsvd": {
			"Register": "CAIUPCMAR",
			"Format": "xMAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x021",
			"RegNumHi": "0x021",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Activity Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUPCMLR0_MntSet": {
			"Register": "CAIUPCMLR0",
			"Format": "xMLR0",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x022",
			"RegNumHi": "0x022",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Location Register 0",
			"Field": "MntSet",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Set"
		},
		"CAIUPCMLR0_MntWay": {
			"Register": "CAIUPCMLR0",
			"Format": "xMLR0",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x022",
			"RegNumHi": "0x022",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Location Register 0",
			"Field": "MntWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Way"
		},
		"CAIUPCMLR0_MntWord": {
			"Register": "CAIUPCMLR0",
			"Format": "xMLR0",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x022",
			"RegNumHi": "0x022",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Location Register 0",
			"Field": "MntWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Word"
		},
		"CAIUPCMLR1_MntAddr": {
			"Register": "CAIUPCMLR1",
			"Format": "xMLR1",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x023",
			"RegNumHi": "0x023",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Location Register 1",
			"Field": "MntAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Address"
		},
		"CAIUPCMLR1_Rsvd": {
			"Register": "CAIUPCMLR1",
			"Format": "xMLR1",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x023",
			"RegNumHi": "0x023",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUPCMDR_MntData": {
			"Register": "CAIUPCMDR",
			"Format": "xMDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x024",
			"RegNumHi": "0x024",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Maintenance Data Register",
			"Field": "MntData",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "XxXXXXXXXX",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Maintenance Operation Data"
		},
		"CAIUCECR_ErrDetEn": {
			"Register": "CAIUCECR",
			"Format": "xCECR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "CAIU Correctable Error Control Register",
			"Field": "ErrDetEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Detection Enable"
		},
		"CAIUCECR_ErrIntEn": {
			"Register": "CAIUCECR",
			"Format": "xCECR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "CAIU Correctable Error Control Register",
			"Field": "ErrIntEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Interrupt Enable"
		},
		"CAIUCECR_Rsvd": {
			"Register": "CAIUCECR",
			"Format": "xCECR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "CAIU Correctable Error Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUCECR_ErrThreshold": {
			"Register": "CAIUCECR",
			"Format": "xCECR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "CAIU Correctable Error Control Register",
			"Field": "ErrThreshold",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Threshold"
		},
		"CAIUCESR_ErrVld": {
			"Register": "CAIUCESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CAIU Correctable Error Status Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"CAIUCESR_ErrOvf": {
			"Register": "CAIUCESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CAIU Correctable Error Status Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"CAIUCESR_Rsvd": {
			"Register": "CAIUCESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CAIU Correctable Error Status Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUCESR_ErrCount": {
			"Register": "CAIUCESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CAIU Correctable Error Status Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"CAIUCESR_ErrType": {
			"Register": "CAIUCESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CAIU Correctable Error Status Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"CAIUCESR_ErrInfo": {
			"Register": "CAIUCESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CAIU Correctable Error Status Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"CAIUCELR0_ErrEntry": {
			"Register": "CAIUCELR0",
			"Format": "xELR0",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "CAIU Correctable Error Location Register 0",
			"Field": "ErrEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Entry (or Set)"
		},
		"CAIUCELR0_ErrWay": {
			"Register": "CAIUCELR0",
			"Format": "xELR0",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "CAIU Correctable Error Location Register 0",
			"Field": "ErrWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Way"
		},
		"CAIUCELR0_ErrWord": {
			"Register": "CAIUCELR0",
			"Format": "xELR0",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "CAIU Correctable Error Location Register 0",
			"Field": "ErrWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Word"
		},
		"CAIUCELR1_ErrAddr": {
			"Register": "CAIUCELR1",
			"Format": "xELR1",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x043",
			"RegNumHi": "0x043",
			"Alias": "None",
			"Name": "CAIU Correctable Error Location Register 1",
			"Field": "ErrAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Address"
		},
		"CAIUCELR1_Rsvd": {
			"Register": "CAIUCELR1",
			"Format": "xELR1",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x043",
			"RegNumHi": "0x043",
			"Alias": "None",
			"Name": "CAIU Correctable Error Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUCESAR_ErrVld": {
			"Register": "CAIUCESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CAIUCESR",
			"Name": "CAIU Correctable Error Status Alias Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"CAIUCESAR_ErrOvf": {
			"Register": "CAIUCESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CAIUCESR",
			"Name": "CAIU Correctable Error Status Alias Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"CAIUCESAR_Rsvd": {
			"Register": "CAIUCESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CAIUCESR",
			"Name": "CAIU Correctable Error Status Alias Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUCESAR_ErrCount": {
			"Register": "CAIUCESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CAIUCESR",
			"Name": "CAIU Correctable Error Status Alias Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"CAIUCESAR_ErrType": {
			"Register": "CAIUCESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CAIUCESR",
			"Name": "CAIU Correctable Error Status Alias Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"CAIUCESAR_ErrInfo": {
			"Register": "CAIUCESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CAIUCESR",
			"Name": "CAIU Correctable Error Status Alias Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"CAIUUECR_ErrDetEn": {
			"Register": "CAIUUECR",
			"Format": "xUECR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Control Register",
			"Field": "ErrDetEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Detection Enable"
		},
		"CAIUUECR_ErrIntEn": {
			"Register": "CAIUUECR",
			"Format": "xUECR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Control Register",
			"Field": "ErrIntEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Interrupt Enable"
		},
		"CAIUUECR_Rsvd": {
			"Register": "CAIUUECR",
			"Format": "xUECR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUUECR_ErrThreshold": {
			"Register": "CAIUUECR",
			"Format": "xUECR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Control Register",
			"Field": "ErrThreshold",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Threshold"
		},
		"CAIUUESR_ErrVld": {
			"Register": "CAIUUESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Status Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"CAIUUESR_ErrOvf": {
			"Register": "CAIUUESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Status Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"CAIUUESR_Rsvd": {
			"Register": "CAIUUESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Status Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUUESR_ErrCount": {
			"Register": "CAIUUESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Status Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"CAIUUESR_ErrType": {
			"Register": "CAIUUESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Status Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"CAIUUESR_ErrInfo": {
			"Register": "CAIUUESR",
			"Format": "xESR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Status Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"CAIUUELR0_ErrEntry": {
			"Register": "CAIUUELR0",
			"Format": "xELR0",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Location Register 0",
			"Field": "ErrEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Entry (or Set)"
		},
		"CAIUUELR0_ErrWay": {
			"Register": "CAIUUELR0",
			"Format": "xELR0",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Location Register 0",
			"Field": "ErrWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Way"
		},
		"CAIUUELR0_ErrWord": {
			"Register": "CAIUUELR0",
			"Format": "xELR0",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Location Register 0",
			"Field": "ErrWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Word"
		},
		"CAIUUELR1_ErrAddr": {
			"Register": "CAIUUELR1",
			"Format": "xELR1",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x053",
			"RegNumHi": "0x053",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Location Register 1",
			"Field": "ErrAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Address"
		},
		"CAIUUELR1_Rsvd": {
			"Register": "CAIUUELR1",
			"Format": "xELR1",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x053",
			"RegNumHi": "0x053",
			"Alias": "None",
			"Name": "CAIU Uncorrectable Error Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUUESAR_ErrVld": {
			"Register": "CAIUUESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CAIUUESR",
			"Name": "CAIU Uncorrectable Error Status Alias Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"CAIUUESAR_ErrOvf": {
			"Register": "CAIUUESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CAIUUESR",
			"Name": "CAIU Uncorrectable Error Status Alias Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"CAIUUESAR_Rsvd": {
			"Register": "CAIUUESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CAIUUESR",
			"Name": "CAIU Uncorrectable Error Status Alias Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUUESAR_ErrCount": {
			"Register": "CAIUUESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CAIUUESR",
			"Name": "CAIU Uncorrectable Error Status Alias Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"CAIUUESAR_ErrType": {
			"Register": "CAIUUESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CAIUUESR",
			"Name": "CAIU Uncorrectable Error Status Alias Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"CAIUUESAR_ErrInfo": {
			"Register": "CAIUUESAR",
			"Format": "xESAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CAIUUESR",
			"Name": "CAIU Uncorrectable Error Status Alias Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"CAIUDCR_DbgOp": {
			"Register": "CAIUDCR",
			"Format": "xDCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3C0",
			"Alias": "None",
			"Name": "CAIU Debug Control Register",
			"Field": "DbgOp",
			"Width": "4",
			"MSB": "3",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Operation"
		},
		"CAIUDCR_Rsvd": {
			"Register": "CAIUDCR",
			"Format": "xDCR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3C0",
			"Alias": "None",
			"Name": "CAIU Debug Control Register",
			"Field": "Rsvd",
			"Width": "28",
			"MSB": "31",
			"LSB": "4",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUDAR_DbgOpActv": {
			"Register": "CAIUDAR",
			"Format": "xDAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3C1",
			"RegNumHi": "0x3C1",
			"Alias": "None",
			"Name": "CAIU Debug Activity Register",
			"Field": "DbgOpActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Debug Operation Active"
		},
		"CAIUDAR_Rsvd": {
			"Register": "CAIUDAR",
			"Format": "xDAR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3C1",
			"RegNumHi": "0x3C1",
			"Alias": "None",
			"Name": "CAIU Debug Activity Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUDLR_DbgEntry": {
			"Register": "CAIUDLR",
			"Format": "xDLR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "CAIU Debug Location Register",
			"Field": "DbgEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Entry"
		},
		"CAIUDLR_DbgStruct": {
			"Register": "CAIUDLR",
			"Format": "xDLR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "CAIU Debug Location Register",
			"Field": "DbgStruct",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Structure"
		},
		"CAIUDLR_DbgWord": {
			"Register": "CAIUDLR",
			"Format": "xDLR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "CAIU Debug Location Register",
			"Field": "DbgWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Word"
		},
		"CAIUDDR_DbgData": {
			"Register": "CAIUDDR",
			"Format": "xDDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3C4",
			"RegNumHi": "0x3C4",
			"Alias": "None",
			"Name": "CAIU Debug Data Register",
			"Field": "DbgData",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "XxXXXXXXXX",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Debug Operation Data"
		},
		"CAIUPCIDR_NumSets": {
			"Register": "CAIUPCIDR",
			"Format": "xPCIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Identification Register",
			"Field": "NumSets",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Proxy Cache Sets"
		},
		"CAIUPCIDR_NumWays": {
			"Register": "CAIUPCIDR",
			"Format": "xPCIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Identification Register",
			"Field": "NumWays",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Proxy Cache Ways"
		},
		"CAIUPCIDR_Type": {
			"Register": "CAIUPCIDR",
			"Format": "xPCIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Identification Register",
			"Field": "Type",
			"Width": "3",
			"MSB": "28",
			"LSB": "26",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Proxy Cache Type"
		},
		"CAIUPCIDR_Rsvd": {
			"Register": "CAIUPCIDR",
			"Format": "xPCIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "CAIU Proxy Cache Identification Register",
			"Field": "Rsvd",
			"Width": "3",
			"MSB": "31",
			"LSB": "29",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUIDR_ImplVer": {
			"Register": "CAIUIDR",
			"Format": "CAIUIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CAIU Identification Register",
			"Field": "ImplVer",
			"Width": "8",
			"MSB": "7",
			"LSB": "0",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Implementation Version"
		},
		"CAIUIDR_CaiId": {
			"Register": "CAIUIDR",
			"Format": "CAIUIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CAIU Identification Register",
			"Field": "CaiId",
			"Width": "7",
			"MSB": "14",
			"LSB": "8",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Coherent Agent Interface Identifier"
		},
		"CAIUIDR_Ca": {
			"Register": "CAIUIDR",
			"Format": "CAIUIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CAIU Identification Register",
			"Field": "Ca",
			"Width": "1",
			"MSB": "15",
			"LSB": "15",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Caching Agent"
		},
		"CAIUIDR_Type": {
			"Register": "CAIUIDR",
			"Format": "CAIUIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CAIU Identification Register",
			"Field": "Type",
			"Width": "4",
			"MSB": "19",
			"LSB": "16",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Type"
		},
		"CAIUIDR_SfId": {
			"Register": "CAIUIDR",
			"Format": "CAIUIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CAIU Identification Register",
			"Field": "SfId",
			"Width": "5",
			"MSB": "24",
			"LSB": "20",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Snoop Filter Identifier"
		},
		"CAIUIDR_Rsvd": {
			"Register": "CAIUIDR",
			"Format": "CAIUIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CAIU Identification Register",
			"Field": "Rsvd",
			"Width": "6",
			"MSB": "30",
			"LSB": "25",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CAIUIDR_Pc": {
			"Register": "CAIUIDR",
			"Format": "CAIUIDR",
			"PageLo": "0x00",
			"PageHi": "0x5F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CAIU Identification Register",
			"Field": "Pc",
			"Width": "1",
			"MSB": "31",
			"LSB": "31",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Proxy Cache"
		},
		"NCBUTCR_TransEn": {
			"Register": "NCBUTCR",
			"Format": "xTCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x000",
			"RegNumHi": "0x000",
			"Alias": "None",
			"Name": "NCBU Transaction Control Register",
			"Field": "TransEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x1",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Agent Transaction Enable"
		},
		"NCBUTCR_Rsvd": {
			"Register": "NCBUTCR",
			"Format": "xTCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x000",
			"RegNumHi": "0x000",
			"Alias": "None",
			"Name": "NCBU Transaction Control Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUTAR_TransActv": {
			"Register": "NCBUTAR",
			"Format": "xTAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "NCBU Transaction Activity Register",
			"Field": "TransActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Protocol Transaction Active"
		},
		"NCBUTAR_SnpActv": {
			"Register": "NCBUTAR",
			"Format": "xTAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "NCBU Transaction Activity Register",
			"Field": "SnpActv",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Protocol Snoop Transaction Active"
		},
		"NCBUTAR_Rsvd": {
			"Register": "NCBUTAR",
			"Format": "xTAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "NCBU Transaction Activity Register",
			"Field": "Rsvd",
			"Width": "30",
			"MSB": "31",
			"LSB": "2",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUPCTCR_LookupEn": {
			"Register": "NCBUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Control Register",
			"Field": "LookupEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Lookup Enable"
		},
		"NCBUPCTCR_FillEn": {
			"Register": "NCBUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Control Register",
			"Field": "FillEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Fill Enable"
		},
		"NCBUPCTCR_Rsvd": {
			"Register": "NCBUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUPCTCR_AllocPtlRdMiss": {
			"Register": "NCBUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Control Register",
			"Field": "AllocPtlRdMiss",
			"Width": "1",
			"MSB": "8",
			"LSB": "8",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Allocate on partial-cacheline read miss"
		},
		"NCBUPCTCR_AllocPtlWrMiss": {
			"Register": "NCBUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Control Register",
			"Field": "AllocPtlWrMiss",
			"Width": "1",
			"MSB": "9",
			"LSB": "9",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Allocate on partial-cacheline write miss"
		},
		"NCBUPCTCR_AllocFullRdMiss": {
			"Register": "NCBUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Control Register",
			"Field": "AllocFullRdMiss",
			"Width": "1",
			"MSB": "10",
			"LSB": "10",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Allocate on full-cacheline read miss"
		},
		"NCBUPCTCR_AllocFullWrMiss": {
			"Register": "NCBUPCTCR",
			"Format": "xPCTCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Control Register",
			"Field": "AllocFullWrMiss",
			"Width": "1",
			"MSB": "11",
			"LSB": "11",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Allocate on full-cacheline write miss"
		},
		"NCBUPCTAR_EvictActv": {
			"Register": "NCBUPCTAR",
			"Format": "xPCTAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x005",
			"RegNumHi": "0x005",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Activity Register",
			"Field": "EvictActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Proxy Cache Eviction Active"
		},
		"NCBUPCTAR_FillActv": {
			"Register": "NCBUPCTAR",
			"Format": "xPCTAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x005",
			"RegNumHi": "0x005",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Activity Register",
			"Field": "FillActv",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Proxy Cache Fill Active"
		},
		"NCBUPCTAR_Rsvd": {
			"Register": "NCBUPCTAR",
			"Format": "xPCTAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x005",
			"RegNumHi": "0x005",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Transaction Activity Register",
			"Field": "Rsvd",
			"Width": "30",
			"MSB": "31",
			"LSB": "2",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUPCMCR_PcMntOp": {
			"Register": "NCBUPCMCR",
			"Format": "xPCMCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Control Register",
			"Field": "PcMntOp",
			"Width": "4",
			"MSB": "3",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Maintenance Operation"
		},
		"NCBUPCMCR_Rsvd": {
			"Register": "NCBUPCMCR",
			"Format": "xPCMCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Control Register",
			"Field": "Rsvd",
			"Width": "10",
			"MSB": "31",
			"LSB": "22",
			"Reset": "0x0000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUPCMCR_PcArrId": {
			"Register": "NCBUPCMCR",
			"Format": "xPCMCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Control Register",
			"Field": "PcArrId",
			"Width": "1",
			"MSB": "16",
			"LSB": "16",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Array Identifier"
		},
		"NCBUPCMCR_PcSecAttr": {
			"Register": "NCBUPCMCR",
			"Format": "xPCMCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Control Register",
			"Field": "PcSecAttr",
			"Width": "1",
			"MSB": "21",
			"LSB": "21",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Proxy Cache Security Attribute"
		},
		"NCBUPCMAR_MntOpActv": {
			"Register": "NCBUPCMAR",
			"Format": "xMAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x021",
			"RegNumHi": "0x021",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Activity Register",
			"Field": "MntOpActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Maintenance Operation Active"
		},
		"NCBUPCMAR_Rsvd": {
			"Register": "NCBUPCMAR",
			"Format": "xMAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x021",
			"RegNumHi": "0x021",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Activity Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUPCMLR0_MntSet": {
			"Register": "NCBUPCMLR0",
			"Format": "xMLR0",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x022",
			"RegNumHi": "0x022",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Location Register 0",
			"Field": "MntSet",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Set"
		},
		"NCBUPCMLR0_MntWay": {
			"Register": "NCBUPCMLR0",
			"Format": "xMLR0",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x022",
			"RegNumHi": "0x022",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Location Register 0",
			"Field": "MntWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Way"
		},
		"NCBUPCMLR0_MntWord": {
			"Register": "NCBUPCMLR0",
			"Format": "xMLR0",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x022",
			"RegNumHi": "0x022",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Location Register 0",
			"Field": "MntWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Word"
		},
		"NCBUPCMLR1_MntAddr": {
			"Register": "NCBUPCMLR1",
			"Format": "xMLR1",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x023",
			"RegNumHi": "0x023",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Location Register 1",
			"Field": "MntAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Address"
		},
		"NCBUPCMLR1_Rsvd": {
			"Register": "NCBUPCMLR1",
			"Format": "xMLR1",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x023",
			"RegNumHi": "0x023",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUPCMDR_MntData": {
			"Register": "NCBUPCMDR",
			"Format": "xMDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x024",
			"RegNumHi": "0x024",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Maintenance Data Register",
			"Field": "MntData",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "XxXXXXXXXX",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Maintenance Operation Data"
		},
		"NCBUCECR_ErrDetEn": {
			"Register": "NCBUCECR",
			"Format": "xCECR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "NCBU Correctable Error Control Register",
			"Field": "ErrDetEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Detection Enable"
		},
		"NCBUCECR_ErrIntEn": {
			"Register": "NCBUCECR",
			"Format": "xCECR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "NCBU Correctable Error Control Register",
			"Field": "ErrIntEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Interrupt Enable"
		},
		"NCBUCECR_Rsvd": {
			"Register": "NCBUCECR",
			"Format": "xCECR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "NCBU Correctable Error Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUCECR_ErrThreshold": {
			"Register": "NCBUCECR",
			"Format": "xCECR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "NCBU Correctable Error Control Register",
			"Field": "ErrThreshold",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Threshold"
		},
		"NCBUCESR_ErrVld": {
			"Register": "NCBUCESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "NCBU Correctable Error Status Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"NCBUCESR_ErrOvf": {
			"Register": "NCBUCESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "NCBU Correctable Error Status Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"NCBUCESR_Rsvd": {
			"Register": "NCBUCESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "NCBU Correctable Error Status Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUCESR_ErrCount": {
			"Register": "NCBUCESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "NCBU Correctable Error Status Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"NCBUCESR_ErrType": {
			"Register": "NCBUCESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "NCBU Correctable Error Status Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"NCBUCESR_ErrInfo": {
			"Register": "NCBUCESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "NCBU Correctable Error Status Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"NCBUCELR0_ErrEntry": {
			"Register": "NCBUCELR0",
			"Format": "xELR0",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "NCBU Correctable Error Location Register 0",
			"Field": "ErrEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Entry (or Set)"
		},
		"NCBUCELR0_ErrWay": {
			"Register": "NCBUCELR0",
			"Format": "xELR0",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "NCBU Correctable Error Location Register 0",
			"Field": "ErrWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Way"
		},
		"NCBUCELR0_ErrWord": {
			"Register": "NCBUCELR0",
			"Format": "xELR0",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "NCBU Correctable Error Location Register 0",
			"Field": "ErrWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Word"
		},
		"NCBUCELR1_ErrAddr": {
			"Register": "NCBUCELR1",
			"Format": "xELR1",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x043",
			"RegNumHi": "0x043",
			"Alias": "None",
			"Name": "NCBU Correctable Error Location Register 1",
			"Field": "ErrAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Address"
		},
		"NCBUCELR1_Rsvd": {
			"Register": "NCBUCELR1",
			"Format": "xELR1",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x043",
			"RegNumHi": "0x043",
			"Alias": "None",
			"Name": "NCBU Correctable Error Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUCESAR_ErrVld": {
			"Register": "NCBUCESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "NCBUCESR",
			"Name": "NCBU Correctable Error Status Alias Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"NCBUCESAR_ErrOvf": {
			"Register": "NCBUCESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "NCBUCESR",
			"Name": "NCBU Correctable Error Status Alias Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"NCBUCESAR_Rsvd": {
			"Register": "NCBUCESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "NCBUCESR",
			"Name": "NCBU Correctable Error Status Alias Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUCESAR_ErrCount": {
			"Register": "NCBUCESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "NCBUCESR",
			"Name": "NCBU Correctable Error Status Alias Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"NCBUCESAR_ErrType": {
			"Register": "NCBUCESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "NCBUCESR",
			"Name": "NCBU Correctable Error Status Alias Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"NCBUCESAR_ErrInfo": {
			"Register": "NCBUCESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "NCBUCESR",
			"Name": "NCBU Correctable Error Status Alias Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"NCBUUECR_ErrDetEn": {
			"Register": "NCBUUECR",
			"Format": "xUECR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Control Register",
			"Field": "ErrDetEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Detection Enable"
		},
		"NCBUUECR_ErrIntEn": {
			"Register": "NCBUUECR",
			"Format": "xUECR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Control Register",
			"Field": "ErrIntEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Interrupt Enable"
		},
		"NCBUUECR_Rsvd": {
			"Register": "NCBUUECR",
			"Format": "xUECR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUUECR_ErrThreshold": {
			"Register": "NCBUUECR",
			"Format": "xUECR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Control Register",
			"Field": "ErrThreshold",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Threshold"
		},
		"NCBUUESR_ErrVld": {
			"Register": "NCBUUESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Status Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"NCBUUESR_ErrOvf": {
			"Register": "NCBUUESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Status Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"NCBUUESR_Rsvd": {
			"Register": "NCBUUESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Status Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUUESR_ErrCount": {
			"Register": "NCBUUESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Status Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"NCBUUESR_ErrType": {
			"Register": "NCBUUESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Status Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"NCBUUESR_ErrInfo": {
			"Register": "NCBUUESR",
			"Format": "xESR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Status Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"NCBUUELR0_ErrEntry": {
			"Register": "NCBUUELR0",
			"Format": "xELR0",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Location Register 0",
			"Field": "ErrEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Entry (or Set)"
		},
		"NCBUUELR0_ErrWay": {
			"Register": "NCBUUELR0",
			"Format": "xELR0",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Location Register 0",
			"Field": "ErrWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Way"
		},
		"NCBUUELR0_ErrWord": {
			"Register": "NCBUUELR0",
			"Format": "xELR0",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Location Register 0",
			"Field": "ErrWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Word"
		},
		"NCBUUELR1_ErrAddr": {
			"Register": "NCBUUELR1",
			"Format": "xELR1",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x053",
			"RegNumHi": "0x053",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Location Register 1",
			"Field": "ErrAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Address"
		},
		"NCBUUELR1_Rsvd": {
			"Register": "NCBUUELR1",
			"Format": "xELR1",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x053",
			"RegNumHi": "0x053",
			"Alias": "None",
			"Name": "NCBU Uncorrectable Error Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUUESAR_ErrVld": {
			"Register": "NCBUUESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "NCBUUESR",
			"Name": "NCBU Uncorrectable Error Status Alias Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"NCBUUESAR_ErrOvf": {
			"Register": "NCBUUESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "NCBUUESR",
			"Name": "NCBU Uncorrectable Error Status Alias Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"NCBUUESAR_Rsvd": {
			"Register": "NCBUUESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "NCBUUESR",
			"Name": "NCBU Uncorrectable Error Status Alias Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUUESAR_ErrCount": {
			"Register": "NCBUUESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "NCBUUESR",
			"Name": "NCBU Uncorrectable Error Status Alias Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"NCBUUESAR_ErrType": {
			"Register": "NCBUUESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "NCBUUESR",
			"Name": "NCBU Uncorrectable Error Status Alias Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"NCBUUESAR_ErrInfo": {
			"Register": "NCBUUESAR",
			"Format": "xESAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "NCBUUESR",
			"Name": "NCBU Uncorrectable Error Status Alias Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"NCBUDCR_DbgOp": {
			"Register": "NCBUDCR",
			"Format": "xDCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3C0",
			"Alias": "None",
			"Name": "NCBU Debug Control Register",
			"Field": "DbgOp",
			"Width": "4",
			"MSB": "3",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Operation"
		},
		"NCBUDCR_Rsvd": {
			"Register": "NCBUDCR",
			"Format": "xDCR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3C0",
			"Alias": "None",
			"Name": "NCBU Debug Control Register",
			"Field": "Rsvd",
			"Width": "28",
			"MSB": "31",
			"LSB": "4",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUDAR_DbgOpActv": {
			"Register": "NCBUDAR",
			"Format": "xDAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3C1",
			"RegNumHi": "0x3C1",
			"Alias": "None",
			"Name": "NCBU Debug Activity Register",
			"Field": "DbgOpActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Debug Operation Active"
		},
		"NCBUDAR_Rsvd": {
			"Register": "NCBUDAR",
			"Format": "xDAR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3C1",
			"RegNumHi": "0x3C1",
			"Alias": "None",
			"Name": "NCBU Debug Activity Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUDLR_DbgEntry": {
			"Register": "NCBUDLR",
			"Format": "xDLR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "NCBU Debug Location Register",
			"Field": "DbgEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Entry"
		},
		"NCBUDLR_DbgStruct": {
			"Register": "NCBUDLR",
			"Format": "xDLR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "NCBU Debug Location Register",
			"Field": "DbgStruct",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Structure"
		},
		"NCBUDLR_DbgWord": {
			"Register": "NCBUDLR",
			"Format": "xDLR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "NCBU Debug Location Register",
			"Field": "DbgWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Word"
		},
		"NCBUDDR_DbgData": {
			"Register": "NCBUDDR",
			"Format": "xDDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3C4",
			"RegNumHi": "0x3C4",
			"Alias": "None",
			"Name": "NCBU Debug Data Register",
			"Field": "DbgData",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "XxXXXXXXXX",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Debug Operation Data"
		},
		"NCBUPCIDR_NumSets": {
			"Register": "NCBUPCIDR",
			"Format": "xPCIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Identification Register",
			"Field": "NumSets",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Proxy Cache Sets"
		},
		"NCBUPCIDR_NumWays": {
			"Register": "NCBUPCIDR",
			"Format": "xPCIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Identification Register",
			"Field": "NumWays",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Proxy Cache Ways"
		},
		"NCBUPCIDR_Type": {
			"Register": "NCBUPCIDR",
			"Format": "xPCIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Identification Register",
			"Field": "Type",
			"Width": "3",
			"MSB": "28",
			"LSB": "26",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Proxy Cache Type"
		},
		"NCBUPCIDR_Rsvd": {
			"Register": "NCBUPCIDR",
			"Format": "xPCIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "NCBU Proxy Cache Identification Register",
			"Field": "Rsvd",
			"Width": "3",
			"MSB": "31",
			"LSB": "29",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUIDR_ImplVer": {
			"Register": "NCBUIDR",
			"Format": "NCBUIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "NCBU Identification Register",
			"Field": "ImplVer",
			"Width": "8",
			"MSB": "7",
			"LSB": "0",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Implementation Version"
		},
		"NCBUIDR_NcbId": {
			"Register": "NCBUIDR",
			"Format": "NCBUIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "NCBU Identification Register",
			"Field": "NcbId",
			"Width": "7",
			"MSB": "14",
			"LSB": "8",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Non-coherent Bridge Identifier"
		},
		"NCBUIDR_Ca": {
			"Register": "NCBUIDR",
			"Format": "NCBUIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "NCBU Identification Register",
			"Field": "Ca",
			"Width": "1",
			"MSB": "15",
			"LSB": "15",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Caching Agent"
		},
		"NCBUIDR_Type": {
			"Register": "NCBUIDR",
			"Format": "NCBUIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "NCBU Identification Register",
			"Field": "Type",
			"Width": "4",
			"MSB": "19",
			"LSB": "16",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Type"
		},
		"NCBUIDR_SfId": {
			"Register": "NCBUIDR",
			"Format": "NCBUIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "NCBU Identification Register",
			"Field": "SfId",
			"Width": "5",
			"MSB": "24",
			"LSB": "20",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Snoop Filter Identifier"
		},
		"NCBUIDR_Rsvd": {
			"Register": "NCBUIDR",
			"Format": "NCBUIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "NCBU Identification Register",
			"Field": "Rsvd",
			"Width": "6",
			"MSB": "30",
			"LSB": "25",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"NCBUIDR_Pc": {
			"Register": "NCBUIDR",
			"Format": "NCBUIDR",
			"PageLo": "0x60",
			"PageHi": "0x7F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "NCBU Identification Register",
			"Field": "Pc",
			"Width": "1",
			"MSB": "31",
			"LSB": "31",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Proxy Cache"
		},
		"DIRUTCR_Rsvd": {
			"Register": "DIRUTCR",
			"Format": "yTCR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x000",
			"RegNumHi": "0x000",
			"Alias": "None",
			"Name": "DIRU Transaction Control Register",
			"Field": "Rsvd",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUTAR_TransActv": {
			"Register": "DIRUTAR",
			"Format": "yTAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "DIRU Transaction Activity Register",
			"Field": "TransActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Protocol Transaction Active"
		},
		"DIRUTAR_Rsvd": {
			"Register": "DIRUTAR",
			"Format": "yTAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "DIRU Transaction Activity Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUSFER_SfEn": {
			"Register": "DIRUSFER",
			"Format": "xSFER",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x004",
			"RegNumHi": "0x004",
			"Alias": "None",
			"Name": "DIRU Snoop Filtering Enable Register",
			"Field": "SfEn",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "0x00000000",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Snoop Filter Enable"
		},
		"DIRUCASER_CaSnpEn": {
			"Register": "DIRUCASER",
			"Format": "xCASERn",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x010",
			"RegNumHi": "0x013",
			"Alias": "None",
			"Name": "DIRU Caching Agent Snoop Enable Register 0-3",
			"Field": "CaSnpEn",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "0x00000000",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Caching Agent Snoop Enable"
		},
		"DIRUCASAR_CaSnpActv": {
			"Register": "DIRUCASAR",
			"Format": "xCASARn",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x014",
			"RegNumHi": "0x017",
			"Alias": "None",
			"Name": "DIRU Caching Agent Snoop Activity Register 0-3",
			"Field": "CaSnpActv",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Caching Agent Snoop Active"
		},
		"DIRUMRHER_MrHntEn": {
			"Register": "DIRUMRHER",
			"Format": "xMRHER",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x01C",
			"RegNumHi": "0x01C",
			"Alias": "None",
			"Name": "DIRU Memory Region Hint Enable Register",
			"Field": "MrHntEn",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "0x00000000",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Memory Region Hint Enable"
		},
		"DIRUSFMCR_SfMntOp": {
			"Register": "DIRUSFMCR",
			"Format": "xSFMCR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Control Register",
			"Field": "SfMntOp",
			"Width": "4",
			"MSB": "3",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Snoop Filter Maintenance Operation"
		},
		"DIRUSFMCR_Rsvd": {
			"Register": "DIRUSFMCR",
			"Format": "xSFMCR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Control Register",
			"Field": "Rsvd",
			"Width": "10",
			"MSB": "31",
			"LSB": "22",
			"Reset": "0x0000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUSFMCR_SfId": {
			"Register": "DIRUSFMCR",
			"Format": "xSFMCR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Control Register",
			"Field": "SfId",
			"Width": "5",
			"MSB": "20",
			"LSB": "16",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Snoop Filter Identifier"
		},
		"DIRUSFMCR_SfSecAttr": {
			"Register": "DIRUSFMCR",
			"Format": "xSFMCR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x020",
			"RegNumHi": "0x020",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Control Register",
			"Field": "SfSecAttr",
			"Width": "1",
			"MSB": "21",
			"LSB": "21",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Snoop Filter Security Attribute"
		},
		"DIRUSFMAR_MntOpActv": {
			"Register": "DIRUSFMAR",
			"Format": "xMAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x021",
			"RegNumHi": "0x021",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Activity Register",
			"Field": "MntOpActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Maintenance Operation Active"
		},
		"DIRUSFMAR_Rsvd": {
			"Register": "DIRUSFMAR",
			"Format": "xMAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x021",
			"RegNumHi": "0x021",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Activity Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUSFMLR0_MntSet": {
			"Register": "DIRUSFMLR0",
			"Format": "xMLR0",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x022",
			"RegNumHi": "0x022",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Location Register 0",
			"Field": "MntSet",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Set"
		},
		"DIRUSFMLR0_MntWay": {
			"Register": "DIRUSFMLR0",
			"Format": "xMLR0",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x022",
			"RegNumHi": "0x022",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Location Register 0",
			"Field": "MntWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Way"
		},
		"DIRUSFMLR0_MntWord": {
			"Register": "DIRUSFMLR0",
			"Format": "xMLR0",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x022",
			"RegNumHi": "0x022",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Location Register 0",
			"Field": "MntWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Word"
		},
		"DIRUSFMLR1_MntAddr": {
			"Register": "DIRUSFMLR1",
			"Format": "xMLR1",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x023",
			"RegNumHi": "0x023",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Location Register 1",
			"Field": "MntAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Maintenance Address"
		},
		"DIRUSFMLR1_Rsvd": {
			"Register": "DIRUSFMLR1",
			"Format": "xMLR1",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x023",
			"RegNumHi": "0x023",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUSFMDR_MntData": {
			"Register": "DIRUSFMDR",
			"Format": "xMDR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x024",
			"RegNumHi": "0x024",
			"Alias": "None",
			"Name": "DIRU Snoop Filter Maintenance Data Register",
			"Field": "MntData",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "XxXXXXXXXX",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Maintenance Operation Data"
		},
		"DIRUCECR_ErrDetEn": {
			"Register": "DIRUCECR",
			"Format": "xCECR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "DIRU Correctable Error Control Register",
			"Field": "ErrDetEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Detection Enable"
		},
		"DIRUCECR_ErrIntEn": {
			"Register": "DIRUCECR",
			"Format": "xCECR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "DIRU Correctable Error Control Register",
			"Field": "ErrIntEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Interrupt Enable"
		},
		"DIRUCECR_Rsvd": {
			"Register": "DIRUCECR",
			"Format": "xCECR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "DIRU Correctable Error Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUCECR_ErrThreshold": {
			"Register": "DIRUCECR",
			"Format": "xCECR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "DIRU Correctable Error Control Register",
			"Field": "ErrThreshold",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Threshold"
		},
		"DIRUCESR_ErrVld": {
			"Register": "DIRUCESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "DIRU Correctable Error Status Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"DIRUCESR_ErrOvf": {
			"Register": "DIRUCESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "DIRU Correctable Error Status Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"DIRUCESR_Rsvd": {
			"Register": "DIRUCESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "DIRU Correctable Error Status Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUCESR_ErrCount": {
			"Register": "DIRUCESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "DIRU Correctable Error Status Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"DIRUCESR_ErrType": {
			"Register": "DIRUCESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "DIRU Correctable Error Status Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"DIRUCESR_ErrInfo": {
			"Register": "DIRUCESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "DIRU Correctable Error Status Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"DIRUCELR0_ErrEntry": {
			"Register": "DIRUCELR0",
			"Format": "xELR0",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "DIRU Correctable Error Location Register 0",
			"Field": "ErrEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Entry (or Set)"
		},
		"DIRUCELR0_ErrWay": {
			"Register": "DIRUCELR0",
			"Format": "xELR0",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "DIRU Correctable Error Location Register 0",
			"Field": "ErrWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Way"
		},
		"DIRUCELR0_ErrWord": {
			"Register": "DIRUCELR0",
			"Format": "xELR0",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "DIRU Correctable Error Location Register 0",
			"Field": "ErrWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Word"
		},
		"DIRUCELR1_ErrAddr": {
			"Register": "DIRUCELR1",
			"Format": "xELR1",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x043",
			"RegNumHi": "0x043",
			"Alias": "None",
			"Name": "DIRU Correctable Error Location Register 1",
			"Field": "ErrAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Address"
		},
		"DIRUCELR1_Rsvd": {
			"Register": "DIRUCELR1",
			"Format": "xELR1",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x043",
			"RegNumHi": "0x043",
			"Alias": "None",
			"Name": "DIRU Correctable Error Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUCESAR_ErrVld": {
			"Register": "DIRUCESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "DIRUCESR",
			"Name": "DIRU Correctable Error Status Alias Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"DIRUCESAR_ErrOvf": {
			"Register": "DIRUCESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "DIRUCESR",
			"Name": "DIRU Correctable Error Status Alias Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"DIRUCESAR_Rsvd": {
			"Register": "DIRUCESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "DIRUCESR",
			"Name": "DIRU Correctable Error Status Alias Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUCESAR_ErrCount": {
			"Register": "DIRUCESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "DIRUCESR",
			"Name": "DIRU Correctable Error Status Alias Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"DIRUCESAR_ErrType": {
			"Register": "DIRUCESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "DIRUCESR",
			"Name": "DIRU Correctable Error Status Alias Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"DIRUCESAR_ErrInfo": {
			"Register": "DIRUCESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "DIRUCESR",
			"Name": "DIRU Correctable Error Status Alias Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"DIRUUECR_ErrDetEn": {
			"Register": "DIRUUECR",
			"Format": "xUECR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Control Register",
			"Field": "ErrDetEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Detection Enable"
		},
		"DIRUUECR_ErrIntEn": {
			"Register": "DIRUUECR",
			"Format": "xUECR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Control Register",
			"Field": "ErrIntEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Interrupt Enable"
		},
		"DIRUUECR_Rsvd": {
			"Register": "DIRUUECR",
			"Format": "xUECR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUUECR_ErrThreshold": {
			"Register": "DIRUUECR",
			"Format": "xUECR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Control Register",
			"Field": "ErrThreshold",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Threshold"
		},
		"DIRUUESR_ErrVld": {
			"Register": "DIRUUESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Status Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"DIRUUESR_ErrOvf": {
			"Register": "DIRUUESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Status Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"DIRUUESR_Rsvd": {
			"Register": "DIRUUESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Status Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUUESR_ErrCount": {
			"Register": "DIRUUESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Status Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"DIRUUESR_ErrType": {
			"Register": "DIRUUESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Status Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"DIRUUESR_ErrInfo": {
			"Register": "DIRUUESR",
			"Format": "xESR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Status Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"DIRUUELR0_ErrEntry": {
			"Register": "DIRUUELR0",
			"Format": "xELR0",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Location Register 0",
			"Field": "ErrEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Entry (or Set)"
		},
		"DIRUUELR0_ErrWay": {
			"Register": "DIRUUELR0",
			"Format": "xELR0",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Location Register 0",
			"Field": "ErrWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Way"
		},
		"DIRUUELR0_ErrWord": {
			"Register": "DIRUUELR0",
			"Format": "xELR0",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Location Register 0",
			"Field": "ErrWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Word"
		},
		"DIRUUELR1_ErrAddr": {
			"Register": "DIRUUELR1",
			"Format": "xELR1",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x053",
			"RegNumHi": "0x053",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Location Register 1",
			"Field": "ErrAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Address"
		},
		"DIRUUELR1_Rsvd": {
			"Register": "DIRUUELR1",
			"Format": "xELR1",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x053",
			"RegNumHi": "0x053",
			"Alias": "None",
			"Name": "DIRU Uncorrectable Error Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUUESAR_ErrVld": {
			"Register": "DIRUUESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "DIRUUESR",
			"Name": "DIRU Uncorrectable Error Status Alias Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"DIRUUESAR_ErrOvf": {
			"Register": "DIRUUESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "DIRUUESR",
			"Name": "DIRU Uncorrectable Error Status Alias Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"DIRUUESAR_Rsvd": {
			"Register": "DIRUUESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "DIRUUESR",
			"Name": "DIRU Uncorrectable Error Status Alias Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUUESAR_ErrCount": {
			"Register": "DIRUUESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "DIRUUESR",
			"Name": "DIRU Uncorrectable Error Status Alias Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"DIRUUESAR_ErrType": {
			"Register": "DIRUUESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "DIRUUESR",
			"Name": "DIRU Uncorrectable Error Status Alias Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"DIRUUESAR_ErrInfo": {
			"Register": "DIRUUESAR",
			"Format": "xESAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "DIRUUESR",
			"Name": "DIRU Uncorrectable Error Status Alias Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"DIRUDCR_DbgOp": {
			"Register": "DIRUDCR",
			"Format": "xDCR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3C0",
			"Alias": "None",
			"Name": "DIRU Debug Control Register",
			"Field": "DbgOp",
			"Width": "4",
			"MSB": "3",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Operation"
		},
		"DIRUDCR_Rsvd": {
			"Register": "DIRUDCR",
			"Format": "xDCR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3C0",
			"Alias": "None",
			"Name": "DIRU Debug Control Register",
			"Field": "Rsvd",
			"Width": "28",
			"MSB": "31",
			"LSB": "4",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUDAR_DbgOpActv": {
			"Register": "DIRUDAR",
			"Format": "xDAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3C1",
			"RegNumHi": "0x3C1",
			"Alias": "None",
			"Name": "DIRU Debug Activity Register",
			"Field": "DbgOpActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Debug Operation Active"
		},
		"DIRUDAR_Rsvd": {
			"Register": "DIRUDAR",
			"Format": "xDAR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3C1",
			"RegNumHi": "0x3C1",
			"Alias": "None",
			"Name": "DIRU Debug Activity Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"DIRUDLR_DbgEntry": {
			"Register": "DIRUDLR",
			"Format": "xDLR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "DIRU Debug Location Register",
			"Field": "DbgEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Entry"
		},
		"DIRUDLR_DbgStruct": {
			"Register": "DIRUDLR",
			"Format": "xDLR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "DIRU Debug Location Register",
			"Field": "DbgStruct",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Structure"
		},
		"DIRUDLR_DbgWord": {
			"Register": "DIRUDLR",
			"Format": "xDLR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "DIRU Debug Location Register",
			"Field": "DbgWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Word"
		},
		"DIRUDDR_DbgData": {
			"Register": "DIRUDDR",
			"Format": "xDDR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3C4",
			"RegNumHi": "0x3C4",
			"Alias": "None",
			"Name": "DIRU Debug Data Register",
			"Field": "DbgData",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "XxXXXXXXXX",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Debug Operation Data"
		},
		"DIRUIDR_ImplVer": {
			"Register": "DIRUIDR",
			"Format": "DIRUIDR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "DIRU Identification Register",
			"Field": "ImplVer",
			"Width": "8",
			"MSB": "7",
			"LSB": "0",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Implementation Version"
		},
		"DIRUIDR_Rsvd": {
			"Register": "DIRUIDR",
			"Format": "DIRUIDR",
			"PageLo": "0x80",
			"PageHi": "0x9F",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "DIRU Identification Register",
			"Field": "Rsvd",
			"Width": "24",
			"MSB": "31",
			"LSB": "8",
			"Reset": "0x000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUTCR_Rsvd": {
			"Register": "CMIUTCR",
			"Format": "zTCR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x000",
			"RegNumHi": "0x000",
			"Alias": "None",
			"Name": "CMIU Transaction Control Register",
			"Field": "Rsvd",
			"Width": "14",
			"MSB": "31",
			"LSB": "18",
			"Reset": "0x0000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUTCR_MemHntTo": {
			"Register": "CMIUTCR",
			"Format": "zTCR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x000",
			"RegNumHi": "0x000",
			"Alias": "None",
			"Name": "CMIU Transaction Control Register",
			"Field": "MemHntTo",
			"Width": "10",
			"MSB": "17",
			"LSB": "8",
			"Reset": "0x07F",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Memory Hint Timeout Value"
		},
		"CMIUTAR_TransActv": {
			"Register": "CMIUTAR",
			"Format": "yTAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "CMIU Transaction Activity Register",
			"Field": "TransActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Protocol Transaction Active"
		},
		"CMIUTAR_Rsvd": {
			"Register": "CMIUTAR",
			"Format": "yTAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x001",
			"RegNumHi": "0x001",
			"Alias": "None",
			"Name": "CMIU Transaction Activity Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUCECR_ErrDetEn": {
			"Register": "CMIUCECR",
			"Format": "xCECR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "CMIU Correctable Error Control Register",
			"Field": "ErrDetEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Detection Enable"
		},
		"CMIUCECR_ErrIntEn": {
			"Register": "CMIUCECR",
			"Format": "xCECR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "CMIU Correctable Error Control Register",
			"Field": "ErrIntEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Interrupt Enable"
		},
		"CMIUCECR_Rsvd": {
			"Register": "CMIUCECR",
			"Format": "xCECR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "CMIU Correctable Error Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUCECR_ErrThreshold": {
			"Register": "CMIUCECR",
			"Format": "xCECR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x040",
			"RegNumHi": "0x040",
			"Alias": "None",
			"Name": "CMIU Correctable Error Control Register",
			"Field": "ErrThreshold",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Correctable Error Threshold"
		},
		"CMIUCESR_ErrVld": {
			"Register": "CMIUCESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CMIU Correctable Error Status Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"CMIUCESR_ErrOvf": {
			"Register": "CMIUCESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CMIU Correctable Error Status Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"CMIUCESR_Rsvd": {
			"Register": "CMIUCESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CMIU Correctable Error Status Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUCESR_ErrCount": {
			"Register": "CMIUCESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CMIU Correctable Error Status Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"CMIUCESR_ErrType": {
			"Register": "CMIUCESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CMIU Correctable Error Status Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"CMIUCESR_ErrInfo": {
			"Register": "CMIUCESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x041",
			"RegNumHi": "0x041",
			"Alias": "None",
			"Name": "CMIU Correctable Error Status Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"CMIUCELR0_ErrEntry": {
			"Register": "CMIUCELR0",
			"Format": "xELR0",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "CMIU Correctable Error Location Register 0",
			"Field": "ErrEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Entry (or Set)"
		},
		"CMIUCELR0_ErrWay": {
			"Register": "CMIUCELR0",
			"Format": "xELR0",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "CMIU Correctable Error Location Register 0",
			"Field": "ErrWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Way"
		},
		"CMIUCELR0_ErrWord": {
			"Register": "CMIUCELR0",
			"Format": "xELR0",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x042",
			"RegNumHi": "0x042",
			"Alias": "None",
			"Name": "CMIU Correctable Error Location Register 0",
			"Field": "ErrWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Word"
		},
		"CMIUCELR1_ErrAddr": {
			"Register": "CMIUCELR1",
			"Format": "xELR1",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x043",
			"RegNumHi": "0x043",
			"Alias": "None",
			"Name": "CMIU Correctable Error Location Register 1",
			"Field": "ErrAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Address"
		},
		"CMIUCELR1_Rsvd": {
			"Register": "CMIUCELR1",
			"Format": "xELR1",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x043",
			"RegNumHi": "0x043",
			"Alias": "None",
			"Name": "CMIU Correctable Error Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUCESAR_ErrVld": {
			"Register": "CMIUCESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CMIUCESR",
			"Name": "CMIU Correctable Error Status Alias Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"CMIUCESAR_ErrOvf": {
			"Register": "CMIUCESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CMIUCESR",
			"Name": "CMIU Correctable Error Status Alias Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"CMIUCESAR_Rsvd": {
			"Register": "CMIUCESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CMIUCESR",
			"Name": "CMIU Correctable Error Status Alias Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUCESAR_ErrCount": {
			"Register": "CMIUCESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CMIUCESR",
			"Name": "CMIU Correctable Error Status Alias Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"CMIUCESAR_ErrType": {
			"Register": "CMIUCESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CMIUCESR",
			"Name": "CMIU Correctable Error Status Alias Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"CMIUCESAR_ErrInfo": {
			"Register": "CMIUCESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x049",
			"RegNumHi": "0x049",
			"Alias": "CMIUCESR",
			"Name": "CMIU Correctable Error Status Alias Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"CMIUUECR_ErrDetEn": {
			"Register": "CMIUUECR",
			"Format": "xUECR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Control Register",
			"Field": "ErrDetEn",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Detection Enable"
		},
		"CMIUUECR_ErrIntEn": {
			"Register": "CMIUUECR",
			"Format": "xUECR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Control Register",
			"Field": "ErrIntEn",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Interrupt Enable"
		},
		"CMIUUECR_Rsvd": {
			"Register": "CMIUUECR",
			"Format": "xUECR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Control Register",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUUECR_ErrThreshold": {
			"Register": "CMIUUECR",
			"Format": "xUECR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x050",
			"RegNumHi": "0x050",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Control Register",
			"Field": "ErrThreshold",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RO",
			"Description": "Uncorrectable Error Threshold"
		},
		"CMIUUESR_ErrVld": {
			"Register": "CMIUUESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Status Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"CMIUUESR_ErrOvf": {
			"Register": "CMIUUESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Status Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW1C",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"CMIUUESR_Rsvd": {
			"Register": "CMIUUESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Status Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUUESR_ErrCount": {
			"Register": "CMIUUESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Status Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"CMIUUESR_ErrType": {
			"Register": "CMIUUESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Status Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"CMIUUESR_ErrInfo": {
			"Register": "CMIUUESR",
			"Format": "xESR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x051",
			"RegNumHi": "0x051",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Status Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"CMIUUELR0_ErrEntry": {
			"Register": "CMIUUELR0",
			"Format": "xELR0",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Location Register 0",
			"Field": "ErrEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Entry (or Set)"
		},
		"CMIUUELR0_ErrWay": {
			"Register": "CMIUUELR0",
			"Format": "xELR0",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Location Register 0",
			"Field": "ErrWay",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Way"
		},
		"CMIUUELR0_ErrWord": {
			"Register": "CMIUUELR0",
			"Format": "xELR0",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x052",
			"RegNumHi": "0x052",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Location Register 0",
			"Field": "ErrWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Word"
		},
		"CMIUUELR1_ErrAddr": {
			"Register": "CMIUUELR1",
			"Format": "xELR1",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x053",
			"RegNumHi": "0x053",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Location Register 1",
			"Field": "ErrAddr",
			"Width": "12",
			"MSB": "11",
			"LSB": "0",
			"Reset": "XxXXX",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Address"
		},
		"CMIUUELR1_Rsvd": {
			"Register": "CMIUUELR1",
			"Format": "xELR1",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x053",
			"RegNumHi": "0x053",
			"Alias": "None",
			"Name": "CMIU Uncorrectable Error Location Register 1",
			"Field": "Rsvd",
			"Width": "20",
			"MSB": "31",
			"LSB": "12",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUUESAR_ErrVld": {
			"Register": "CMIUUESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CMIUUESR",
			"Name": "CMIU Uncorrectable Error Status Alias Register",
			"Field": "ErrVld",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Valid"
		},
		"CMIUUESAR_ErrOvf": {
			"Register": "CMIUUESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CMIUUESR",
			"Name": "CMIU Uncorrectable Error Status Alias Register",
			"Field": "ErrOvf",
			"Width": "1",
			"MSB": "1",
			"LSB": "1",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Overflow"
		},
		"CMIUUESAR_Rsvd": {
			"Register": "CMIUUESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CMIUUESR",
			"Name": "CMIU Uncorrectable Error Status Alias Register",
			"Field": "Rsvd",
			"Width": "8",
			"MSB": "31",
			"LSB": "24",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUUESAR_ErrCount": {
			"Register": "CMIUUESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CMIUUESR",
			"Name": "CMIU Uncorrectable Error Status Alias Register",
			"Field": "ErrCount",
			"Width": "8",
			"MSB": "11",
			"LSB": "4",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "RW",
			"Description": "Error Count"
		},
		"CMIUUESAR_ErrType": {
			"Register": "CMIUUESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CMIUUESR",
			"Name": "CMIU Uncorrectable Error Status Alias Register",
			"Field": "ErrType",
			"Width": "4",
			"MSB": "15",
			"LSB": "12",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Type"
		},
		"CMIUUESAR_ErrInfo": {
			"Register": "CMIUUESAR",
			"Format": "xESAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x059",
			"RegNumHi": "0x059",
			"Alias": "CMIUUESR",
			"Name": "CMIU Uncorrectable Error Status Alias Register",
			"Field": "ErrInfo",
			"Width": "8",
			"MSB": "23",
			"LSB": "16",
			"Reset": "0x00",
			"Access": "RW",
			"Hardware": "WO",
			"Description": "Error Info"
		},
		"CMIUDCR_DbgOp": {
			"Register": "CMIUDCR",
			"Format": "xDCR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3C0",
			"Alias": "None",
			"Name": "CMIU Debug Control Register",
			"Field": "DbgOp",
			"Width": "4",
			"MSB": "3",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Operation"
		},
		"CMIUDCR_Rsvd": {
			"Register": "CMIUDCR",
			"Format": "xDCR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3C0",
			"Alias": "None",
			"Name": "CMIU Debug Control Register",
			"Field": "Rsvd",
			"Width": "28",
			"MSB": "31",
			"LSB": "4",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUDAR_DbgOpActv": {
			"Register": "CMIUDAR",
			"Format": "xDAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3C1",
			"RegNumHi": "0x3C1",
			"Alias": "None",
			"Name": "CMIU Debug Activity Register",
			"Field": "DbgOpActv",
			"Width": "1",
			"MSB": "0",
			"LSB": "0",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "RW",
			"Description": "Debug Operation Active"
		},
		"CMIUDAR_Rsvd": {
			"Register": "CMIUDAR",
			"Format": "xDAR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3C1",
			"RegNumHi": "0x3C1",
			"Alias": "None",
			"Name": "CMIU Debug Activity Register",
			"Field": "Rsvd",
			"Width": "31",
			"MSB": "31",
			"LSB": "1",
			"Reset": "0x0000000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CMIUDLR_DbgEntry": {
			"Register": "CMIUDLR",
			"Format": "xDLR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "CMIU Debug Location Register",
			"Field": "DbgEntry",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "XxXXXXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Entry"
		},
		"CMIUDLR_DbgStruct": {
			"Register": "CMIUDLR",
			"Format": "xDLR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "CMIU Debug Location Register",
			"Field": "DbgStruct",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Structure"
		},
		"CMIUDLR_DbgWord": {
			"Register": "CMIUDLR",
			"Format": "xDLR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3C2",
			"RegNumHi": "0x3C2",
			"Alias": "None",
			"Name": "CMIU Debug Location Register",
			"Field": "DbgWord",
			"Width": "6",
			"MSB": "31",
			"LSB": "26",
			"Reset": "XxXX",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "Debug Word"
		},
		"CMIUDDR_DbgData": {
			"Register": "CMIUDDR",
			"Format": "xDDR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3C4",
			"RegNumHi": "0x3C4",
			"Alias": "None",
			"Name": "CMIU Debug Data Register",
			"Field": "DbgData",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "XxXXXXXXXX",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Debug Operation Data"
		},
		"CMIUIDR_ImplVer": {
			"Register": "CMIUIDR",
			"Format": "CMIUIDR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CMIU Identification Register",
			"Field": "ImplVer",
			"Width": "8",
			"MSB": "7",
			"LSB": "0",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Implementation Version"
		},
		"CMIUIDR_CmiId": {
			"Register": "CMIUIDR",
			"Format": "CMIUIDR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CMIU Identification Register",
			"Field": "CmiId",
			"Width": "5",
			"MSB": "12",
			"LSB": "8",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Coherent Memory Interface Identifier"
		},
		"CMIUIDR_Rsvd": {
			"Register": "CMIUIDR",
			"Format": "CMIUIDR",
			"PageLo": "0xC0",
			"PageHi": "0xDF",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "CMIU Identification Register",
			"Field": "Rsvd",
			"Width": "19",
			"MSB": "31",
			"LSB": "13",
			"Reset": "0x00000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CSADSER_DvmSnpEn": {
			"Register": "CSADSER",
			"Format": "xADSERn",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x010",
			"RegNumHi": "0x013",
			"Alias": "None",
			"Name": "Coherent Subsystem ACE DVM Snoop Enable Register 0-3",
			"Field": "DvmSnpEn",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "0x00000000",
			"Access": "RW",
			"Hardware": "RO",
			"Description": "ACE DVM Snoop Enable"
		},
		"CSADSAR_DvmSnpActv": {
			"Register": "CSADSAR",
			"Format": "xADSARn",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x014",
			"RegNumHi": "0x017",
			"Alias": "None",
			"Name": "Coherent Subsystem ACE DVM Snoop Activity Register 0-3",
			"Field": "DvmSnpActv",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "0x00000000",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "ACE DVM Snoop Active"
		},
		"CSCEISR_ErrIntVld": {
			"Register": "CSCEISR",
			"Format": "xEISRn",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x040",
			"RegNumHi": "0x047",
			"Alias": "None",
			"Name": "Coherent Subsystem Correctable Error Interrupt Status Register 0-7",
			"Field": "ErrIntVld",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "XxXXXXXXXX",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Interrupt Valid"
		},
		"CSUEISR_ErrIntVld": {
			"Register": "CSUEISR",
			"Format": "xEISRn",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x050",
			"RegNumHi": "0x057",
			"Alias": "None",
			"Name": "Coherent Subsystem Uncorrectable Error Interrupt Status Register 0-7",
			"Field": "ErrIntVld",
			"Width": "32",
			"MSB": "31",
			"LSB": "0",
			"Reset": "XxXXXXXXXX",
			"Access": "RO",
			"Hardware": "WO",
			"Description": "Error Interrupt Valid"
		},
		"CSSFIDR_NumSets": {
			"Register": "CSSFIDR",
			"Format": "CSSFIDRn",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3DF",
			"Alias": "None",
			"Name": "Coherent Subsystem Snoop Filter Identification Registers 0-31",
			"Field": "NumSets",
			"Width": "20",
			"MSB": "19",
			"LSB": "0",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Snoop Filter Sets"
		},
		"CSSFIDR_NumWays": {
			"Register": "CSSFIDR",
			"Format": "CSSFIDRn",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3DF",
			"Alias": "None",
			"Name": "Coherent Subsystem Snoop Filter Identification Registers 0-31",
			"Field": "NumWays",
			"Width": "6",
			"MSB": "25",
			"LSB": "20",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Snoop Filter Ways"
		},
		"CSSFIDR_Type": {
			"Register": "CSSFIDR",
			"Format": "CSSFIDRn",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3DF",
			"Alias": "None",
			"Name": "Coherent Subsystem Snoop Filter Identification Registers 0-31",
			"Field": "Type",
			"Width": "3",
			"MSB": "28",
			"LSB": "26",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Snoop Filter Type"
		},
		"CSSFIDR_Rsvd": {
			"Register": "CSSFIDR",
			"Format": "CSSFIDRn",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3C0",
			"RegNumHi": "0x3DF",
			"Alias": "None",
			"Name": "Coherent Subsystem Snoop Filter Identification Registers 0-31",
			"Field": "Rsvd",
			"Width": "3",
			"MSB": "31",
			"LSB": "29",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CSUIDR_NumCaius": {
			"Register": "CSUIDR",
			"Format": "CSUIDR",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "Coherent Subsystem Unit Identification Register",
			"Field": "NumCaius",
			"Width": "7",
			"MSB": "6",
			"LSB": "0",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Coherent Agent Interface Units"
		},
		"CSUIDR_Rsvd": {
			"Register": "CSUIDR",
			"Format": "CSUIDR",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "Coherent Subsystem Unit Identification Register",
			"Field": "Rsvd",
			"Width": "2",
			"MSB": "31",
			"LSB": "30",
			"Reset": "0x0",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CSUIDR_NumNcbus": {
			"Register": "CSUIDR",
			"Format": "CSUIDR",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "Coherent Subsystem Unit Identification Register",
			"Field": "NumNcbus",
			"Width": "6",
			"MSB": "13",
			"LSB": "8",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Non-coherent Bridge Units"
		},
		"CSUIDR_NumDirus": {
			"Register": "CSUIDR",
			"Format": "CSUIDR",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "Coherent Subsystem Unit Identification Register",
			"Field": "NumDirus",
			"Width": "6",
			"MSB": "21",
			"LSB": "16",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Directory Units"
		},
		"CSUIDR_NumCmius": {
			"Register": "CSUIDR",
			"Format": "CSUIDR",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3FE",
			"RegNumHi": "0x3FE",
			"Alias": "None",
			"Name": "Coherent Subsystem Unit Identification Register",
			"Field": "NumCmius",
			"Width": "6",
			"MSB": "29",
			"LSB": "24",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Coherent Memory Interface Units"
		},
		"CSIDR_RelVer": {
			"Register": "CSIDR",
			"Format": "CSIDR",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "Coherent Subsystem Identification Register",
			"Field": "RelVer",
			"Width": "8",
			"MSB": "7",
			"LSB": "0",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Release Version"
		},
		"CSIDR_DirClOffset": {
			"Register": "CSIDR",
			"Format": "CSIDR",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "Coherent Subsystem Identification Register",
			"Field": "DirClOffset",
			"Width": "3",
			"MSB": "10",
			"LSB": "8",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Directory Cache Line Offset (-5)"
		},
		"CSIDR_Rsvd": {
			"Register": "CSIDR",
			"Format": "CSIDR",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "Coherent Subsystem Identification Register",
			"Field": "Rsvd",
			"Width": "9",
			"MSB": "31",
			"LSB": "23",
			"Reset": "0x000",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Reserved (RAZ/WI)"
		},
		"CSIDR_NumSfs": {
			"Register": "CSIDR",
			"Format": "CSIDR",
			"PageLo": "0xFF",
			"PageHi": "0xFF",
			"RegNumLo": "0x3FF",
			"RegNumHi": "0x3FF",
			"Alias": "None",
			"Name": "Coherent Subsystem Identification Register",
			"Field": "NumSfs",
			"Width": "5",
			"MSB": "22",
			"LSB": "18",
			"Reset": "CFG",
			"Access": "RO",
			"Hardware": "IG",
			"Description": "Number of Snoop Filters (-1)"
		}
	}
}