/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] _00_;
  reg [18:0] _01_;
  reg [2:0] _02_;
  wire [25:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_27z;
  wire [21:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [10:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = ~(celloutsig_0_32z ^ celloutsig_0_44z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z ^ celloutsig_0_4z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z ^ in_data[134]);
  assign celloutsig_1_18z = ~(celloutsig_1_0z[1] ^ celloutsig_1_8z);
  assign celloutsig_0_9z = ~(celloutsig_0_8z[17] ^ celloutsig_0_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_2z ^ celloutsig_0_1z[0]);
  assign celloutsig_0_16z = ~(celloutsig_0_5z ^ celloutsig_0_2z);
  assign celloutsig_0_17z = ~(celloutsig_0_4z ^ celloutsig_0_6z);
  assign celloutsig_0_62z = celloutsig_0_56z[5:2] + { _00_[8:6], celloutsig_0_58z };
  assign celloutsig_1_0z = in_data[106:104] + in_data[173:171];
  assign celloutsig_0_12z = celloutsig_0_8z[18:8] + { celloutsig_0_8z[15:6], celloutsig_0_9z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 19'h00000;
    else _01_ <= { in_data[47:34], celloutsig_0_7z, celloutsig_0_24z };
  reg [3:0] _15_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 4'h0;
    else _15_ <= in_data[5:2];
  assign _00_[9:6] = _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_50z = { celloutsig_0_1z[2:1], celloutsig_0_27z } / { 1'h1, celloutsig_0_0z[24:19] };
  assign celloutsig_0_8z = { in_data[74:59], celloutsig_0_7z } / { 1'h1, celloutsig_0_0z[20:15], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_12z[10:4] / { 1'h1, in_data[46:42], celloutsig_0_15z };
  assign celloutsig_0_20z = { celloutsig_0_0z[21:13], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_15z } / { 1'h1, celloutsig_0_0z[14:7], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_29z = { _02_[0], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_27z, _00_[9:6], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z } / { 1'h1, in_data[89], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_13z = celloutsig_0_10z === { celloutsig_0_0z[25:22], celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_0z[15:13] === { celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_15z, _00_[9:6], celloutsig_0_16z } === { celloutsig_0_21z[10:4], celloutsig_0_15z };
  assign celloutsig_0_24z = { celloutsig_0_8z[19:15], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_19z } === { celloutsig_0_12z[10:7], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_0z[15:6] || { celloutsig_0_0z[20:14], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[52] ? celloutsig_0_0z[4:2] : in_data[4:2];
  assign celloutsig_0_0z = - in_data[93:68];
  assign celloutsig_0_43z = - { celloutsig_0_21z[5], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_56z = - { celloutsig_0_7z[1], celloutsig_0_36z, celloutsig_0_49z, celloutsig_0_38z, celloutsig_0_36z };
  assign celloutsig_0_7z = - { celloutsig_0_1z[1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_10z = - celloutsig_0_8z[11:7];
  assign celloutsig_0_27z = - { _00_[8:6], celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_3z !== celloutsig_0_2z;
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_7z } !== celloutsig_0_8z[16:4];
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_0z[23:0] };
  assign celloutsig_0_44z = & in_data[68:61];
  assign celloutsig_0_49z = & { celloutsig_0_36z, celloutsig_0_29z[17:8] };
  assign celloutsig_1_1z = & celloutsig_1_0z;
  assign celloutsig_0_58z = | { celloutsig_0_43z[11:4], celloutsig_0_50z };
  assign celloutsig_0_63z = | { _01_[11:5], celloutsig_0_43z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_52z };
  assign celloutsig_0_36z = | celloutsig_0_12z[7:2];
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = | celloutsig_0_10z[4:2];
  assign celloutsig_0_32z = | celloutsig_0_20z[4:1];
  assign celloutsig_0_38z = celloutsig_0_18z <<< { celloutsig_0_8z[19:14], celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_8z[19], celloutsig_0_12z } <<< { celloutsig_0_12z[4:0], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_7z };
  assign { _00_[19:10], _00_[0] } = { celloutsig_0_27z[2:1], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_24z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_62z, celloutsig_0_63z };
endmodule
