#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 27 11:07:10 2023
# Process ID: 21272
# Current directory: E:/desk/code/verilog/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36040 E:\desk\code\verilog\lab4\lab4.xpr
# Log file: E:/desk/code/verilog/lab4/vivado.log
# Journal file: E:/desk/code/verilog/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/desk/code/verilog/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/items/xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.395 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe}] [get_ips lpm_rom_irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
generate_target all [get_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'lpm_rom_irom'...
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lpm_rom_irom, cache-ID = cda6e48df929cf71; cache size = 1.707 MB.
catch { [ delete_ip_run [get_ips -all lpm_rom_irom] ] }
INFO: [Project 1-386] Moving file 'E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci' from fileset 'lpm_rom_irom' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci'
export_simulation -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/sc_datamem.coe' provided. It will be converted relative to IP Instance files '../../../../sc_datamem.coe'
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/sc_datamem.coe}] [get_ips lpm_ram_dq_dram]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/sc_datamem.coe' provided. It will be converted relative to IP Instance files '../../../../sc_datamem.coe'
generate_target all [get_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'lpm_ram_dq_dram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lpm_ram_dq_dram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_ram_dq_dram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'lpm_ram_dq_dram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'lpm_ram_dq_dram'...
catch { config_ip_cache -export [get_ips -all lpm_ram_dq_dram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lpm_ram_dq_dram, cache-ID = 1ec14674dc291d4e; cache size = 1.707 MB.
catch { [ delete_ip_run [get_ips -all lpm_ram_dq_dram] ] }
INFO: [Project 1-386] Moving file 'E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci' from fileset 'lpm_ram_dq_dram' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci'
export_simulation -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 13:05:38 2023...
