Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/sankara2004/240C/hw1/ChampSim_2/ChampSim/ipc1_public/server_026.champsimtrace.xz
LHT KB: 252.50
SCC KB: 1.56
Total KB: 254.06
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3525972 heartbeat IPC: 2.8361 cumulative IPC: 2.8361 (Simulation time: 0 hr 5 min 58 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7057526 heartbeat IPC: 2.83162 cumulative IPC: 2.83385 (Simulation time: 0 hr 11 min 43 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10579193 heartbeat IPC: 2.83956 cumulative IPC: 2.83576 (Simulation time: 0 hr 17 min 30 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14109153 heartbeat IPC: 2.83289 cumulative IPC: 2.83504 (Simulation time: 0 hr 23 min 15 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17632659 heartbeat IPC: 2.83808 cumulative IPC: 2.83565 (Simulation time: 0 hr 28 min 59 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 17632660 (Simulation time: 0 hr 28 min 59 sec) 

*** Reached end of trace for Core: 0 Repeating trace: /home/sankara2004/240C/hw1/ChampSim_2/ChampSim/ipc1_public/server_026.champsimtrace.xz
Heartbeat CPU 0 instructions: 60000000 cycles: 24619055 heartbeat IPC: 1.43135 cumulative IPC: 1.43135 (Simulation time: 0 hr 36 min 34 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 31505346 heartbeat IPC: 1.45216 cumulative IPC: 1.44168 (Simulation time: 0 hr 44 min 16 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 38493490 heartbeat IPC: 1.43099 cumulative IPC: 1.4381 (Simulation time: 0 hr 52 min 5 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 45379294 heartbeat IPC: 1.45226 cumulative IPC: 1.44162 (Simulation time: 0 hr 59 min 39 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 52327730 heartbeat IPC: 1.43917 cumulative IPC: 1.44113 (Simulation time: 1 hr 7 min 1 sec) 
Finished CPU 0 instructions: 50000000 cycles: 34695071 cumulative IPC: 1.44113 (Simulation time: 1 hr 7 min 1 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.44113 instructions: 50000000 cycles: 34695071
L1D TOTAL     ACCESS:   19936387  HIT:   18291279  MISS:    1645108
L1D LOAD      ACCESS:    7009851  HIT:    6280803  MISS:     729048
L1D RFO       ACCESS:    6250871  HIT:    5964530  MISS:     286341
L1D PREFETCH  ACCESS:    6675665  HIT:    6045946  MISS:     629719
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7057907  ISSUED:    6918446  USEFUL:     152007  USELESS:     477723
L1D AVERAGE MISS LATENCY: 23.8081 cycles
L1I TOTAL     ACCESS:   24712542  HIT:   19472105  MISS:    5240437
L1I LOAD      ACCESS:    9373930  HIT:    8862629  MISS:     511301
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   15338612  HIT:   10609476  MISS:    4729136
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   17846177  ISSUED:   17846177  USEFUL:    2434792  USELESS:    2294431
L1I AVERAGE MISS LATENCY: 15.5441 cycles
L2C TOTAL     ACCESS:    9398765  HIT:    8594904  MISS:     803861
L2C LOAD      ACCESS:     767718  HIT:     629561  MISS:     138157
L2C RFO       ACCESS:     284617  HIT:     188032  MISS:      96585
L2C PREFETCH  ACCESS:    7785281  HIT:    7221331  MISS:     563950
L2C WRITEBACK ACCESS:     561149  HIT:     555980  MISS:       5169
L2C PREFETCH  REQUESTED:    5421475  ISSUED:    5413996  USEFUL:      19271  USELESS:     543802
L2C AVERAGE MISS LATENCY: 37.6616 cycles
LLC TOTAL     ACCESS:    2356185  HIT:    2323822  MISS:      32363
LLC LOAD      ACCESS:     137948  HIT:     134678  MISS:       3270
LLC RFO       ACCESS:      96548  HIT:      82423  MISS:      14125
LLC PREFETCH  ACCESS:    1964374  HIT:    1949577  MISS:      14797
LLC WRITEBACK ACCESS:     157315  HIT:     157144  MISS:        171
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        947  USELESS:      13702
LLC AVERAGE MISS LATENCY: 191.436 cycles
Major fault: 0 Minor fault: 2179
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11319  ROW_BUFFER_MISS:      20864
 DBUS_CONGESTED:      22025
 WQ ROW_BUFFER_HIT:       1451  ROW_BUFFER_MISS:      14223  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.822% MPKI: 0.32584 Average ROB Occupancy at Mispredict: 182.444

Branch types
NOT_BRANCH: 40848559 81.6971%
BRANCH_DIRECT_JUMP: 522045 1.04409%
BRANCH_INDIRECT: 204034 0.408068%
BRANCH_CONDITIONAL: 6212961 12.4259%
BRANCH_DIRECT_CALL: 932392 1.86478%
BRANCH_INDIRECT_CALL: 173764 0.347528%
BRANCH_RETURN: 1106152 2.2123%
BRANCH_OTHER: 0 0%

