Verification of Relations Between Synchronous Machines.	Filip Van Aelten,Jonathan Allen,Srinivas Devadas	10.1109/ICCAD.1991.185281
Post-Processor for Data Path Synthesis Using Multiport Memories.	Imtiaz Ahmad,C. Y. Roger Chen	10.1109/ICCAD.1991.185252
Built-In Self-Test for Multi-Port RAMs.	Vladimir Castro Alves,Michael Nicolaidis,P. Lestrat,Bernard Courtois	10.1109/ICCAD.1991.185244
Circuit Optimization Driven by Worst-Case Distances.	Kurt Antreich,Helmut E. Graeb	10.1109/ICCAD.1991.185221
Flexible Block-Multiplier Generation.	H. M. A. M. Arts,Jos T. J. van Eijndhoven,Leon Stok	10.1109/ICCAD.1991.185204
A New Linear Placement Algorithm for Cell Generation.	Edgar Auer,Werner L. Schiele,Georg Sigl	10.1109/ICCAD.1991.185311
An Accelerated Steady-State Method for Networks with Internally Controlled Switches.	David Bedrosian,Jirí Vlach	10.1109/ICCAD.1991.185181
An Automatic Finite State Machine Synthesis Using Temporal Logic Decomposition.	Keisuke Bekki,Tohru Nagai,Nobuhiro Hamada,Tsuguo Shimizu,Noriharu Hiratsuka,Kazumasa Shima	10.1109/ICCAD.1991.185293
The Effects of False Paths in High-Level Synthesis.	Reinaldo A. Bergamaschi	10.1109/ICCAD.1991.185197
Encoding Multiple Outputs for Improved Column Compaction.	David Binger,David Knapp	10.1109/ICCAD.1991.185239
The Hercules CAD Task Management System.	Jay B. Brockman,Stephen W. Director	10.1109/ICCAD.1991.185246
Extraction of Gate Level Models from Transistor Circuits by Four-Valued Symbolic Analysis.	Randal E. Bryant	10.1109/ICCAD.1991.185273
Minimizing Channel Density by Shifting Blocks and Terminals.	Yang Cai 0003,D. F. Wong 0001	10.1109/ICCAD.1991.185322
HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs.	Keh-Jeng Chang,Soo-Young Oh,Ken Lee	10.1109/ICCAD.1991.185257
BISTSYN - A Built-In Self-Test Synthesizer.	Chien-In Henry Chen	10.1109/ICCAD.1991.185242
Path Sensitization in Critical Path Problem.	Hsi-Chuan Chen,David Hung-Chang Du	10.1109/ICCAD.1991.185233
Transient Sensitivity Computation for Waveform Relaxation Based Timing Simulation.	Chun-Jung Chen,Jyuo-Min Shyu,Wu-Shiung Feng	10.1109/ICCAD.1991.185208
BETA: Behavioral Testability Analysis.	Chung-Hsing Chen,Chienwen Wu,Daniel G. Saab	10.1109/ICCAD.1991.185231
An ATPG-Based Approach to Sequential Logic Optimization.	Kwang-Ting Cheng	10.1109/ICCAD.1991.185279
A Fault Oriented Partial Scan Design Approach.	Vivek Chickermane,Janak H. Patel	10.1109/ICCAD.1991.185287
A Floorplanning Algorithm Using Rectangular Voronoi Diagram and Force-Directed Block Shaping.	Sang-Gil Choi,Chong-Min Kyung	10.1109/ICCAD.1991.185190
The Configuration Management for Version Control in an Object-Oriented VHDL Design Environment.	Moon-Jung Chung,Sangchul Kim	10.1109/ICCAD.1991.185247
Track Assignment in the Pathway Datapath Layout Assembler.	Amnon Baron Cohen,Michael Shechory	10.1109/ICCAD.1991.185203
Techniques for Simultaneous Placement and Routing of Custom Analog Cells in KOAN/ANAGRAM II.	John M. Cohn,David J. Garrod,Rob A. Rutenbar,L. Richard Carley	10.1109/ICCAD.1991.185285
Comparison of Random Test Vector Generation Strategies.	Warren H. Debany Jr.,Carlos R. P. Hartmann,Pramod K. Varshney,Kishan G. Mehrotra	10.1109/ICCAD.1991.185243
Clustering Techniques for Register Optimization During Scheduling Preprocessing.	Francis Depuydt,Gert Goossens,Hugo De Man	10.1109/ICCAD.1991.185253
Delay Computation in Combinational Logic Circuits: Theory and Algorithms.	Srinivas Devadas,Kurt Keutzer,Sharad Malik	10.1109/ICCAD.1991.185224
State Assignment Based on the Reduced Dependency Theory and Recent Experimental Results.	Christopher Duff,Gabriele Saucier	10.1109/ICCAD.1991.185237
Scheduling in Programmable Video Signal Processors.	Gerben Essink,Emile H. L. Aarts,R. van Dongen,Piet J. van Gerwen,Jan H. M. Korst,Kees A. Vissers	10.1109/ICCAD.1991.185254
Improved Methods for IC Yield and Quality Optimization Using Surface Integrals.	Peter Feldmann,Stephen W. Director	10.1109/ICCAD.1991.185219
Technology Mapping on Lookup Table-Based FPGAs for Performance.	Robert J. Francis,Jonathan Rose,Zvonko G. Vranesic	10.1109/ICCAD.1991.185334
Multi-Level Logic Minimization Based on Minimal Support and its Application to the Minimization of Look-Up Table Type FPGAs.	Masahiro Fujita,Yusuke Matsunaga	10.1109/ICCAD.1991.185332
Application of Boolean Unification to Combinational Logic Synthesis.	Masahiro Fujita,Yutaka Tamiya,Yuji Kukimoto,Kuang-Chien Chen	10.1109/ICCAD.1991.185318
A New Performance Driven Placement Algorithm.	Tong Gao,Pravo M. Vaidya,C. L. Liu 0001	10.1109/ICCAD.1991.185187
Evaluating RC-Interconnect Using Moment-Matching Approximations.	Nanda Gopal,Dean P. Neikirk,Lawrence T. Pillage	10.1109/ICCAD.1991.185195
PARIS: A Parallel Pattern Fault Simulator for Synchronous Sequential Circuits.	Nikolaus Gouders,Reinhard Kaibel	10.1109/ICCAD.1991.185327
Automatic Detection of MOS Synchronizers for Timing Verification.	Joel Grodstein,Nick Rethman,Rahul Razdan,Gabriel P. Bischoff	10.1109/ICCAD.1991.185260
DIATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits.	Torsten Grüning,Udo Mahlstedt,Hartmut Koopmeiners	10.1109/ICCAD.1991.185229
Ordering Storage Elements in a Single Scan Chain.	Rajesh Gupta 0003,Melvin A. Breuer	10.1109/ICCAD.1991.185289
Fast Spectral Methods for Ratio Cut Partitioning and Clustering.	Lars W. Hagen,Andrew B. Kahng	10.1109/ICCAD.1991.185177
Retarded Models for PC Board Interconnects - Or How the Speed of Light Affects your SPICE Circuit Simulation.	Hansruedi Heeb,Albert E. Ruehli	10.1109/ICCAD.1991.185194
Optimal Module Implementation and Its Application to Transistor Placement.	T. W. Her,D. F. Wong 0001	10.1109/ICCAD.1991.185202
Algorithms for Three-Layer Over-The-Cell Channel Routing.	Nancy D. Holmes,Naveed A. Sherwani,Majid Sarrafzadeh	10.1109/ICCAD.1991.185295
On Topological Via Minimization and Routing.	Moazzem Hossain,Naveed A. Sherwani	10.1109/ICCAD.1991.185324
A Hierarchical Methodology to Improve Channel Routing by Pin Permutation.	Cliff Yungchin Hou,C. Y. Roger Chen	10.1109/ICCAD.1991.185298
A New Approach to Solving False Path Problem in Timing Analysis.	Shiang-Tang Huang,Tai-Ming Parng,Jyuo-Min Shyu	10.1109/ICCAD.1991.185235
Minimazation of Binary Decision Diagrams Based on Exchanges of Variables.	Nagisa Ishiura,Hiroshi Sawada,Shuzo Yajima	10.1109/ICCAD.1991.185307
Probabilistic Design Verification.	Jawahar Jain,James R. Bitner,Donald S. Fussell,Jacob A. Abraham	10.1109/ICCAD.1991.185306
A Parallel Steiner Heuristic for Wirelength Estimation of Large Net Populations.	Rajeev Jayaraman,Rob A. Rutenbar	10.1109/ICCAD.1991.185271
Extended BDD&apos;s: Trading off Canonicity for Structure in Verification Algorithms.	Seh-Woong Jeong,Bernard Plessier,Gary D. Hachtel,Fabio Somenzi	10.1109/ICCAD.1991.185305
Variable Ordering and Selection for FSM Traversal.	Seon-Woong Jeong,Bernard Plessier,Gary D. Hachtel,Fabio Somenzi	10.1109/ICCAD.1991.185308
Timing-Driven Partial Scan.	Jing-Yang Jou,Kwang-Ting Cheng	10.1109/ICCAD.1991.185288
Synthesis for Testability Techniques for Asynchronous Circuits.	Kurt Keutzer,Luciano Lavagno,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1991.185266
A Stimulus/Response System Based on Hierarchical Timing Diagrams.	Karim Khordoc,Mario Dufresne,Eduard Cerny	10.1109/ICCAD.1991.185275
Automatic Synthesis of Time-Stationary Controllers for Pipelined Data Paths.	James J. Kim,Fadi J. Kurdahi,Nohbyung Park	10.1109/ICCAD.1991.185183
A Scheduling Algorithm for Conditional Resource Sharing.	Taewhan Kim,Jane W.-S. Liu,C. L. Liu 0001	10.1109/ICCAD.1991.185198
A Cell-Replicating Approach to Minicut-Based Circuit Partitioning.	Chuck Kring,A. Richard Newton	10.1109/ICCAD.1991.185175
Finite State Machine Decomposition by Transition Pairing.	James H. Kukula,Srinivas Devadas	10.1109/ICCAD.1991.185291
SADE: A Graphical Tool for VHDL-Based System Analysis.	Jukka Lahti,Matti Sipola,Jorma Kivelä	10.1109/ICCAD.1991.185248
A Switch-Level Matrix Approach to Transistor-Level Fault Simulation.	Terry Lee,Ibrahim N. Hajj	10.1109/ICCAD.1991.185330
A Signal-Driven Discrete Relaxation Technique for Architectural Level Test Generation.	Jaushin Lee,Janak H. Patel	10.1109/ICCAD.1991.185303
A New Test Generation Method for Sequential Circuits.	Dong-Ho Lee,Sudhakar M. Reddy	10.1109/ICCAD.1991.185300
Efficient Microcode Arrangement and Controller Synthesis for Application Specific Integrated Circuits.	Shi-Zheng Lin,Cheng-Tsung Hwang,Yu-Chin Hsu	10.1109/ICCAD.1991.185185
A Systematic Approach for Designing Testable VLSI Circuits.	Sen-Pin Lin,Charles Njinda,Melvin A. Breuer	10.1109/ICCAD.1991.185314
The Calculation of Signal Stable Ranges in Combinational Circuits.	Li-Ren Liu,Hsi-Chuan Chen,David Hung-Chang Du	10.1109/ICCAD.1991.185262
A Behavioral Representation for Nyquist Rate A/D Converters.	Edward W. Y. Liu,Alberto L. Sangiovanni-Vincentelli,Georges G. E. Gielen,Paul R. Gray	10.1109/ICCAD.1991.185283
Conjugate Direction Waveform Methods for Transient Two-Dimensional Simulation for MOS Devices.	Andrew Lumsdaine,Mark W. Reichelt,Jacob K. White 0001	10.1109/ICCAD.1991.185207
The Crossing Distribution Problem.	Malgorzata Marek-Sadowska,Majid Sarrafzadeh	10.1109/ICCAD.1991.185323
Knowledge-Based Debugging of ASICs: Real Case Study and Performance Analysis.	M. Marzouki,F. L. Vargas	10.1109/ICCAD.1991.185230
Automating Analog Circuit Design using Constrained Optimization Techniques.	Prabir C. Maulik,L. Richard Carley	10.1109/ICCAD.1991.185284
Transient Three-Dimensional Mixed-Level Circuit and Device Simulation: Algorithms and Applications.	Kartikeya Mayaram,Ping Yang 0001,Jue-Hsien Chern	10.1109/ICCAD.1991.185206
Performance Enhancement through the Generalized Bypass Transform.	Patrick C. McGeer,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli,Sartaj Sahni	10.1109/ICCAD.1991.185226
Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions.	Patrick C. McGeer,Alexander Saldanha,Paul R. Stephan,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1991.185225
SLIM: A System for ASIC Library Management.	Mahesh Mehendale,P. Murugavel,M. Poornima	10.1109/ICCAD.1991.185215
Data Framework for VLSI Design.	Amir Milo,Smadar Nehab	10.1109/ICCAD.1991.185214
Switchbox Steiner Tree Problem in Presence of Obstacles.	S. Miriyala,Jahangir A. Hashmi,Naveed A. Sherwani	10.1109/ICCAD.1991.185325
A Flexible Scheme for State Assignment Based on Characteristics of the FSM.	Biswadip Mitra,Preeti Ranjan Panda,Parimal Pal Chaudhuri	10.1109/ICCAD.1991.185238
Synthesis of Hazard-Free Asynchronous Circuits from Graphical Specifications.	Cho W. Moon,Paul R. Stephan,Robert K. Brayton	10.1109/ICCAD.1991.185265
Synthesis of Optimal 1-Hot Coded On-Chip Controllers for BIST Hardware.	Debaditya Mukherjee,Charles Njinda,Melvin A. Breuer	10.1109/ICCAD.1991.185241
Estimating Essential Design Characteristics to Support Project Planning for ASIC Design Management.	Klaus D. Müller-Glaser,K. Kirsch,Karl Neusinger	10.1109/ICCAD.1991.185216
Converting Combinational Circuits into Pipelined Data Paths.	Andreas Münzner,Günter Hemme	10.1109/ICCAD.1991.185278
On Clustering for Minimum Delay/Area.	Rajeev Murgai,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1991.185176
Improved Logic Synthesis Algorithms for Table Look Up Architectures.	Rajeev Murgai,Narendra V. Shenoy,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1991.185333
Performance Directed Synthesis for Table Look Up Programmable Gate Arrays.	Rajeev Murgai,Narendra V. Shenoy,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1991.185335
System Specification and Synthesis with the SpecCharts Language.	Sanjiv Narayan,Frank Vahid,Daniel Gajski	10.1109/ICCAD.1991.185249
Automatic Synthesis of Locally-Clocked Asynchronous State Machines.	Steven M. Nowick,David L. Dill	10.1109/ICCAD.1991.185264
LSAT-An Algorithm for the Synthesis of Two Level Threshold Gate Networks.	Arlindo L. Oliveira,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1991.185211
Layout Driven Logic Restructuring/Decomposition.	Massoud Pedram,Narasimha B. Bhat	10.1109/ICCAD.1991.185212
Circuit Comparison by Hierarchical Pattern Matching.	Georg Pelz,Uli Roettcher	10.1109/ICCAD.1991.185256
Calculating Resetability and Reset Sequences.	Carl Pixley,Gary Beihl	10.1109/ICCAD.1991.185280
Test Generation for Synchronous Sequential Circuits Based on Fault Extraction.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/ICCAD.1991.185301
Increasing Fault Coverage for Synchronous Sequential Circuits by the Multiple Observation Time Test Strategy.	Irith Pomeranz,Sudhakar M. Reddy,Lakshmi N. Reddy	10.1109/ICCAD.1991.185302
Optimizing Resource Utilization Using Transformations.	Miodrag Potkonjak,Jan M. Rabaey	10.1109/ICCAD.1991.185199
An Algorithm for Component Selection in Performance Optimized Scheduling.	Loganath Ramachandran,Daniel Gajski	10.1109/ICCAD.1991.185200
Don&apos;t Care Sequences and the Optimization of Interacting Finite State Machines.	June-Kyung Rho,Gary D. Hachtel,Fabio Somenzi	10.1109/ICCAD.1991.185292
An Impulse-Response Based Linear Time-Complexity Algorithm for Lossy Interconnect Simulation.	Jaijeet S. Roychowdhury,A. Richard Newton,Donald O. Pederson	10.1109/ICCAD.1991.185192
Methods for Reducing Events in Sequential Circuit Fault Simulation.	Elizabeth M. Rudnick,Thomas M. Niermann,Janak H. Patel	10.1109/ICCAD.1991.185328
A Convex Optimization Approach to Transistor Sizing for CMOS Circuits.	Sachin S. Sapatnekar,Vasant B. Rao,Pravin M. Vaidya	10.1109/ICCAD.1991.185310
Observability Relations and Observability Don&apos;t Cares.	Hamid Savoj,Robert K. Brayton	10.1109/ICCAD.1991.185320
Extracting Local Don&apos;t Cares for Network Optimization.	Hamid Savoj,Robert K. Brayton,Hervé J. Touati	10.1109/ICCAD.1991.185319
Timing-Oriented Routers for PCB Layout Design of High-Performance Computers.	Yutaka Sekiyama,Yasuyuki Fujihara,Terumine Hayashi,Mitsuho Seki,Jiro Kusuhara,Kazuhiko Iijima,Masahiro Takakura,Koji Fukatani	10.1109/ICCAD.1991.185268
Design for Easily Applying Test Vectors to Improve Delay Fault Coverage.	Edwin Hsing-Mean Sha,Liang-Fang Chao	10.1109/ICCAD.1991.185315
New Simulation Methods for MOS VLSI Timing and Reliability.	Yung-Ho Shih,Yusuf Leblebici,Sung-Mo Kang	10.1109/ICCAD.1991.185220
FPD - An Environment for Exact Timing Analysis.	João P. Marques Silva,Karem A. Sakallah,Luís M. Vidigal	10.1109/ICCAD.1991.185234
A Modified Envelope-Following Approach to Clocked Analog Circuit Simulation.	Luís Miguel Silveira,Jacob White 0001,Steven B. Leeb	10.1109/ICCAD.1991.185180
iMACSIM: A Program for Multi-Level Analog Circuit Simulation.	Jaidip Singh,Resve A. Saleh	10.1109/ICCAD.1991.185179
The Impedance Fault Model and Design for Robust Impedance Fault Testability.	Mark D. Sloan,William A. Rogers,Srihari Shoroff	10.1109/ICCAD.1991.185316
RITUAL: Performance Driven Placement Algorithm for Small Cell ICs.	Arvind Srinivasan,Kamal Chaudhary,Ernest S. Kuh	10.1109/ICCAD.1991.185188
Rapid-Prototyping of Hardware and Software in a Unified Framework.	Mani B. Srivastava,Robert W. Brodersen	10.1109/ICCAD.1991.185217
Static Timing Analysis Using Interval Constraints.	Ronald B. Stewart,Jacques Benkoski	10.1109/ICCAD.1991.185261
Circuit Performance Variability Reduction: Principles, Problems, and Practical Solutions.	M. A. Styblinski,J. C. Zhang	10.1109/ICCAD.1991.185222
A Channel Router for Single Layer Customization Technology.	Yachyang Sun,Sai-keung Dong,Shinji Sato,C. L. Liu 0001	10.1109/ICCAD.1991.185297
Fault Simulation for Multiple Faults Using Shared BDD Representation of Fault Sets.	Noriyuki Takahashi,Nagisa Ishiura,Shuzo Yajima	10.1109/ICCAD.1991.185329
Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits.	Katsunori Tani,Kyoichi Izumi,Masahiko Kashimura,Tsuneo Matsuda,Takashi Fujii	10.1109/ICCAD.1991.185312
A New Model for Over-The-Cell Channel Routing with Three Layers.	Masayuki Terai,Kazuhiro Takahashi,Kazuo Nakajima,Koji Sato	10.1109/ICCAD.1991.185296
Delay Optimization of Combinational Logic Circuits By Clustering and Partial Collapsing.	Hervé J. Touati,Hamid Savoj,Robert K. Brayton	10.1109/ICCAD.1991.185227
Exact Zero Skew.	Ren-Song Tsay	10.1109/ICCAD.1991.185269
Obtaining Functionally Equivalent Simulations using VHDL and a Time-Shift Transformation.	Frank Vahid,Daniel Gajski	10.1109/ICCAD.1991.185276
Compiling Multi-Dimensional Data Streams into Distributed DSP ASIC Memory.	Jan Vanhoof,Ivo Bolsens,Hugo De Man	10.1109/ICCAD.1991.185251
Heuristic Minimazation of Multiple-Valued Relations.	Yosinori Watanabe,Robert K. Brayton	10.1109/ICCAD.1991.185210
Layout-Area Models for High-Level Synthesis.	Allen C.-H. Wu,Viraphol Chaiyakul,Daniel Gajski	10.1109/ICCAD.1991.185184
Wafer Packing for Full Mask Exposure Fabrication.	Ching-Ting Wu,Andrew Lim 0001,David Hung-Chang Du	10.1109/ICCAD.1991.185189
Delay and Crosstalk Simulation of High-Speed VLSI Interconnects with Nonlinear Terminations.	Dong H. Xie,Michel S. Nakhla	10.1109/ICCAD.1991.185193
PROTON: A Parallel Detailed Router on an MIMD Parallel Machine.	Tsukasa Yamauchi,Akio Ishizuka,Toshiyuki Nakata 0001,Nobuyuki Nishiguchi,Nobuhiko Koike	10.1109/ICCAD.1991.185270
Bipolar Timing Modeling Including Interconnects Based on Parametric Correction.	Andrew T. Yang,Yu-Hsu Chang	10.1109/ICCAD.1991.185274
Hierarchical Analyzer for VLSI Power Supply Networks Based on a New Reduction Method.	Takeshi Yoshitome	10.1109/ICCAD.1991.185258
1991 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 1993, Santa Clara, CA, USA, November 11-14, 1991. Digest of Technical Papers		
