# (C) 2001-2019 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files from any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License Subscription 
# Agreement, Intel FPGA IP License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Intel and sold by 
# Intel or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


source [file join [file dirname [info script]] "../../common/main.tcl"]
source [file join [file dirname [info script]] "reg_map_inc.tcl"]
source [file join [file dirname [info script]] "../alt_aeu_40/main.tcl"]
source [file join [file dirname [info script]] "../optical_module/main.tcl"]
source [file join [file dirname [info script]] "../pkt_client/pkt_client.tcl"]
source [file join [file dirname [info script]] "../kr4/kr4.tcl"]
