--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf nexys3.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1117 paths analyzed, 424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.479ns.
--------------------------------------------------------------------------------

Paths for end point uart_top_/uart_/tx_data_2 (SLICE_X5Y44.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_top_/tfifo_rd_z (FF)
  Destination:          uart_top_/uart_/tx_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.280 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_top_/tfifo_rd_z to uart_top_/uart_/tx_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.BQ      Tcko                  0.408   uart_top_/tfifo_/rp<5>
                                                       uart_top_/tfifo_rd_z
    SLICE_X14Y42.D1      net (fanout=13)       0.952   uart_top_/tfifo_rd_z
    SLICE_X14Y42.D       Tilo                  0.203   uart_top_/uart_/tx_clk_divider<2>
                                                       uart_top_/uart_/Mmux__n023211131
    SLICE_X14Y43.B3      net (fanout=10)       0.561   uart_top_/uart_/Mmux__n02321113
    SLICE_X14Y43.B       Tilo                  0.203   uart_top_/uart_/tx_bits_remaining<3>
                                                       uart_top_/uart_/_n0231_inv1
    SLICE_X5Y44.CE       net (fanout=6)        0.789   uart_top_/uart_/_n0231_inv
    SLICE_X5Y44.CLK      Tceck                 0.340   uart_top_/uart_/tx_data<3>
                                                       uart_top_/uart_/tx_data_2
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.154ns logic, 2.302ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_top_/uart_/tx_countdown_2 (FF)
  Destination:          uart_top_/uart_/tx_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.280 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_top_/uart_/tx_countdown_2 to uart_top_/uart_/tx_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.391   uart_top_/uart_/tx_countdown<2>
                                                       uart_top_/uart_/tx_countdown_2
    SLICE_X13Y43.D3      net (fanout=3)        0.514   uart_top_/uart_/tx_countdown<2>
    SLICE_X13Y43.D       Tilo                  0.259   uart_top_/uart_/tx_state_0_1
                                                       uart_top_/uart_/n0056_SW0
    SLICE_X14Y43.B2      net (fanout=2)        0.644   N24
    SLICE_X14Y43.B       Tilo                  0.203   uart_top_/uart_/tx_bits_remaining<3>
                                                       uart_top_/uart_/_n0231_inv1
    SLICE_X5Y44.CE       net (fanout=6)        0.789   uart_top_/uart_/_n0231_inv
    SLICE_X5Y44.CLK      Tceck                 0.340   uart_top_/uart_/tx_data<3>
                                                       uart_top_/uart_/tx_data_2
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (1.193ns logic, 1.947ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_top_/uart_/tx_countdown_4 (FF)
  Destination:          uart_top_/uart_/tx_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.280 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_top_/uart_/tx_countdown_4 to uart_top_/uart_/tx_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.CQ      Tcko                  0.408   uart_top_/uart_/tx_countdown<5>
                                                       uart_top_/uart_/tx_countdown_4
    SLICE_X16Y43.B2      net (fanout=4)        0.838   uart_top_/uart_/tx_countdown<4>
    SLICE_X16Y43.B       Tilo                  0.205   N82
                                                       uart_top_/uart_/n0056_SW1
    SLICE_X14Y43.B6      net (fanout=1)        0.304   N82
    SLICE_X14Y43.B       Tilo                  0.203   uart_top_/uart_/tx_bits_remaining<3>
                                                       uart_top_/uart_/_n0231_inv1
    SLICE_X5Y44.CE       net (fanout=6)        0.789   uart_top_/uart_/_n0231_inv
    SLICE_X5Y44.CLK      Tceck                 0.340   uart_top_/uart_/tx_data<3>
                                                       uart_top_/uart_/tx_data_2
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.156ns logic, 1.931ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/uart_/tx_data_6 (SLICE_X7Y44.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_top_/tfifo_rd_z (FF)
  Destination:          uart_top_/uart_/tx_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.276 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_top_/tfifo_rd_z to uart_top_/uart_/tx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.BQ      Tcko                  0.408   uart_top_/tfifo_/rp<5>
                                                       uart_top_/tfifo_rd_z
    SLICE_X14Y42.D1      net (fanout=13)       0.952   uart_top_/tfifo_rd_z
    SLICE_X14Y42.D       Tilo                  0.203   uart_top_/uart_/tx_clk_divider<2>
                                                       uart_top_/uart_/Mmux__n023211131
    SLICE_X14Y43.B3      net (fanout=10)       0.561   uart_top_/uart_/Mmux__n02321113
    SLICE_X14Y43.B       Tilo                  0.203   uart_top_/uart_/tx_bits_remaining<3>
                                                       uart_top_/uart_/_n0231_inv1
    SLICE_X7Y44.CE       net (fanout=6)        0.775   uart_top_/uart_/_n0231_inv
    SLICE_X7Y44.CLK      Tceck                 0.340   uart_top_/uart_/tx_data<7>
                                                       uart_top_/uart_/tx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.154ns logic, 2.288ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_top_/uart_/tx_countdown_2 (FF)
  Destination:          uart_top_/uart_/tx_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.276 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_top_/uart_/tx_countdown_2 to uart_top_/uart_/tx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.391   uart_top_/uart_/tx_countdown<2>
                                                       uart_top_/uart_/tx_countdown_2
    SLICE_X13Y43.D3      net (fanout=3)        0.514   uart_top_/uart_/tx_countdown<2>
    SLICE_X13Y43.D       Tilo                  0.259   uart_top_/uart_/tx_state_0_1
                                                       uart_top_/uart_/n0056_SW0
    SLICE_X14Y43.B2      net (fanout=2)        0.644   N24
    SLICE_X14Y43.B       Tilo                  0.203   uart_top_/uart_/tx_bits_remaining<3>
                                                       uart_top_/uart_/_n0231_inv1
    SLICE_X7Y44.CE       net (fanout=6)        0.775   uart_top_/uart_/_n0231_inv
    SLICE_X7Y44.CLK      Tceck                 0.340   uart_top_/uart_/tx_data<7>
                                                       uart_top_/uart_/tx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (1.193ns logic, 1.933ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_top_/uart_/tx_countdown_4 (FF)
  Destination:          uart_top_/uart_/tx_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.276 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_top_/uart_/tx_countdown_4 to uart_top_/uart_/tx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.CQ      Tcko                  0.408   uart_top_/uart_/tx_countdown<5>
                                                       uart_top_/uart_/tx_countdown_4
    SLICE_X16Y43.B2      net (fanout=4)        0.838   uart_top_/uart_/tx_countdown<4>
    SLICE_X16Y43.B       Tilo                  0.205   N82
                                                       uart_top_/uart_/n0056_SW1
    SLICE_X14Y43.B6      net (fanout=1)        0.304   N82
    SLICE_X14Y43.B       Tilo                  0.203   uart_top_/uart_/tx_bits_remaining<3>
                                                       uart_top_/uart_/_n0231_inv1
    SLICE_X7Y44.CE       net (fanout=6)        0.775   uart_top_/uart_/_n0231_inv
    SLICE_X7Y44.CLK      Tceck                 0.340   uart_top_/uart_/tx_data<7>
                                                       uart_top_/uart_/tx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (1.156ns logic, 1.917ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/uart_/tx_data_1 (SLICE_X5Y44.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_top_/tfifo_rd_z (FF)
  Destination:          uart_top_/uart_/tx_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.440ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.280 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_top_/tfifo_rd_z to uart_top_/uart_/tx_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.BQ      Tcko                  0.408   uart_top_/tfifo_/rp<5>
                                                       uart_top_/tfifo_rd_z
    SLICE_X14Y42.D1      net (fanout=13)       0.952   uart_top_/tfifo_rd_z
    SLICE_X14Y42.D       Tilo                  0.203   uart_top_/uart_/tx_clk_divider<2>
                                                       uart_top_/uart_/Mmux__n023211131
    SLICE_X14Y43.B3      net (fanout=10)       0.561   uart_top_/uart_/Mmux__n02321113
    SLICE_X14Y43.B       Tilo                  0.203   uart_top_/uart_/tx_bits_remaining<3>
                                                       uart_top_/uart_/_n0231_inv1
    SLICE_X5Y44.CE       net (fanout=6)        0.789   uart_top_/uart_/_n0231_inv
    SLICE_X5Y44.CLK      Tceck                 0.324   uart_top_/uart_/tx_data<3>
                                                       uart_top_/uart_/tx_data_1
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.138ns logic, 2.302ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_top_/uart_/tx_countdown_2 (FF)
  Destination:          uart_top_/uart_/tx_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.124ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.280 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_top_/uart_/tx_countdown_2 to uart_top_/uart_/tx_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.391   uart_top_/uart_/tx_countdown<2>
                                                       uart_top_/uart_/tx_countdown_2
    SLICE_X13Y43.D3      net (fanout=3)        0.514   uart_top_/uart_/tx_countdown<2>
    SLICE_X13Y43.D       Tilo                  0.259   uart_top_/uart_/tx_state_0_1
                                                       uart_top_/uart_/n0056_SW0
    SLICE_X14Y43.B2      net (fanout=2)        0.644   N24
    SLICE_X14Y43.B       Tilo                  0.203   uart_top_/uart_/tx_bits_remaining<3>
                                                       uart_top_/uart_/_n0231_inv1
    SLICE_X5Y44.CE       net (fanout=6)        0.789   uart_top_/uart_/_n0231_inv
    SLICE_X5Y44.CLK      Tceck                 0.324   uart_top_/uart_/tx_data<3>
                                                       uart_top_/uart_/tx_data_1
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (1.177ns logic, 1.947ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_top_/uart_/tx_countdown_4 (FF)
  Destination:          uart_top_/uart_/tx_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.280 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_top_/uart_/tx_countdown_4 to uart_top_/uart_/tx_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.CQ      Tcko                  0.408   uart_top_/uart_/tx_countdown<5>
                                                       uart_top_/uart_/tx_countdown_4
    SLICE_X16Y43.B2      net (fanout=4)        0.838   uart_top_/uart_/tx_countdown<4>
    SLICE_X16Y43.B       Tilo                  0.205   N82
                                                       uart_top_/uart_/n0056_SW1
    SLICE_X14Y43.B6      net (fanout=1)        0.304   N82
    SLICE_X14Y43.B       Tilo                  0.203   uart_top_/uart_/tx_bits_remaining<3>
                                                       uart_top_/uart_/_n0231_inv1
    SLICE_X5Y44.CE       net (fanout=6)        0.789   uart_top_/uart_/_n0231_inv
    SLICE_X5Y44.CLK      Tceck                 0.324   uart_top_/uart_/tx_data<3>
                                                       uart_top_/uart_/tx_data_1
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.140ns logic, 1.931ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tx_data_10 (SLICE_X12Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tx_data_10 (FF)
  Destination:          uart_top_/tx_data_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tx_data_10 to uart_top_/tx_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.200   uart_top_/tx_data<12>
                                                       uart_top_/tx_data_10
    SLICE_X12Y48.A6      net (fanout=2)        0.022   uart_top_/tx_data<10>
    SLICE_X12Y48.CLK     Tah         (-Th)    -0.190   uart_top_/tx_data<12>
                                                       uart_top_/state[2]_tx_data[15]_select_12_OUT<10>
                                                       uart_top_/tx_data_10
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/rp_4 (SLICE_X12Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_4 (FF)
  Destination:          uart_top_/tfifo_/rp_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_4 to uart_top_/tfifo_/rp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.200   uart_top_/tfifo_/rp<5>
                                                       uart_top_/tfifo_/rp_4
    SLICE_X12Y44.A6      net (fanout=7)        0.028   uart_top_/tfifo_/rp<4>
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.190   uart_top_/tfifo_/rp<5>
                                                       uart_top_/tfifo_/Maccum_rp_xor<4>11
                                                       uart_top_/tfifo_/rp_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tx_data_8 (SLICE_X12Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tx_data_8 (FF)
  Destination:          uart_top_/tx_data_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tx_data_8 to uart_top_/tx_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.DQ      Tcko                  0.200   uart_top_/tx_data<8>
                                                       uart_top_/tx_data_8
    SLICE_X12Y49.D6      net (fanout=3)        0.028   uart_top_/tx_data<8>
    SLICE_X12Y49.CLK     Tah         (-Th)    -0.190   uart_top_/tx_data<8>
                                                       uart_top_/state[2]_tx_data[15]_select_12_OUT<8>
                                                       uart_top_/tx_data_8
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y22.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.479|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1117 paths, 0 nets, and 615 connections

Design statistics:
   Minimum period:   3.479ns{1}   (Maximum frequency: 287.439MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 05 17:05:54 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



