{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 15:51:46 2018 " "Info: Processing started: Tue Apr 24 15:51:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CourseProject EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CourseProject" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 3186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "Critical Warning: No exact pin location assignment(s) for 68 pins of 68 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Info: Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out[7] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 368 56 232 384 "data_out\[7..0\]" "" } { 144 1176 1268 160 "data_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 751 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Info: Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out[6] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 368 56 232 384 "data_out\[7..0\]" "" } { 144 1176 1268 160 "data_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 752 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Info: Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out[5] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 368 56 232 384 "data_out\[7..0\]" "" } { 144 1176 1268 160 "data_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 753 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Info: Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out[4] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 368 56 232 384 "data_out\[7..0\]" "" } { 144 1176 1268 160 "data_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 754 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Info: Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out[3] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 368 56 232 384 "data_out\[7..0\]" "" } { 144 1176 1268 160 "data_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 755 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Info: Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out[2] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 368 56 232 384 "data_out\[7..0\]" "" } { 144 1176 1268 160 "data_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 756 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Info: Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out[1] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 368 56 232 384 "data_out\[7..0\]" "" } { 144 1176 1268 160 "data_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 757 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Info: Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out[0] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 368 56 232 384 "data_out\[7..0\]" "" } { 144 1176 1268 160 "data_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 758 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_out\[6\] " "Info: Pin address_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_out[6] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 400 56 232 416 "address_out\[7..0\]" "" } { 176 640 952 192 "address_out\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 760 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_out\[5\] " "Info: Pin address_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_out[5] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 400 56 232 416 "address_out\[7..0\]" "" } { 176 640 952 192 "address_out\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 761 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_out\[4\] " "Info: Pin address_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_out[4] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 400 56 232 416 "address_out\[7..0\]" "" } { 176 640 952 192 "address_out\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 762 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_out\[3\] " "Info: Pin address_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_out[3] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 400 56 232 416 "address_out\[7..0\]" "" } { 176 640 952 192 "address_out\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 763 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_memory\[7\] " "Info: Pin data_out_memory\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out_memory[7] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 472 56 232 488 "data_out_memory\[7..0\]" "" } { 160 640 784 176 "data_out_memory\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out_memory[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 767 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_memory\[6\] " "Info: Pin data_out_memory\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out_memory[6] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 472 56 232 488 "data_out_memory\[7..0\]" "" } { 160 640 784 176 "data_out_memory\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out_memory[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 768 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_memory\[5\] " "Info: Pin data_out_memory\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out_memory[5] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 472 56 232 488 "data_out_memory\[7..0\]" "" } { 160 640 784 176 "data_out_memory\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out_memory[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 769 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_memory\[4\] " "Info: Pin data_out_memory\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out_memory[4] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 472 56 232 488 "data_out_memory\[7..0\]" "" } { 160 640 784 176 "data_out_memory\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out_memory[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 770 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_memory\[3\] " "Info: Pin data_out_memory\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out_memory[3] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 472 56 232 488 "data_out_memory\[7..0\]" "" } { 160 640 784 176 "data_out_memory\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out_memory[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 771 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_memory\[2\] " "Info: Pin data_out_memory\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out_memory[2] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 472 56 232 488 "data_out_memory\[7..0\]" "" } { 160 640 784 176 "data_out_memory\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out_memory[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 772 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_memory\[1\] " "Info: Pin data_out_memory\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out_memory[1] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 472 56 232 488 "data_out_memory\[7..0\]" "" } { 160 640 784 176 "data_out_memory\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out_memory[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 773 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_memory\[0\] " "Info: Pin data_out_memory\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_out_memory[0] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 472 56 232 488 "data_out_memory\[7..0\]" "" } { 160 640 784 176 "data_out_memory\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out_memory[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 774 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cache_to_cpu\[7\] " "Info: Pin data_cache_to_cpu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_cache_to_cpu[7] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 344 56 232 360 "data_cache_to_cpu\[7..0\]" "" } { 144 640 771 160 "data_cache_to_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_cache_to_cpu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 775 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cache_to_cpu\[6\] " "Info: Pin data_cache_to_cpu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_cache_to_cpu[6] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 344 56 232 360 "data_cache_to_cpu\[7..0\]" "" } { 144 640 771 160 "data_cache_to_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_cache_to_cpu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 776 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cache_to_cpu\[5\] " "Info: Pin data_cache_to_cpu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_cache_to_cpu[5] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 344 56 232 360 "data_cache_to_cpu\[7..0\]" "" } { 144 640 771 160 "data_cache_to_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_cache_to_cpu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 777 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cache_to_cpu\[4\] " "Info: Pin data_cache_to_cpu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_cache_to_cpu[4] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 344 56 232 360 "data_cache_to_cpu\[7..0\]" "" } { 144 640 771 160 "data_cache_to_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_cache_to_cpu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 778 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cache_to_cpu\[3\] " "Info: Pin data_cache_to_cpu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_cache_to_cpu[3] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 344 56 232 360 "data_cache_to_cpu\[7..0\]" "" } { 144 640 771 160 "data_cache_to_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_cache_to_cpu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 779 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cache_to_cpu\[2\] " "Info: Pin data_cache_to_cpu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_cache_to_cpu[2] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 344 56 232 360 "data_cache_to_cpu\[7..0\]" "" } { 144 640 771 160 "data_cache_to_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_cache_to_cpu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 780 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cache_to_cpu\[1\] " "Info: Pin data_cache_to_cpu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_cache_to_cpu[1] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 344 56 232 360 "data_cache_to_cpu\[7..0\]" "" } { 144 640 771 160 "data_cache_to_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_cache_to_cpu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 781 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cache_to_cpu\[0\] " "Info: Pin data_cache_to_cpu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_cache_to_cpu[0] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 344 56 232 360 "data_cache_to_cpu\[7..0\]" "" } { 144 640 771 160 "data_cache_to_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_cache_to_cpu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 782 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIT " "Info: Pin HIT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { HIT } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 488 56 232 504 "HIT" "" } { 224 640 688 240 "HIT" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 783 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_write_enable " "Info: Pin mem_write_enable not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_write_enable } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 552 56 232 568 "mem_write_enable" "" } { 144 808 952 160 "mem_write_enable" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_write_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 787 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_read_enable " "Info: Pin mem_read_enable not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_read_enable } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 528 56 232 544 "mem_read_enable" "" } { 160 824 952 176 "mem_read_enable" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_read_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 788 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_clk_in " "Info: Pin memory_clk_in not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_clk_in } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 424 56 232 440 "memory_clk_in" "" } { 192 640 760 208 "memory_clk_in" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 789 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_clk_out " "Info: Pin memory_clk_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_clk_out } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 448 56 232 464 "memory_clk_out" "" } { 208 640 736 224 "memory_clk_out" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 790 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_out\[7\] " "Info: Pin address_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_out[7] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 400 56 232 416 "address_out\[7..0\]" "" } { 176 640 952 192 "address_out\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 759 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_out\[2\] " "Info: Pin address_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_out[2] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 400 56 232 416 "address_out\[7..0\]" "" } { 176 640 952 192 "address_out\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 764 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_out\[1\] " "Info: Pin address_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_out[1] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 400 56 232 416 "address_out\[7..0\]" "" } { 176 640 952 192 "address_out\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 765 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_out\[0\] " "Info: Pin address_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_out[0] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 400 56 232 416 "address_out\[7..0\]" "" } { 176 640 952 192 "address_out\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 766 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "is_busy " "Info: Pin is_busy not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { is_busy } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 296 656 832 312 "is_busy" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { is_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 791 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "is_changed " "Info: Pin is_changed not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { is_changed } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 280 656 832 296 "is_changed" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { is_changed } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 792 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "11 " "Info: Pin 11 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { 11 } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 312 656 832 328 "11" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 793 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "12 " "Info: Pin 12 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { 12 } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 328 656 832 344 "12" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 794 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "13 " "Info: Pin 13 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { 13 } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 344 656 832 360 "13" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 795 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "14 " "Info: Pin 14 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { 14 } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 360 656 832 376 "14" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 796 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "21 " "Info: Pin 21 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { 21 } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 376 656 832 392 "21" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 797 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "22 " "Info: Pin 22 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { 22 } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 392 656 832 408 "22" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 798 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "23 " "Info: Pin 23 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { 23 } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 408 656 832 424 "23" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 799 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_data_out_cpu " "Info: Pin enable_data_out_cpu not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_data_out_cpu } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 424 656 832 440 "enable_data_out_cpu" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_data_out_cpu } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 800 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_data_out_mem " "Info: Pin enable_data_out_mem not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_data_out_mem } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 440 656 832 456 "enable_data_out_mem" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_data_out_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 801 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_data_in_cpu " "Info: Pin enable_data_in_cpu not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_data_in_cpu } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 456 656 832 472 "enable_data_in_cpu" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_data_in_cpu } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 802 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_data_in_mem " "Info: Pin enable_data_in_mem not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enable_data_in_mem } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 472 656 832 488 "enable_data_in_mem" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_data_in_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 803 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_strob " "Info: Pin write_strob not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_strob } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 152 136 304 168 "write_strob" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_strob } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 784 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_strob " "Info: Pin read_strob not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read_strob } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 168 136 304 184 "read_strob" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_strob } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 785 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_in\[1\] " "Info: Pin address_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_in[1] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 200 136 304 216 "address_in\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 741 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_in\[2\] " "Info: Pin address_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_in[2] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 200 136 304 216 "address_in\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 740 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_in\[6\] " "Info: Pin address_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_in[6] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 200 136 304 216 "address_in\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 736 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_in\[5\] " "Info: Pin address_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_in[5] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 200 136 304 216 "address_in\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 737 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_in\[3\] " "Info: Pin address_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_in[3] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 200 136 304 216 "address_in\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 739 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_in\[4\] " "Info: Pin address_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_in[4] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 200 136 304 216 "address_in\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 738 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 184 136 304 200 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 786 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_in\[0\] " "Info: Pin address_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address_in[0] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 200 136 304 216 "address_in\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 742 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_cpu\[7\] " "Info: Pin data_in_cpu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in_cpu[7] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 216 136 304 232 "data_in_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_cpu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 743 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_cpu\[6\] " "Info: Pin data_in_cpu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in_cpu[6] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 216 136 304 232 "data_in_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_cpu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 744 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_cpu\[5\] " "Info: Pin data_in_cpu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in_cpu[5] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 216 136 304 232 "data_in_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_cpu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 745 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_cpu\[4\] " "Info: Pin data_in_cpu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in_cpu[4] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 216 136 304 232 "data_in_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_cpu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 746 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_cpu\[3\] " "Info: Pin data_in_cpu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in_cpu[3] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 216 136 304 232 "data_in_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_cpu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 747 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_cpu\[2\] " "Info: Pin data_in_cpu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in_cpu[2] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 216 136 304 232 "data_in_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_cpu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 748 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_cpu\[1\] " "Info: Pin data_in_cpu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in_cpu[1] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 216 136 304 232 "data_in_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_cpu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 749 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_cpu\[0\] " "Info: Pin data_in_cpu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in_cpu[0] } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 216 136 304 232 "data_in_cpu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_cpu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 750 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst35\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst35\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 670 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst35\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst35\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 672 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst35\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst35\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 674 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst35\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst35\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 676 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1465 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1466 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1467 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1468 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|inst77 " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|inst77" {  } { { "CacheControlUnit.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlUnit.bdf" { { -536 1200 1264 -488 "inst77" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|inst77 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 701 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|inst78 " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|inst78" {  } { { "CacheControlUnit.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlUnit.bdf" { { -728 1200 1264 -680 "inst78" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|inst78 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 720 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 184 136 304 200 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 786 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|inst79  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|inst79 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CacheControlUnit.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlUnit.bdf" { { -360 1200 1264 -312 "inst79" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|inst79 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 721 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|inst77  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|inst77 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_clk_in " "Info: Destination node memory_clk_in" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_clk_in } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 424 56 232 440 "memory_clk_in" "" } { 192 640 760 208 "memory_clk_in" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 789 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlUnit.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlUnit.bdf" { { -536 1200 1264 -488 "inst77" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|inst77 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 701 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|inst78  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|inst78 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_clk_out " "Info: Destination node memory_clk_out" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_clk_out } } } { "All.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/All.bdf" { { 448 56 232 464 "memory_clk_out" "" } { 208 640 736 224 "memory_clk_out" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 790 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlUnit.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlUnit.bdf" { { -728 1200 1264 -680 "inst78" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|inst78 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 720 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|inst20  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1605 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 240 1864 1928 288 "inst20" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst10|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1758 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|inst21  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1554 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 416 1864 1928 464 "inst21" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst10|inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1759 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|inst8  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1715 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -104 1864 1928 -56 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst10|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1756 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|inst9  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst10\|lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1656 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 72 1864 1928 120 "inst9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst10|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1757 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|inst20  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1288 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 240 1864 1928 288 "inst20" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1441 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|inst21  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1237 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 416 1864 1928 464 "inst21" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1442 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|inst8  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1398 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -104 1864 1928 -56 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1439 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|inst9  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1339 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 72 1864 1928 120 "inst9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1440 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|inst20  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1899 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 240 1864 1928 288 "inst20" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst5|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 2052 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|inst21  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1848 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 416 1864 1928 464 "inst21" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst5|inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 2053 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|inst8  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 2009 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -104 1864 1928 -56 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst5|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 2050 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|inst9  " "Info: Automatically promoted node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst5\|lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 1950 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 72 1864 1928 120 "inst9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst5|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/" 0 { } { { 0 { 0 ""} 0 2051 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "67 unused 3.3V 17 50 0 " "Info: Number of I/O pins in group: 67 (unused VREF, 3.3V VCCIO, 17 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.617 ns register memory " "Info: Estimated most critical path is register to memory delay of 10.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\] 1 REG LAB_X18_Y12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y12; Fanout = 4; REG Node = 'Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.120 ns) + CELL(0.378 ns) 0.498 ns Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_mux1:inst34\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w0_n0_mux_dataout~0 2 COMB LAB_X17_Y12 1 " "Info: 2: + IC(0.120 ns) + CELL(0.378 ns) = 0.498 ns; Loc. = LAB_X17_Y12; Fanout = 1; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_mux1:inst34\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_c4e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_c4e.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 0.899 ns Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_mux1:inst34\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w0_n0_mux_dataout~2 3 COMB LAB_X17_Y12 2 " "Info: 3: + IC(0.023 ns) + CELL(0.378 ns) = 0.899 ns; Loc. = LAB_X17_Y12; Fanout = 2; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|CacheControlBlock:inst4\|lpm_mux1:inst34\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0 Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_c4e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_c4e.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 1.673 ns Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~0 4 COMB LAB_X18_Y13 1 " "Info: 4: + IC(0.502 ns) + CELL(0.272 ns) = 1.673 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0 } "NODE_NAME" } } { "db/cmpr_mlg.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cmpr_mlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 2.074 ns Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~1 5 COMB LAB_X18_Y13 1 " "Info: 5: + IC(0.023 ns) + CELL(0.378 ns) = 2.074 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1 } "NODE_NAME" } } { "db/cmpr_mlg.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cmpr_mlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 2.475 ns Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~3 6 COMB LAB_X18_Y13 9 " "Info: 6: + IC(0.023 ns) + CELL(0.378 ns) = 2.475 ns; Loc. = LAB_X18_Y13; Fanout = 9; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3 } "NODE_NAME" } } { "db/cmpr_mlg.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cmpr_mlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 3.249 ns Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_mux4:inst2\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w0_n0_mux_dataout~0 7 COMB LAB_X18_Y12 1 " "Info: 7: + IC(0.502 ns) + CELL(0.272 ns) = 3.249 ns; Loc. = LAB_X18_Y12; Fanout = 1; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_mux4:inst2\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_94e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_94e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.650 ns Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst7\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~0 8 COMB LAB_X18_Y12 1 " "Info: 8: + IC(0.129 ns) + CELL(0.272 ns) = 3.650 ns; Loc. = LAB_X18_Y12; Fanout = 1; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst7\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0 } "NODE_NAME" } } { "db/cmpr_mlg.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cmpr_mlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.378 ns) 4.424 ns Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst7\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~1 9 COMB LAB_X18_Y13 1 " "Info: 9: + IC(0.396 ns) + CELL(0.378 ns) = 4.424 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst7\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1 } "NODE_NAME" } } { "db/cmpr_mlg.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cmpr_mlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 4.825 ns Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst7\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~3 10 COMB LAB_X18_Y13 6 " "Info: 10: + IC(0.023 ns) + CELL(0.378 ns) = 4.825 ns; Loc. = LAB_X18_Y13; Fanout = 6; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|lpm_compare0:inst7\|lpm_compare:lpm_compare_component\|cmpr_mlg:auto_generated\|ageb~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3 } "NODE_NAME" } } { "db/cmpr_mlg.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cmpr_mlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 5.226 ns Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|inst15~0 11 COMB LAB_X18_Y13 5 " "Info: 11: + IC(0.129 ns) + CELL(0.272 ns) = 5.226 ns; Loc. = LAB_X18_Y13; Fanout = 5; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|ComparatorGetMax:inst11\|inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|inst15~0 } "NODE_NAME" } } { "ComparatorGetMax.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/ComparatorGetMax.bdf" { { 328 1024 1088 376 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 5.627 ns Cache:inst\|CacheControlUnit:inst1\|lpm_mux3:inst23\|lpm_mux:lpm_mux_component\|mux_34e:auto_generated\|l1_w0_n0_mux_dataout~0 12 COMB LAB_X18_Y13 40 " "Info: 12: + IC(0.023 ns) + CELL(0.378 ns) = 5.627 ns; Loc. = LAB_X18_Y13; Fanout = 40; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|lpm_mux3:inst23\|lpm_mux:lpm_mux_component\|mux_34e:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|inst15~0 Cache:inst|CacheControlUnit:inst1|lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_34e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_34e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.272 ns) 6.629 ns Cache:inst\|CacheControlUnit:inst1\|lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l2_w0_n0_mux_dataout~1 13 COMB LAB_X22_Y14 1 " "Info: 13: + IC(0.730 ns) + CELL(0.272 ns) = 6.629 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l2_w0_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { Cache:inst|CacheControlUnit:inst1|lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0 Cache:inst|CacheControlUnit:inst1|lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_54e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_54e.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.030 ns Cache:inst\|CacheControlUnit:inst1\|lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l2_w0_n0_mux_dataout~2 14 COMB LAB_X22_Y14 185 " "Info: 14: + IC(0.044 ns) + CELL(0.357 ns) = 7.030 ns; Loc. = LAB_X22_Y14; Fanout = 185; COMB Node = 'Cache:inst\|CacheControlUnit:inst1\|lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Cache:inst|CacheControlUnit:inst1|lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1 Cache:inst|CacheControlUnit:inst1|lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_54e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_54e.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.272 ns) 8.075 ns Cache:inst\|CacheMemory:inst\|CacheMemoryBlock:inst\|lpm_bustri3:inst6\|lpm_bustri:lpm_bustri_component\|dout\[4\]~74 15 COMB LAB_X22_Y18 1 " "Info: 15: + IC(0.773 ns) + CELL(0.272 ns) = 8.075 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'Cache:inst\|CacheMemory:inst\|CacheMemoryBlock:inst\|lpm_bustri3:inst6\|lpm_bustri:lpm_bustri_component\|dout\[4\]~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { Cache:inst|CacheControlUnit:inst1|lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 Cache:inst|CacheMemory:inst|CacheMemoryBlock:inst|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4]~74 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.053 ns) 9.395 ns Cache:inst\|CacheMemory:inst\|CacheMemoryBlock:inst\|lpm_bustri3:inst6\|lpm_bustri:lpm_bustri_component\|dout\[4\]~75 16 COMB LAB_X25_Y12 2 " "Info: 16: + IC(1.267 ns) + CELL(0.053 ns) = 9.395 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'Cache:inst\|CacheMemory:inst\|CacheMemoryBlock:inst\|lpm_bustri3:inst6\|lpm_bustri:lpm_bustri_component\|dout\[4\]~75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { Cache:inst|CacheMemory:inst|CacheMemoryBlock:inst|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4]~74 Cache:inst|CacheMemory:inst|CacheMemoryBlock:inst|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4]~75 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.053 ns) 10.221 ns Cache:inst\|lpm_bustri3:inst3\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11 17 COMB LAB_X25_Y16 1 " "Info: 17: + IC(0.773 ns) + CELL(0.053 ns) = 10.221 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'Cache:inst\|lpm_bustri3:inst3\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { Cache:inst|CacheMemory:inst|CacheMemoryBlock:inst|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4]~75 Cache:inst|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component|dout[4]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.134 ns) 10.617 ns MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_poa1:auto_generated\|ram_block1a4~porta_datain_reg0 18 MEM M512_X24_Y16 1 " "Info: 18: + IC(0.262 ns) + CELL(0.134 ns) = 10.617 ns; Loc. = M512_X24_Y16; Fanout = 1; MEM Node = 'MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_poa1:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Cache:inst|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component|dout[4]~11 MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_poa1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_poa1.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/altsyncram_poa1.tdf" 121 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.875 ns ( 45.92 % ) " "Info: Total cell delay = 4.875 ns ( 45.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.742 ns ( 54.08 % ) " "Info: Total interconnect delay = 5.742 ns ( 54.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.617 ns" { Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0 Cache:inst|CacheControlUnit:inst1|CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3 Cache:inst|CacheControlUnit:inst1|ComparatorGetMax:inst11|inst15~0 Cache:inst|CacheControlUnit:inst1|lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0 Cache:inst|CacheControlUnit:inst1|lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1 Cache:inst|CacheControlUnit:inst1|lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2 Cache:inst|CacheMemory:inst|CacheMemoryBlock:inst|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4]~74 Cache:inst|CacheMemory:inst|CacheMemoryBlock:inst|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4]~75 Cache:inst|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component|dout[4]~11 MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_poa1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "10 4118 " "Info: 10 (of 4118) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Info: Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "50 " "Warning: Found 50 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[7\] 0 " "Info: Pin \"data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[6\] 0 " "Info: Pin \"data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[5\] 0 " "Info: Pin \"data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[4\] 0 " "Info: Pin \"data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[3\] 0 " "Info: Pin \"data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Info: Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Info: Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Info: Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_out\[6\] 0 " "Info: Pin \"address_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_out\[5\] 0 " "Info: Pin \"address_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_out\[4\] 0 " "Info: Pin \"address_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_out\[3\] 0 " "Info: Pin \"address_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_memory\[7\] 0 " "Info: Pin \"data_out_memory\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_memory\[6\] 0 " "Info: Pin \"data_out_memory\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_memory\[5\] 0 " "Info: Pin \"data_out_memory\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_memory\[4\] 0 " "Info: Pin \"data_out_memory\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_memory\[3\] 0 " "Info: Pin \"data_out_memory\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_memory\[2\] 0 " "Info: Pin \"data_out_memory\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_memory\[1\] 0 " "Info: Pin \"data_out_memory\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_memory\[0\] 0 " "Info: Pin \"data_out_memory\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_cache_to_cpu\[7\] 0 " "Info: Pin \"data_cache_to_cpu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_cache_to_cpu\[6\] 0 " "Info: Pin \"data_cache_to_cpu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_cache_to_cpu\[5\] 0 " "Info: Pin \"data_cache_to_cpu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_cache_to_cpu\[4\] 0 " "Info: Pin \"data_cache_to_cpu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_cache_to_cpu\[3\] 0 " "Info: Pin \"data_cache_to_cpu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_cache_to_cpu\[2\] 0 " "Info: Pin \"data_cache_to_cpu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_cache_to_cpu\[1\] 0 " "Info: Pin \"data_cache_to_cpu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_cache_to_cpu\[0\] 0 " "Info: Pin \"data_cache_to_cpu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HIT 0 " "Info: Pin \"HIT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_write_enable 0 " "Info: Pin \"mem_write_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_read_enable 0 " "Info: Pin \"mem_read_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_clk_in 0 " "Info: Pin \"memory_clk_in\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_clk_out 0 " "Info: Pin \"memory_clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_out\[7\] 0 " "Info: Pin \"address_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_out\[2\] 0 " "Info: Pin \"address_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_out\[1\] 0 " "Info: Pin \"address_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_out\[0\] 0 " "Info: Pin \"address_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "is_busy 0 " "Info: Pin \"is_busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "is_changed 0 " "Info: Pin \"is_changed\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "11 0 " "Info: Pin \"11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "12 0 " "Info: Pin \"12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "13 0 " "Info: Pin \"13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "14 0 " "Info: Pin \"14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "21 0 " "Info: Pin \"21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "22 0 " "Info: Pin \"22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "23 0 " "Info: Pin \"23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_data_out_cpu 0 " "Info: Pin \"enable_data_out_cpu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_data_out_mem 0 " "Info: Pin \"enable_data_out_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_data_in_cpu 0 " "Info: Pin \"enable_data_in_cpu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_data_in_mem 0 " "Info: Pin \"enable_data_in_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 15:52:18 2018 " "Info: Processing ended: Tue Apr 24 15:52:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Info: Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
