/** ==================================================================
 *  @file   iss_regs_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ISS_REGS
 *
 *  @Filename:    iss_regs_cred.h
 *
 *  @Description: OCP port 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __ISS_REGS_CRED_H
#define __ISS_REGS_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance ISS_REGS of component ISS_REGS mapped in MONICA at address 0x55040000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component ISS_REGS
     *
     */

    /* 
     *  List of bundle arrays for component ISS_REGS
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_IRQ
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_IRQ                                  0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_IRQ__ELSIZE
 *
 * @BRIEF        ISS_IRQ bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_IRQ__ELSIZE                          0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_IRQ__NELEMS
 *
 * @BRIEF        ISS_IRQ bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_IRQ__NELEMS                          6

    /* 
     *  List of bundles for component ISS_REGS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__OFFSET
 *
 * @BRIEF        Register ISS_HL_IRQSTATUS_RAW offset in bundle ISS_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__OFFSET             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__OFFSET
 *
 * @BRIEF        Register ISS_HL_IRQSTATUS offset in bundle ISS_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__OFFSET                 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__OFFSET
 *
 * @BRIEF        Register ISS_HL_IRQENABLE_SET offset in bundle ISS_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__OFFSET             0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__OFFSET
 *
 * @BRIEF        Register ISS_HL_IRQENABLE_CLR offset in bundle ISS_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__OFFSET             0xCul

    /* 
     * List of registers for component ISS_REGS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_HWINFO
 *
 * @BRIEF        Information about the IP module's hardware configuration, 
 *               i.e. typically the module's HDL generics (if any). 
 *               Actual field format and encoding is up to the module's 
 *               designer to decide. 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_HWINFO                            0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG
 *
 * @BRIEF        Clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG                         0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt number specification 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQ_EOI                           0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector, line #0.  
 *               Raw status is set even if event is not enabled. 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW                     0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector, line #0. 
 *               Enabled status isn't set unless event is enabled. 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS                         0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector 
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET                     0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector 
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR                     0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL
 *
 * @BRIEF        ISS control register 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL                                 0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL
 *
 * @BRIEF        ISS clock control register.  
 *               Use to enable/disable the interface and functional clock of 
 *               ISS sub-modules. 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL                              0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT
 *
 * @BRIEF        ISS clock status register. 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT                              0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS
 *
 * @BRIEF        ISS power manager status register. 
 *               SW could know what modules are in functional or STANDBY/IDLE 
 *               state. 
 *               This feature could be particulaly useful to debug when ISS 
 *               doesn't go into STANDBY mode 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS                            0x8Cul

    /* 
     * List of register bitfields for component ISS_REGS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION__SCHEME             BITFIELD(31, 30)
#define ISS_REGS__ISS_HL_REVISION__SCHEME__POS        30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION__FUNC               BITFIELD(27, 16)
#define ISS_REGS__ISS_HL_REVISION__FUNC__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION__R_RTL              BITFIELD(15, 11)
#define ISS_REGS__ISS_HL_REVISION__R_RTL__POS         11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION__X_MAJOR            BITFIELD(10, 8)
#define ISS_REGS__ISS_HL_REVISION__X_MAJOR__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION__CUSTOM             BITFIELD(7, 6)
#define ISS_REGS__ISS_HL_REVISION__CUSTOM__POS        6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION__Y_MINOR            BITFIELD(5, 0)
#define ISS_REGS__ISS_HL_REVISION__Y_MINOR__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF   
 *
 * @BRIEF        Size of the re-ordering buffer in the CCP2 read bridge. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF          BITFIELD(2, 0)
#define ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE   
 *
 * @BRIEF        Master interface power management, standby/Wait control - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE       BITFIELD(5, 4)
#define ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE__POS  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        IDLE protocol configuration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE          BITFIELD(3, 2)
#define ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET         BITFIELD(0, 0)
#define ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER         BITFIELD(2, 0)
#define ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ   
 *
 * @BRIEF        HS or VS synchronization event. 
 *               This event is triggered if a rising or falling edge is 
 *               detected on the HS or VS signal (after the video port mux). 
 *               The rising or falling edge and the HS or VS signal selection 
 *               is chosen with the ISS_CTRL.SYNC_DETECT bit field. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ     BITFIELD(17, 17)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ3   
 *
 * @BRIEF        Event generated by SIMCOP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ3   BITFIELD(15, 15)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ3__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ2   
 *
 * @BRIEF        Event generated by SIMCOP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ2   BITFIELD(14, 14)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ2__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ1   
 *
 * @BRIEF        Event generated by SIMCOP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ1   BITFIELD(13, 13)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ1__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ0   
 *
 * @BRIEF        Event generated by SIMCOP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ0   BITFIELD(12, 12)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ0__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__BTE_IRQ   
 *
 * @BRIEF        Event generated by the burst translation engine - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__BTE_IRQ       BITFIELD(11, 11)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__BTE_IRQ__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CBUFF_IRQ   
 *
 * @BRIEF        Event generated by the circular buffer - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CBUFF_IRQ     BITFIELD(10, 10)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CBUFF_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ3   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ3     BITFIELD(9, 9)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ3__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ2   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ2     BITFIELD(8, 8)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ2__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ1   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ1     BITFIELD(7, 7)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ1__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ0   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ0     BITFIELD(6, 6)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ0__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIB_IRQ   
 *
 * @BRIEF        Event generated by the CSI2 receiver #b - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIB_IRQ      BITFIELD(5, 5)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIB_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIA_IRQ   
 *
 * @BRIEF        Event generated by the CSI2 receiver #a - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIA_IRQ      BITFIELD(4, 4)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIA_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ3   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ3      BITFIELD(3, 3)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ2   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ2      BITFIELD(2, 2)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ1   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ1      BITFIELD(1, 1)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ0   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ0      BITFIELD(0, 0)
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ   
 *
 * @BRIEF        HS or VS synchronization event. 
 *               This event is triggered if a rising or falling edge is 
 *               detected on the HS or VS signal (after the video port mux). 
 *               The rising or falling edge and the HS or VS signal selection 
 *               is chosen with the ISS_CTRL.SYNC_DETECT bit field. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ         BITFIELD(17, 17)
#define ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ__POS    17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ3   
 *
 * @BRIEF        Event generated by SIMCOP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ3       BITFIELD(15, 15)
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ3__POS  15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ2   
 *
 * @BRIEF        Event generated by SIMCOP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ2       BITFIELD(14, 14)
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ2__POS  14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ1   
 *
 * @BRIEF        Event generated by SIMCOP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ1       BITFIELD(13, 13)
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ1__POS  13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ0   
 *
 * @BRIEF        Event generated by SIMCOP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ0       BITFIELD(12, 12)
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ0__POS  12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__BTE_IRQ   
 *
 * @BRIEF        Event generated by the burst translation engine - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__BTE_IRQ           BITFIELD(11, 11)
#define ISS_REGS__ISS_HL_IRQSTATUS__BTE_IRQ__POS      11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CBUFF_IRQ   
 *
 * @BRIEF        Event generated by the circular buffer - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CBUFF_IRQ         BITFIELD(10, 10)
#define ISS_REGS__ISS_HL_IRQSTATUS__CBUFF_IRQ__POS    10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ3   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ3         BITFIELD(9, 9)
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ3__POS    9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ2   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ2         BITFIELD(8, 8)
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ2__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ1   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ1         BITFIELD(7, 7)
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ1__POS    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ0   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ0         BITFIELD(6, 6)
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ0__POS    6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CSIB_IRQ   
 *
 * @BRIEF        Event generated by the CSI2 receiver #b - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CSIB_IRQ          BITFIELD(5, 5)
#define ISS_REGS__ISS_HL_IRQSTATUS__CSIB_IRQ__POS     5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CSIA_IRQ   
 *
 * @BRIEF        Event generated by the CSI2 receiver #a - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CSIA_IRQ          BITFIELD(4, 4)
#define ISS_REGS__ISS_HL_IRQSTATUS__CSIA_IRQ__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ3   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ3          BITFIELD(3, 3)
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ3__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ2   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ2          BITFIELD(2, 2)
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ2__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ1   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ1          BITFIELD(1, 1)
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ1__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ0   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ0          BITFIELD(0, 0)
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ0__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ   
 *
 * @BRIEF        HS or VS synchronization event. 
 *               This event is triggered if a rising or falling edge is 
 *               detected on the HS or VS signal (after the video port mux). 
 *               The rising or falling edge and the HS or VS signal selection 
 *               is chosen with the ISS_CTRL.SYNC_DETECT bit field. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ     BITFIELD(17, 17)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3   
 *
 * @BRIEF        Event generated by SIMCOP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3   BITFIELD(15, 15)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2   
 *
 * @BRIEF        Event generated by SIMCOP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2   BITFIELD(14, 14)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1   
 *
 * @BRIEF        Event generated by SIMCOP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1   BITFIELD(13, 13)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0   
 *
 * @BRIEF        Event generated by SIMCOP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0   BITFIELD(12, 12)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ   
 *
 * @BRIEF        Event generated by the burst translation engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ       BITFIELD(11, 11)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ   
 *
 * @BRIEF        Event generated by the circular buffer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ     BITFIELD(10, 10)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3     BITFIELD(9, 9)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2     BITFIELD(8, 8)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1     BITFIELD(7, 7)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0     BITFIELD(6, 6)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ   
 *
 * @BRIEF        Event generated by the CSI2 receiver #b - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ      BITFIELD(5, 5)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ   
 *
 * @BRIEF        Event generated by the CSI2 receiver #a - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ      BITFIELD(4, 4)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3      BITFIELD(3, 3)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2      BITFIELD(2, 2)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1      BITFIELD(1, 1)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0      BITFIELD(0, 0)
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ   
 *
 * @BRIEF        HS or VS synchronization event. 
 *               This event is triggered if a rising or falling edge is 
 *               detected on the HS or VS signal (after the video port mux). 
 *               The rising or falling edge and the HS or VS signal selection 
 *               is chosen with the ISS_CTRL.SYNC_DETECT bit field. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ     BITFIELD(17, 17)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3   
 *
 * @BRIEF        Event generated by SIMCOP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3   BITFIELD(15, 15)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2   
 *
 * @BRIEF        Event generated by SIMCOP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2   BITFIELD(14, 14)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1   
 *
 * @BRIEF        Event generated by SIMCOP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1   BITFIELD(13, 13)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0   
 *
 * @BRIEF        Event generated by SIMCOP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0   BITFIELD(12, 12)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ   
 *
 * @BRIEF        Event generated by the burst translation engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ       BITFIELD(11, 11)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ   
 *
 * @BRIEF        Event generated by the circular buffer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ     BITFIELD(10, 10)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3     BITFIELD(9, 9)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2     BITFIELD(8, 8)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1     BITFIELD(7, 7)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0   
 *
 * @BRIEF        Event generated by the CCP2 receiver - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0     BITFIELD(6, 6)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ   
 *
 * @BRIEF        Event generated by the CSI2 receiver #b - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ      BITFIELD(5, 5)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ   
 *
 * @BRIEF        Event generated by the CSI2 receiver #a - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ      BITFIELD(4, 4)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3      BITFIELD(3, 3)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2      BITFIELD(2, 2)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1      BITFIELD(1, 1)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0   
 *
 * @BRIEF        Combined interrupt event provided by the ISP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0      BITFIELD(0, 0)
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__CSI2_B_TAG_CNT   
 *
 * @BRIEF        Defines the maximum number of tags that could be used by the 
 *               CSI2 #b write bridge. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__CSI2_B_TAG_CNT            BITFIELD(31, 28)
#define ISS_REGS__ISS_CTRL__CSI2_B_TAG_CNT__POS       28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__CSI2_A_TAG_CNT   
 *
 * @BRIEF        Defines the maximum number of tags that could be used by the 
 *               CSI2 #a write bridge. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__CSI2_A_TAG_CNT            BITFIELD(27, 24)
#define ISS_REGS__ISS_CTRL__CSI2_A_TAG_CNT__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__CCP2W_TAG_CNT   
 *
 * @BRIEF        Defines the maximum number of tags that could be used by the 
 *               CCP2 write bridge - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__CCP2W_TAG_CNT             BITFIELD(23, 20)
#define ISS_REGS__ISS_CTRL__CCP2W_TAG_CNT__POS        20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__CCP2R_TAG_CNT   
 *
 * @BRIEF        Defines the maximum number of tags that could be used by the 
 *               CCP2 read bridge - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__CCP2R_TAG_CNT             BITFIELD(19, 16)
#define ISS_REGS__ISS_CTRL__CCP2R_TAG_CNT__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__ISS_CLK_DIV   
 *
 * @BRIEF        ISS functional clock division 
 *               CLK refers to the input clock provided to the ISS 
 *               FCLK is the functional clock provided to ISS top level and 
 *               sub modules 
 *               CFGCLK is the clock used for the configuration network - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__ISS_CLK_DIV               BITFIELD(5, 4)
#define ISS_REGS__ISS_CTRL__ISS_CLK_DIV__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__INPUT_SEL   
 *
 * @BRIEF        Selects ISP input - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__INPUT_SEL                 BITFIELD(3, 2)
#define ISS_REGS__ISS_CTRL__INPUT_SEL__POS            2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__SYNC_DETECT   
 *
 * @BRIEF        Chooses among rising and falling edge for the HS_VS_IRQ 
 *               synchronization event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__SYNC_DETECT               BITFIELD(1, 0)
#define ISS_REGS__ISS_CTRL__SYNC_DETECT__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__CCP2   
 *
 * @BRIEF        CCP2 - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__CCP2                   BITFIELD(4, 4)
#define ISS_REGS__ISS_CLKCTRL__CCP2__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__CSI2_B   
 *
 * @BRIEF        CSI2_B - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__CSI2_B                 BITFIELD(3, 3)
#define ISS_REGS__ISS_CLKCTRL__CSI2_B__POS            3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__CSI2_A   
 *
 * @BRIEF        CSI2_A - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__CSI2_A                 BITFIELD(2, 2)
#define ISS_REGS__ISS_CLKCTRL__CSI2_A__POS            2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__ISP   
 *
 * @BRIEF        ISP - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__ISP                    BITFIELD(1, 1)
#define ISS_REGS__ISS_CLKCTRL__ISP__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__SIMCOP   
 *
 * @BRIEF        SIMCOP - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__SIMCOP                 BITFIELD(0, 0)
#define ISS_REGS__ISS_CLKCTRL__SIMCOP__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__CCP2   
 *
 * @BRIEF        CCP2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__CCP2                   BITFIELD(4, 4)
#define ISS_REGS__ISS_CLKSTAT__CCP2__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__CSI2_B   
 *
 * @BRIEF        CSI2_B - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__CSI2_B                 BITFIELD(3, 3)
#define ISS_REGS__ISS_CLKSTAT__CSI2_B__POS            3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__CSI2_A   
 *
 * @BRIEF        CSI2_A - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__CSI2_A                 BITFIELD(2, 2)
#define ISS_REGS__ISS_CLKSTAT__CSI2_A__POS            2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__ISP   
 *
 * @BRIEF        ISP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__ISP                    BITFIELD(1, 1)
#define ISS_REGS__ISS_CLKSTAT__ISP__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__SIMCOP   
 *
 * @BRIEF        SIMCOP - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__SIMCOP                 BITFIELD(0, 0)
#define ISS_REGS__ISS_CLKSTAT__SIMCOP__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CBUFF_PM   
 *
 * @BRIEF        Power status of the CBUFF module - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CBUFF_PM             BITFIELD(13, 12)
#define ISS_REGS__ISS_PM_STATUS__CBUFF_PM__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__BTE_PM   
 *
 * @BRIEF        Power status of the BTE module - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__BTE_PM               BITFIELD(11, 10)
#define ISS_REGS__ISS_PM_STATUS__BTE_PM__POS          10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__SIMCOP_PM   
 *
 * @BRIEF        Power status of the SIMCOP module - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__SIMCOP_PM            BITFIELD(9, 8)
#define ISS_REGS__ISS_PM_STATUS__SIMCOP_PM__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__ISP_PM   
 *
 * @BRIEF        Power status of the ISP module - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__ISP_PM               BITFIELD(7, 6)
#define ISS_REGS__ISS_PM_STATUS__ISP_PM__POS          6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CCP2_PM   
 *
 * @BRIEF        Power status of the CCP2 module - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CCP2_PM              BITFIELD(5, 4)
#define ISS_REGS__ISS_PM_STATUS__CCP2_PM__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CSI2_B_PM   
 *
 * @BRIEF        Power status of the CSI2 module #b - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CSI2_B_PM            BITFIELD(3, 2)
#define ISS_REGS__ISS_PM_STATUS__CSI2_B_PM__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CSI2_A_PM   
 *
 * @BRIEF        Power status of the CSI2 module #a - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CSI2_A_PM            BITFIELD(1, 0)
#define ISS_REGS__ISS_PM_STATUS__CSI2_A_PM__POS       0

    /* 
     * List of register bitfields values for component ISS_REGS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION__SCHEME__LEGACY     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION__SCHEME__H08        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_REVISION__CUSTOM__STANDARD   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S8
 *
 * @BRIEF        8x128-bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S8      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S16
 *
 * @BRIEF        16x128-bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S16     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S32
 *
 * @BRIEF        32x128-bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S32     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S64
 *
 * @BRIEF        64x128-bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S64     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S128
 *
 * @BRIEF        128x128-bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_HWINFO__BRIDGE_BUFF__S128    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE__FORCE
 *
 * @BRIEF        Force Standby. 
 *               MStandby is asserted unconditionally. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE__FORCE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE__NO
 *
 * @BRIEF        No Standby. 
 *               MStandby is never asserted. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE__NO   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE__SMART1
 *
 * @BRIEF        Smart standby - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE__SMART1 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE__SMART2
 *
 * @BRIEF        Smart Standby - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__STANDBYMODE__SMART2 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE__FORCE
 *
 * @BRIEF        Force Idle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE__FORCE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE__NO
 *
 * @BRIEF        No Idle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE__NO      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE__SMART1
 *
 * @BRIEF        Smart Idle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE__SMART1  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE__SMART2
 *
 * @BRIEF        Smart Idle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__IDLEMODE__SMART2  0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET__DONE
 *
 * @BRIEF        Reset done, no pending action - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET__DONE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        Initiate software reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET__RESET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET__PENDING
 *
 * @BRIEF        Reset (software or other) ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_SYSCONFIG__SOFTRESET__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__READ0  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for interrupt output line #0 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI0   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI1
 *
 * @BRIEF        EOI for interrupt output line #1 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI1   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI2
 *
 * @BRIEF        EOI for interrupt output line #2 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI2   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI3
 *
 * @BRIEF        EOI for interrupt output line #3 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI3   0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI4
 *
 * @BRIEF        EOI for interrupt output line #4 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI4   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI5
 *
 * @BRIEF        EOI for interrupt output line #5 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQ_EOI__LINE_NUMBER__EOI5   0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__HS_VS_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ3__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ3__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ3__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ2__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ2__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ2__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ1__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ0__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__SIMCOP_IRQ0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__BTE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__BTE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__BTE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__BTE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CBUFF_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CBUFF_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CBUFF_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CBUFF_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ3__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ3__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ3__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ2__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ2__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ2__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ1__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ0__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CCP2_IRQ0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIB_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIB_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIB_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIB_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIA_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIA_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIA_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__CSIA_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ3__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ3__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ3__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ2__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ2__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ2__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ1__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ0__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS_RAW__ISP_IRQ0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__HS_VS_IRQ__CLEAR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ3__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ3__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ3__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ2__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ2__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ2__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ1__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ0__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__SIMCOP_IRQ0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__BTE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__BTE_IRQ__NOEVENT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__BTE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__BTE_IRQ__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CBUFF_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CBUFF_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CBUFF_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CBUFF_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ3__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ3__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ3__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ2__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ2__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ2__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ1__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ0__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CCP2_IRQ0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CSIB_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CSIB_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CSIB_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CSIB_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CSIA_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CSIA_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__CSIA_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__CSIA_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ3__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ3__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ3__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ2__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ2__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ2__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ1__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ0__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQSTATUS__ISP_IRQ0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__HS_VS_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__SIMCOP_IRQ0__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__BTE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CBUFF_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CCP2_IRQ0__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIB_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__CSIA_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_SET__ISP_IRQ0__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__HS_VS_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ3__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ2__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ1__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__SIMCOP_IRQ0__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__BTE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CBUFF_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ3__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ2__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ1__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CCP2_IRQ0__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIB_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__CSIA_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ3__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ2__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ1__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_HL_IRQENABLE_CLR__ISP_IRQ0__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__ISS_CLK_DIV__NONE
 *
 * @BRIEF        FCLK=CLK  
 *               CFGCLK=CLK/2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__ISS_CLK_DIV__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__ISS_CLK_DIV__DIV2
 *
 * @BRIEF        FCLK=CLK/2  
 *               CFGCLK=CLK/4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__ISS_CLK_DIV__DIV2         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__ISS_CLK_DIV__DIV4
 *
 * @BRIEF        FCLK=CLK/4  
 *               CFGCLK=CLK/8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__ISS_CLK_DIV__DIV4         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__ISS_CLK_DIV__RSZ
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__ISS_CLK_DIV__RSZ          0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__INPUT_SEL__CSI2_A
 *
 * @BRIEF        CSI2 #a - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__INPUT_SEL__CSI2_A         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__INPUT_SEL__CSI2_B
 *
 * @BRIEF        CSI2 #b - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__INPUT_SEL__CSI2_B         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__INPUT_SEL__CCP2
 *
 * @BRIEF        CCP2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__INPUT_SEL__CCP2           0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__INPUT_SEL__PAR
 *
 * @BRIEF        Parallel interface - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__INPUT_SEL__PAR            0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__SYNC_DETECT__HSF
 *
 * @BRIEF        HS falling edge - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__SYNC_DETECT__HSF          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__SYNC_DETECT__HSR
 *
 * @BRIEF        HS raising edge - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__SYNC_DETECT__HSR          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__SYNC_DETECT__VSF
 *
 * @BRIEF        VS falling edge - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__SYNC_DETECT__VSF          0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CTRL__SYNC_DETECT__VSR
 *
 * @BRIEF        VS raising edge - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CTRL__SYNC_DETECT__VSR          0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__CCP2__OFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__CCP2__OFF              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__CCP2__ON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__CCP2__ON               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__CSI2_B__OFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__CSI2_B__OFF            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__CSI2_B__ON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__CSI2_B__ON             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__CSI2_A__OFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__CSI2_A__OFF            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__CSI2_A__ON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__CSI2_A__ON             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__ISP__OFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__ISP__OFF               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__ISP__ON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__ISP__ON                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__SIMCOP__OFF
 *
 * @BRIEF        Request shutdown of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__SIMCOP__OFF            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKCTRL__SIMCOP__ON
 *
 * @BRIEF        Request enable of the sub-module. 
 *               No effect if the sub-module clock is already off. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKCTRL__SIMCOP__ON             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__CCP2__OFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__CCP2__OFF              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__CCP2__ON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__CCP2__ON               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__CSI2_B__OFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__CSI2_B__OFF            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__CSI2_B__ON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__CSI2_B__ON             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__CSI2_A__OFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__CSI2_A__OFF            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__CSI2_A__ON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__CSI2_A__ON             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__ISP__OFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__ISP__OFF               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__ISP__ON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__ISP__ON                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__SIMCOP__OFF
 *
 * @BRIEF        The sub-module is off - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__SIMCOP__OFF            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_CLKSTAT__SIMCOP__ON
 *
 * @BRIEF        The sub-module is on - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_CLKSTAT__SIMCOP__ON             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CBUFF_PM__IDLE
 *
 * @BRIEF        Idle - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CBUFF_PM__IDLE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CBUFF_PM__TRANS
 *
 * @BRIEF        Transition - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CBUFF_PM__TRANS      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CBUFF_PM__FUNC
 *
 * @BRIEF        Functional - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CBUFF_PM__FUNC       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__BTE_PM__IDLE
 *
 * @BRIEF        Idle - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__BTE_PM__IDLE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__BTE_PM__TRANS
 *
 * @BRIEF        Transition - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__BTE_PM__TRANS        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__BTE_PM__FUNC
 *
 * @BRIEF        Functional - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__BTE_PM__FUNC         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__SIMCOP_PM__STANDBY
 *
 * @BRIEF        Standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__SIMCOP_PM__STANDBY   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__SIMCOP_PM__TRANS
 *
 * @BRIEF        Transition - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__SIMCOP_PM__TRANS     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__SIMCOP_PM__FUNC
 *
 * @BRIEF        Functional - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__SIMCOP_PM__FUNC      0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__ISP_PM__STANDBY
 *
 * @BRIEF        Standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__ISP_PM__STANDBY      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__ISP_PM__TRANS
 *
 * @BRIEF        Transition - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__ISP_PM__TRANS        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__ISP_PM__FUNC
 *
 * @BRIEF        Functional - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__ISP_PM__FUNC         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CCP2_PM__STANDBY
 *
 * @BRIEF        Standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CCP2_PM__STANDBY     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CCP2_PM__TRANS
 *
 * @BRIEF        Transition - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CCP2_PM__TRANS       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CCP2_PM__FUNC
 *
 * @BRIEF        Functional - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CCP2_PM__FUNC        0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CSI2_B_PM__STANDBY
 *
 * @BRIEF        Standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CSI2_B_PM__STANDBY   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CSI2_B_PM__TRANS
 *
 * @BRIEF        Transition - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CSI2_B_PM__TRANS     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CSI2_B_PM__FUNC
 *
 * @BRIEF        Functional - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CSI2_B_PM__FUNC      0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CSI2_A_PM__STANDBY
 *
 * @BRIEF        Standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CSI2_A_PM__STANDBY   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CSI2_A_PM__TRANS
 *
 * @BRIEF        Transition - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CSI2_A_PM__TRANS     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISS_REGS__ISS_PM_STATUS__CSI2_A_PM__FUNC
 *
 * @BRIEF        Functional - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISS_REGS__ISS_PM_STATUS__CSI2_A_PM__FUNC      0x2ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __ISS_REGS_CRED_H 
                                                            */
