#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Apr 21 21:44:31 2025
# Process ID: 4612
# Current directory: C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.runs/synth_1
# Command line: vivado.exe -log crc8_system_VIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source crc8_system_VIO.tcl
# Log file: C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.runs/synth_1/crc8_system_VIO.vds
# Journal file: C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/user/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source crc8_system_VIO.tcl -notrace
WARNING: [Board 49-91] Board repository path '{C:XilinxDigilentBoards
ewoard_files}' does not exist, it will not be used to search board files.
Command: synth_design -top crc8_system_VIO -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 378.078 ; gain = 98.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'crc8_system_VIO' [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system_VIO/crc8_system_VIO.vhd:11]
INFO: [Synth 8-3491] module 'crc8_system' declared at 'C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system/crc8_system.vhd:5' bound to instance 'crc8_system_inst' of component 'crc8_system' [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system_VIO/crc8_system_VIO.vhd:38]
INFO: [Synth 8-638] synthesizing module 'crc8_system' [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system/crc8_system.vhd:15]
INFO: [Synth 8-3491] module 'transmitter' declared at 'C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/transmitter/transmitter.vhd:5' bound to instance 'tx_inst' of component 'transmitter' [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system/crc8_system.vhd:47]
INFO: [Synth 8-638] synthesizing module 'transmitter' [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/transmitter/transmitter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'transmitter' (1#1) [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/transmitter/transmitter.vhd:16]
INFO: [Synth 8-3491] module 'crc8_smbus' declared at 'C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_smbus/crc8_smbus.vhd:5' bound to instance 'crc_inst' of component 'crc8_smbus' [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system/crc8_system.vhd:58]
INFO: [Synth 8-638] synthesizing module 'crc8_smbus' [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_smbus/crc8_smbus.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'crc8_smbus' (2#1) [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_smbus/crc8_smbus.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'crc8_system' (3#1) [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system/crc8_system.vhd:15]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.runs/synth_1/.Xil/Vivado-4612-DESKTOP-1K2CI8F/realtime/vio_0_stub.v:6' bound to instance 'crc8_VIO' of component 'vio_0' [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system_VIO/crc8_system_VIO.vhd:47]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.runs/synth_1/.Xil/Vivado-4612-DESKTOP-1K2CI8F/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (4#1) [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.runs/synth_1/.Xil/Vivado-4612-DESKTOP-1K2CI8F/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'crc8_system_inst'. This will prevent further optimization [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system_VIO/crc8_system_VIO.vhd:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'crc8_VIO'. This will prevent further optimization [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system_VIO/crc8_system_VIO.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'crc8_system_VIO' (5#1) [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/imports/src/crc8_system_VIO/crc8_system_VIO.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 432.406 ; gain = 153.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 432.406 ; gain = 153.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 432.406 ; gain = 153.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'crc8_VIO'
Finished Parsing XDC File [c:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'crc8_VIO'
Parsing XDC File [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/constrs_1/imports/crc8_system_VIO/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/constrs_1/imports/crc8_system_VIO/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.srcs/constrs_1/imports/crc8_system_VIO/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/crc8_system_VIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/crc8_system_VIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 749.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 749.461 ; gain = 470.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 749.461 ; gain = 470.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for crc8_VIO. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 749.461 ; gain = 470.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   write |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 749.461 ; gain = 470.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module crc8_smbus 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 749.461 ; gain = 470.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 762.113 ; gain = 482.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 762.254 ; gain = 483.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 771.840 ; gain = 492.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 492.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 492.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 492.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 492.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 492.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 492.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |vio_0 |     1|
|2     |BUFG  |     1|
|3     |LUT2  |     1|
|4     |LUT3  |     1|
|5     |LUT4  |     3|
|6     |LUT5  |     3|
|7     |LUT6  |     5|
|8     |FDRE  |    21|
|9     |FDSE  |     1|
|10    |IBUF  |     1|
+------+------+------+

Report Instance Areas: 
+------+-------------------+------------+------+
|      |Instance           |Module      |Cells |
+------+-------------------+------------+------+
|1     |top                |            |    47|
|2     |  crc8_system_inst |crc8_system |    35|
|3     |    crc_inst       |crc8_smbus  |    14|
|4     |    tx_inst        |transmitter |    21|
+------+-------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 492.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 771.840 ; gain = 175.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 771.840 ; gain = 492.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 780.090 ; gain = 509.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/CESE/clp/final_tp/synthesis/crc8_system_VIO/crc8_system_VIO.runs/synth_1/crc8_system_VIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file crc8_system_VIO_utilization_synth.rpt -pb crc8_system_VIO_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 780.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 21 21:45:25 2025...
