Constraints on MIPS Instructions: 
<P></P>
<P>1, <SPAN class=cloze>[...]</SPAN>;</P>
<P>2, Instruction actions must fit the pipeline;</P>
<P>3, Three-operand instructions;</P>
<P>4, The 32 registers;</P>
<P>5, Register zero;</P>
<P>6, No condition codes;