// Seed: 1963241905
module module_0;
  assign id_1 = 1 - (({1{id_1}}));
  id_3(
      .id_0(1'b0), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wor id_7,
    output supply0 id_8
);
  assign id_8 = id_5;
  or primCall (id_4, id_5, id_6);
  module_0 modCall_1 ();
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
