Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Apr 27 16:38:43 2016
| Host         : LAPTOP-OVUNSOBF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_demo_timing_summary_routed.rpt -rpx vga_demo_timing_summary_routed.rpx
| Design       : vga_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.793        0.000                      0                  925        0.107        0.000                      0                  925        4.500        0.000                       0                   438  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.793        0.000                      0                  925        0.107        0.000                      0                  925        4.500        0.000                       0                   438  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_snake_reg[3][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.714ns (30.690%)  route 6.129ns (69.310%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.618    11.892    y_snake[4][9]_i_5_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.117    12.009 f  y_snake[3][9]_i_3/O
                         net (fo=8, routed)           0.533    12.542    y_snake[3][9]_i_3_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.331    12.873 r  y_snake[3][9]_i_1/O
                         net (fo=20, routed)          0.959    13.832    y_snake[3][9]_i_1_n_0
    SLICE_X52Y63         FDRE                                         r  x_snake_reg[3][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.499    14.685    ClkPort_IBUF_BUFG
    SLICE_X52Y63         FDRE                                         r  x_snake_reg[3][8]/C
                         clock pessimism              0.180    14.865    
                         clock uncertainty           -0.035    14.829    
    SLICE_X52Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.624    x_snake_reg[3][8]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.714ns (30.690%)  route 6.129ns (69.310%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.618    11.892    y_snake[4][9]_i_5_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.117    12.009 f  y_snake[3][9]_i_3/O
                         net (fo=8, routed)           0.533    12.542    y_snake[3][9]_i_3_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.331    12.873 r  y_snake[3][9]_i_1/O
                         net (fo=20, routed)          0.959    13.832    y_snake[3][9]_i_1_n_0
    SLICE_X52Y63         FDRE                                         r  y_snake_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.499    14.685    ClkPort_IBUF_BUFG
    SLICE_X52Y63         FDRE                                         r  y_snake_reg[3][1]/C
                         clock pessimism              0.180    14.865    
                         clock uncertainty           -0.035    14.829    
    SLICE_X52Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.624    y_snake_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 2.714ns (30.744%)  route 6.114ns (69.256%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.618    11.892    y_snake[4][9]_i_5_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.117    12.009 f  y_snake[3][9]_i_3/O
                         net (fo=8, routed)           0.375    12.385    y_snake[3][9]_i_3_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.331    12.716 r  y_snake[7][9]_i_1/O
                         net (fo=20, routed)          1.101    13.816    y_snake[7][9]_i_1_n_0
    SLICE_X59Y65         FDRE                                         r  y_snake_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.503    14.689    ClkPort_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  y_snake_reg[7][3]/C
                         clock pessimism              0.180    14.869    
                         clock uncertainty           -0.035    14.833    
    SLICE_X59Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.628    y_snake_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.514ns (28.522%)  route 6.300ns (71.478%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.618    11.892    y_snake[4][9]_i_5_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.124    12.016 f  y_snake[2][9]_i_3/O
                         net (fo=8, routed)           0.583    12.599    y_snake[2][9]_i_3_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.723 r  y_snake[6][9]_i_1/O
                         net (fo=20, routed)          1.080    13.803    y_snake[6][9]_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  y_snake_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.504    14.690    ClkPort_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  y_snake_reg[6][0]/C
                         clock pessimism              0.180    14.870    
                         clock uncertainty           -0.035    14.834    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.629    y_snake_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.514ns (28.522%)  route 6.300ns (71.478%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.618    11.892    y_snake[4][9]_i_5_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.124    12.016 f  y_snake[2][9]_i_3/O
                         net (fo=8, routed)           0.583    12.599    y_snake[2][9]_i_3_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.723 r  y_snake[6][9]_i_1/O
                         net (fo=20, routed)          1.080    13.803    y_snake[6][9]_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  y_snake_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.504    14.690    ClkPort_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  y_snake_reg[6][1]/C
                         clock pessimism              0.180    14.870    
                         clock uncertainty           -0.035    14.834    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.629    y_snake_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 2.514ns (28.569%)  route 6.286ns (71.431%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.791    12.065    y_snake[4][9]_i_5_n_0
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.124    12.189 r  y_snake[1][9]_i_4/O
                         net (fo=7, routed)           0.515    12.704    y_snake[1][9]_i_4_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124    12.828 r  y_snake[1][9]_i_1/O
                         net (fo=20, routed)          0.960    13.789    y_snake[1][9]_i_1_n_0
    SLICE_X53Y64         FDRE                                         r  y_snake_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.499    14.685    ClkPort_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  y_snake_reg[1][1]/C
                         clock pessimism              0.180    14.865    
                         clock uncertainty           -0.035    14.829    
    SLICE_X53Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.624    y_snake_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[6][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 2.514ns (28.533%)  route 6.297ns (71.467%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.618    11.892    y_snake[4][9]_i_5_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.124    12.016 f  y_snake[2][9]_i_3/O
                         net (fo=8, routed)           0.583    12.599    y_snake[2][9]_i_3_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.723 r  y_snake[6][9]_i_1/O
                         net (fo=20, routed)          1.076    13.800    y_snake[6][9]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  y_snake_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.503    14.689    ClkPort_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  y_snake_reg[6][4]/C
                         clock pessimism              0.180    14.869    
                         clock uncertainty           -0.035    14.833    
    SLICE_X60Y65         FDRE (Setup_fdre_C_CE)      -0.169    14.664    y_snake_reg[6][4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[3][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 2.714ns (31.022%)  route 6.035ns (68.978%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.618    11.892    y_snake[4][9]_i_5_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.117    12.009 f  y_snake[3][9]_i_3/O
                         net (fo=8, routed)           0.533    12.542    y_snake[3][9]_i_3_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.331    12.873 r  y_snake[3][9]_i_1/O
                         net (fo=20, routed)          0.864    13.737    y_snake[3][9]_i_1_n_0
    SLICE_X57Y70         FDRE                                         r  y_snake_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.494    14.680    ClkPort_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  y_snake_reg[3][3]/C
                         clock pessimism              0.180    14.860    
                         clock uncertainty           -0.035    14.824    
    SLICE_X57Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.619    y_snake_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[3][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 2.714ns (31.022%)  route 6.035ns (68.978%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.618    11.892    y_snake[4][9]_i_5_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.117    12.009 f  y_snake[3][9]_i_3/O
                         net (fo=8, routed)           0.533    12.542    y_snake[3][9]_i_3_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.331    12.873 r  y_snake[3][9]_i_1/O
                         net (fo=20, routed)          0.864    13.737    y_snake[3][9]_i_1_n_0
    SLICE_X57Y70         FDRE                                         r  y_snake_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.494    14.680    ClkPort_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  y_snake_reg[3][6]/C
                         clock pessimism              0.180    14.860    
                         clock uncertainty           -0.035    14.824    
    SLICE_X57Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.619    y_snake_reg[3][6]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 x_fruit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 2.714ns (31.063%)  route 6.023ns (68.937%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.630     4.989    ClkPort_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  x_fruit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  x_fruit_reg[4]/Q
                         net (fo=6, routed)           1.162     6.570    x_fruit[4]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.869 r  vga_b_i_41/O
                         net (fo=8, routed)           0.442     7.311    vga_b_i_41_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.118     7.429 r  vga_b_i_43/O
                         net (fo=4, routed)           0.505     7.934    vga_b_i_43_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.260 r  y_snake[0][9]_i_25/O
                         net (fo=1, routed)           0.487     8.748    y_snake[0][9]_i_25_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.127 r  y_snake_reg[0][9]_i_13/CO[0]
                         net (fo=7, routed)           1.047    10.173    state3189_in
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.397    10.570 r  y_snake[4][9]_i_6/O
                         net (fo=3, routed)           0.376    10.947    y_snake[4][9]_i_6_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.328    11.275 f  y_snake[4][9]_i_5/O
                         net (fo=10, routed)          0.618    11.892    y_snake[4][9]_i_5_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.117    12.009 f  y_snake[3][9]_i_3/O
                         net (fo=8, routed)           0.533    12.542    y_snake[3][9]_i_3_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.331    12.873 r  y_snake[3][9]_i_1/O
                         net (fo=20, routed)          0.853    13.726    y_snake[3][9]_i_1_n_0
    SLICE_X57Y68         FDRE                                         r  y_snake_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.495    14.681    ClkPort_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  y_snake_reg[3][2]/C
                         clock pessimism              0.180    14.861    
                         clock uncertainty           -0.035    14.825    
    SLICE_X57Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.620    y_snake_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  0.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 y_snake_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.229ns (48.133%)  route 0.247ns (51.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.562     1.395    ClkPort_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  y_snake_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.128     1.523 r  y_snake_reg[4][0]/Q
                         net (fo=4, routed)           0.247     1.770    y_snake_reg[4]__0[0]
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.101     1.871 r  y_snake[5][0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    y_snake[5][0]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  y_snake_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.829     1.898    ClkPort_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  y_snake_reg[5][0]/C
                         clock pessimism             -0.240     1.657    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.107     1.764    y_snake_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 x_snake_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_snake_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.184ns (35.693%)  route 0.332ns (64.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.560     1.393    ClkPort_IBUF_BUFG
    SLICE_X52Y63         FDRE                                         r  x_snake_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  x_snake_reg[3][8]/Q
                         net (fo=20, routed)          0.332     1.866    x_snake_reg[3]__0[8]
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.043     1.909 r  x_snake[4][8]_i_1/O
                         net (fo=1, routed)           0.000     1.909    x_snake[4][8]_i_1_n_0
    SLICE_X51Y62         FDRE                                         r  x_snake_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.831     1.900    ClkPort_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  x_snake_reg[4][8]/C
                         clock pessimism             -0.240     1.659    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.107     1.766    x_snake_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 y_snake_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.183ns (35.546%)  route 0.332ns (64.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.556     1.389    ClkPort_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  y_snake_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  y_snake_reg[1][9]/Q
                         net (fo=20, routed)          0.332     1.862    y_snake_reg[1]__0[9]
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.042     1.904 r  y_snake[2][9]_i_2/O
                         net (fo=1, routed)           0.000     1.904    y_snake[2][9]_i_2_n_0
    SLICE_X53Y69         FDRE                                         r  y_snake_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.824     1.893    ClkPort_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  y_snake_reg[2][9]/C
                         clock pessimism             -0.240     1.652    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.107     1.759    y_snake_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.565     1.398    ClkPort_IBUF_BUFG
    SLICE_X31Y67         FDSE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDSE (Prop_fdse_C_Q)         0.141     1.539 r  a_reg[0]/Q
                         net (fo=8, routed)           0.099     1.639    a_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.684 r  a[8]_i_1/O
                         net (fo=1, routed)           0.000     1.684    p_8_out[8]
    SLICE_X30Y67         FDSE                                         r  a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.834     1.903    ClkPort_IBUF_BUFG
    SLICE_X30Y67         FDSE                                         r  a_reg[8]/C
                         clock pessimism             -0.491     1.411    
    SLICE_X30Y67         FDSE (Hold_fdse_C_D)         0.120     1.531    a_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 x_snake_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_snake_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.979%)  route 0.331ns (64.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.562     1.395    ClkPort_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  x_snake_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  x_snake_reg[4][1]/Q
                         net (fo=4, routed)           0.331     1.867    x_snake_reg[4]__0[1]
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.912 r  x_snake[5][1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    x_snake[5][1]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  x_snake_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.829     1.898    ClkPort_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  x_snake_reg[5][1]/C
                         clock pessimism             -0.240     1.657    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.091     1.748    x_snake_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 y_snake_reg[13][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[14][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.244ns (45.298%)  route 0.295ns (54.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.553     1.386    ClkPort_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  y_snake_reg[13][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.148     1.534 r  y_snake_reg[13][7]/Q
                         net (fo=24, routed)          0.295     1.829    y_snake_reg[13]__0[7]
    SLICE_X55Y74         LUT3 (Prop_lut3_I0_O)        0.096     1.925 r  y_snake[14][7]_i_1/O
                         net (fo=1, routed)           0.000     1.925    y_snake[14][7]_i_1_n_0
    SLICE_X55Y74         FDRE                                         r  y_snake_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.818     1.887    ClkPort_IBUF_BUFG
    SLICE_X55Y74         FDRE                                         r  y_snake_reg[14][7]/C
                         clock pessimism             -0.240     1.646    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.107     1.753    y_snake_reg[14][7]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x_snake_reg[13][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_snake_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.580%)  route 0.143ns (43.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.559     1.392    ClkPort_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  x_snake_reg[13][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  x_snake_reg[13][6]/Q
                         net (fo=9, routed)           0.143     1.676    x_snake_reg[13]__0[6]
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.721 r  x_snake[14][6]_i_1/O
                         net (fo=1, routed)           0.000     1.721    x_snake[14][6]_i_1_n_0
    SLICE_X46Y70         FDRE                                         r  x_snake_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.826     1.895    ClkPort_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  x_snake_reg[14][6]/C
                         clock pessimism             -0.469     1.425    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.121     1.546    x_snake_reg[14][6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x_snake_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_snake_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.654%)  route 0.142ns (43.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.558     1.391    ClkPort_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  x_snake_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  x_snake_reg[11][2]/Q
                         net (fo=13, routed)          0.142     1.675    x_snake_reg[11]__0[2]
    SLICE_X50Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.720 r  x_snake[12][2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    x_snake[12][2]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  x_snake_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.825     1.894    ClkPort_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  x_snake_reg[12][2]/C
                         clock pessimism             -0.469     1.424    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.120     1.544    x_snake_reg[12][2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 y_snake_reg[1][7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_snake_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.185ns (32.469%)  route 0.385ns (67.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.555     1.388    ClkPort_IBUF_BUFG
    SLICE_X51Y72         FDSE                                         r  y_snake_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDSE (Prop_fdse_C_Q)         0.141     1.529 r  y_snake_reg[1][7]/Q
                         net (fo=24, routed)          0.385     1.914    y_snake_reg[1]__0[7]
    SLICE_X54Y70         LUT3 (Prop_lut3_I0_O)        0.044     1.958 r  y_snake[2][7]_i_1/O
                         net (fo=1, routed)           0.000     1.958    y_snake[2][7]_i_1_n_0
    SLICE_X54Y70         FDRE                                         r  y_snake_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.823     1.892    ClkPort_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  y_snake_reg[2][7]/C
                         clock pessimism             -0.240     1.651    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.131     1.782    y_snake_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_fruit_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.270%)  route 0.072ns (25.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.561     1.394    ClkPort_IBUF_BUFG
    SLICE_X30Y71         FDSE                                         r  b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDSE (Prop_fdse_C_Q)         0.164     1.558 r  b_reg[2]/Q
                         net (fo=6, routed)           0.072     1.631    b[2]
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.676 r  y_fruit[5]_i_1/O
                         net (fo=1, routed)           0.000     1.676    y_fruit[5]_i_1_n_0
    SLICE_X31Y71         FDSE                                         r  y_fruit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.830     1.899    ClkPort_IBUF_BUFG
    SLICE_X31Y71         FDSE                                         r  y_fruit_reg[5]/C
                         clock pessimism             -0.491     1.407    
    SLICE_X31Y71         FDSE (Hold_fdse_C_D)         0.092     1.499    y_fruit_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y81    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y81    DIV_CLK_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y67    a_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y67    a_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y68    a_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y68    a_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X29Y68    a_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X29Y68    a_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y67    a_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    b_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    b_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    b_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    b_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    b_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    b_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    b_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    b_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70    count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70    count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y71    count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y71    count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y71    count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y71    count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y72    is_exist_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y72    is_exist_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y72    is_exist_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y72    is_exist_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y72    is_exist_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y72    is_exist_reg[7]/C



