ARM GAS  /tmp/ccFVxezZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ADC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	ADC_DeInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	ADC_DeInit:
  26              	.LFB123:
  27              		.file 1 "FWLIB/src/stm32f4xx_adc.c"
   1:FWLIB/src/stm32f4xx_adc.c **** /**
   2:FWLIB/src/stm32f4xx_adc.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_adc.c ****   * @file    stm32f4xx_adc.c
   4:FWLIB/src/stm32f4xx_adc.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_adc.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_adc.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_adc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:FWLIB/src/stm32f4xx_adc.c ****   *          functionalities of the Analog to Digital Convertor (ADC) peripheral:
   9:FWLIB/src/stm32f4xx_adc.c ****   *           + Initialization and Configuration (in addition to ADC multi mode 
  10:FWLIB/src/stm32f4xx_adc.c ****   *             selection)
  11:FWLIB/src/stm32f4xx_adc.c ****   *           + Analog Watchdog configuration
  12:FWLIB/src/stm32f4xx_adc.c ****   *           + Temperature Sensor & Vrefint (Voltage Reference internal) & VBAT
  13:FWLIB/src/stm32f4xx_adc.c ****   *             management 
  14:FWLIB/src/stm32f4xx_adc.c ****   *           + Regular Channels Configuration
  15:FWLIB/src/stm32f4xx_adc.c ****   *           + Regular Channels DMA Configuration
  16:FWLIB/src/stm32f4xx_adc.c ****   *           + Injected channels Configuration
  17:FWLIB/src/stm32f4xx_adc.c ****   *           + Interrupts and flags management
  18:FWLIB/src/stm32f4xx_adc.c ****   *         
  19:FWLIB/src/stm32f4xx_adc.c ****   @verbatim
  20:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
  21:FWLIB/src/stm32f4xx_adc.c ****                      ##### How to use this driver #####
  22:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
  23:FWLIB/src/stm32f4xx_adc.c ****     [..]
  24:FWLIB/src/stm32f4xx_adc.c ****     (#) Enable the ADC interface clock using 
  25:FWLIB/src/stm32f4xx_adc.c ****         RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADCx, ENABLE); 
  26:FWLIB/src/stm32f4xx_adc.c ****        
  27:FWLIB/src/stm32f4xx_adc.c ****     (#) ADC pins configuration
  28:FWLIB/src/stm32f4xx_adc.c ****          (++) Enable the clock for the ADC GPIOs using the following function:
  29:FWLIB/src/stm32f4xx_adc.c ****              RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);   
  30:FWLIB/src/stm32f4xx_adc.c ****          (++) Configure these ADC pins in analog mode using GPIO_Init();  
  31:FWLIB/src/stm32f4xx_adc.c ****   
ARM GAS  /tmp/ccFVxezZ.s 			page 2


  32:FWLIB/src/stm32f4xx_adc.c ****      (#) Configure the ADC Prescaler, conversion resolution and data 
  33:FWLIB/src/stm32f4xx_adc.c ****          alignment using the ADC_Init() function.
  34:FWLIB/src/stm32f4xx_adc.c ****      (#) Activate the ADC peripheral using ADC_Cmd() function.
  35:FWLIB/src/stm32f4xx_adc.c ****   
  36:FWLIB/src/stm32f4xx_adc.c ****      *** Regular channels group configuration ***
  37:FWLIB/src/stm32f4xx_adc.c ****      ============================================
  38:FWLIB/src/stm32f4xx_adc.c ****      [..]    
  39:FWLIB/src/stm32f4xx_adc.c ****        (+) To configure the ADC regular channels group features, use 
  40:FWLIB/src/stm32f4xx_adc.c ****            ADC_Init() and ADC_RegularChannelConfig() functions.
  41:FWLIB/src/stm32f4xx_adc.c ****        (+) To activate the continuous mode, use the ADC_continuousModeCmd()
  42:FWLIB/src/stm32f4xx_adc.c ****            function.
  43:FWLIB/src/stm32f4xx_adc.c ****        (+) To configurate and activate the Discontinuous mode, use the 
  44:FWLIB/src/stm32f4xx_adc.c ****            ADC_DiscModeChannelCountConfig() and ADC_DiscModeCmd() functions.
  45:FWLIB/src/stm32f4xx_adc.c ****        (+) To read the ADC converted values, use the ADC_GetConversionValue()
  46:FWLIB/src/stm32f4xx_adc.c ****            function.
  47:FWLIB/src/stm32f4xx_adc.c ****   
  48:FWLIB/src/stm32f4xx_adc.c ****      *** Multi mode ADCs Regular channels configuration ***
  49:FWLIB/src/stm32f4xx_adc.c ****      ======================================================
  50:FWLIB/src/stm32f4xx_adc.c ****      [..]
  51:FWLIB/src/stm32f4xx_adc.c ****        (+) Refer to "Regular channels group configuration" description to
  52:FWLIB/src/stm32f4xx_adc.c ****            configure the ADC1, ADC2 and ADC3 regular channels.        
  53:FWLIB/src/stm32f4xx_adc.c ****        (+) Select the Multi mode ADC regular channels features (dual or 
  54:FWLIB/src/stm32f4xx_adc.c ****            triple mode) using ADC_CommonInit() function and configure 
  55:FWLIB/src/stm32f4xx_adc.c ****            the DMA mode using ADC_MultiModeDMARequestAfterLastTransferCmd() 
  56:FWLIB/src/stm32f4xx_adc.c ****            functions.        
  57:FWLIB/src/stm32f4xx_adc.c ****        (+) Read the ADCs converted values using the 
  58:FWLIB/src/stm32f4xx_adc.c ****            ADC_GetMultiModeConversionValue() function.
  59:FWLIB/src/stm32f4xx_adc.c ****   
  60:FWLIB/src/stm32f4xx_adc.c ****      *** DMA for Regular channels group features configuration ***
  61:FWLIB/src/stm32f4xx_adc.c ****      ============================================================= 
  62:FWLIB/src/stm32f4xx_adc.c ****      [..]
  63:FWLIB/src/stm32f4xx_adc.c ****        (+) To enable the DMA mode for regular channels group, use the 
  64:FWLIB/src/stm32f4xx_adc.c ****            ADC_DMACmd() function.
  65:FWLIB/src/stm32f4xx_adc.c ****        (+) To enable the generation of DMA requests continuously at the end
  66:FWLIB/src/stm32f4xx_adc.c ****            of the last DMA transfer, use the ADC_DMARequestAfterLastTransferCmd() 
  67:FWLIB/src/stm32f4xx_adc.c ****            function.
  68:FWLIB/src/stm32f4xx_adc.c ****   
  69:FWLIB/src/stm32f4xx_adc.c ****      *** Injected channels group configuration ***
  70:FWLIB/src/stm32f4xx_adc.c ****      =============================================    
  71:FWLIB/src/stm32f4xx_adc.c ****      [..]
  72:FWLIB/src/stm32f4xx_adc.c ****        (+) To configure the ADC Injected channels group features, use 
  73:FWLIB/src/stm32f4xx_adc.c ****            ADC_InjectedChannelConfig() and  ADC_InjectedSequencerLengthConfig()
  74:FWLIB/src/stm32f4xx_adc.c ****            functions.
  75:FWLIB/src/stm32f4xx_adc.c ****        (+) To activate the continuous mode, use the ADC_continuousModeCmd()
  76:FWLIB/src/stm32f4xx_adc.c ****            function.
  77:FWLIB/src/stm32f4xx_adc.c ****        (+) To activate the Injected Discontinuous mode, use the 
  78:FWLIB/src/stm32f4xx_adc.c ****            ADC_InjectedDiscModeCmd() function.  
  79:FWLIB/src/stm32f4xx_adc.c ****        (+) To activate the AutoInjected mode, use the ADC_AutoInjectedConvCmd() 
  80:FWLIB/src/stm32f4xx_adc.c ****            function.        
  81:FWLIB/src/stm32f4xx_adc.c ****        (+) To read the ADC converted values, use the ADC_GetInjectedConversionValue() 
  82:FWLIB/src/stm32f4xx_adc.c ****            function.
  83:FWLIB/src/stm32f4xx_adc.c ****   
  84:FWLIB/src/stm32f4xx_adc.c ****     @endverbatim
  85:FWLIB/src/stm32f4xx_adc.c ****   ******************************************************************************
  86:FWLIB/src/stm32f4xx_adc.c ****   * @attention
  87:FWLIB/src/stm32f4xx_adc.c ****   *
  88:FWLIB/src/stm32f4xx_adc.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
ARM GAS  /tmp/ccFVxezZ.s 			page 3


  89:FWLIB/src/stm32f4xx_adc.c ****   *
  90:FWLIB/src/stm32f4xx_adc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  91:FWLIB/src/stm32f4xx_adc.c ****   * You may not use this file except in compliance with the License.
  92:FWLIB/src/stm32f4xx_adc.c ****   * You may obtain a copy of the License at:
  93:FWLIB/src/stm32f4xx_adc.c ****   *
  94:FWLIB/src/stm32f4xx_adc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  95:FWLIB/src/stm32f4xx_adc.c ****   *
  96:FWLIB/src/stm32f4xx_adc.c ****   * Unless required by applicable law or agreed to in writing, software 
  97:FWLIB/src/stm32f4xx_adc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  98:FWLIB/src/stm32f4xx_adc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  99:FWLIB/src/stm32f4xx_adc.c ****   * See the License for the specific language governing permissions and
 100:FWLIB/src/stm32f4xx_adc.c ****   * limitations under the License.
 101:FWLIB/src/stm32f4xx_adc.c ****   *
 102:FWLIB/src/stm32f4xx_adc.c ****   ******************************************************************************
 103:FWLIB/src/stm32f4xx_adc.c ****   */ 
 104:FWLIB/src/stm32f4xx_adc.c **** 
 105:FWLIB/src/stm32f4xx_adc.c **** /* Includes ------------------------------------------------------------------*/
 106:FWLIB/src/stm32f4xx_adc.c **** #include "stm32f4xx_adc.h"
 107:FWLIB/src/stm32f4xx_adc.c **** #include "stm32f4xx_rcc.h"
 108:FWLIB/src/stm32f4xx_adc.c **** 
 109:FWLIB/src/stm32f4xx_adc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 110:FWLIB/src/stm32f4xx_adc.c ****   * @{
 111:FWLIB/src/stm32f4xx_adc.c ****   */
 112:FWLIB/src/stm32f4xx_adc.c **** 
 113:FWLIB/src/stm32f4xx_adc.c **** /** @defgroup ADC 
 114:FWLIB/src/stm32f4xx_adc.c ****   * @brief ADC driver modules
 115:FWLIB/src/stm32f4xx_adc.c ****   * @{
 116:FWLIB/src/stm32f4xx_adc.c ****   */ 
 117:FWLIB/src/stm32f4xx_adc.c **** 
 118:FWLIB/src/stm32f4xx_adc.c **** /* Private typedef -----------------------------------------------------------*/
 119:FWLIB/src/stm32f4xx_adc.c **** /* Private define ------------------------------------------------------------*/ 
 120:FWLIB/src/stm32f4xx_adc.c **** 
 121:FWLIB/src/stm32f4xx_adc.c **** /* ADC DISCNUM mask */
 122:FWLIB/src/stm32f4xx_adc.c **** #define CR1_DISCNUM_RESET         ((uint32_t)0xFFFF1FFF)
 123:FWLIB/src/stm32f4xx_adc.c **** 
 124:FWLIB/src/stm32f4xx_adc.c **** /* ADC AWDCH mask */
 125:FWLIB/src/stm32f4xx_adc.c **** #define CR1_AWDCH_RESET           ((uint32_t)0xFFFFFFE0)   
 126:FWLIB/src/stm32f4xx_adc.c **** 
 127:FWLIB/src/stm32f4xx_adc.c **** /* ADC Analog watchdog enable mode mask */
 128:FWLIB/src/stm32f4xx_adc.c **** #define CR1_AWDMode_RESET         ((uint32_t)0xFF3FFDFF)   
 129:FWLIB/src/stm32f4xx_adc.c **** 
 130:FWLIB/src/stm32f4xx_adc.c **** /* CR1 register Mask */
 131:FWLIB/src/stm32f4xx_adc.c **** #define CR1_CLEAR_MASK            ((uint32_t)0xFCFFFEFF)
 132:FWLIB/src/stm32f4xx_adc.c **** 
 133:FWLIB/src/stm32f4xx_adc.c **** /* ADC EXTEN mask */
 134:FWLIB/src/stm32f4xx_adc.c **** #define CR2_EXTEN_RESET           ((uint32_t)0xCFFFFFFF)  
 135:FWLIB/src/stm32f4xx_adc.c **** 
 136:FWLIB/src/stm32f4xx_adc.c **** /* ADC JEXTEN mask */
 137:FWLIB/src/stm32f4xx_adc.c **** #define CR2_JEXTEN_RESET          ((uint32_t)0xFFCFFFFF)  
 138:FWLIB/src/stm32f4xx_adc.c **** 
 139:FWLIB/src/stm32f4xx_adc.c **** /* ADC JEXTSEL mask */
 140:FWLIB/src/stm32f4xx_adc.c **** #define CR2_JEXTSEL_RESET         ((uint32_t)0xFFF0FFFF)  
 141:FWLIB/src/stm32f4xx_adc.c **** 
 142:FWLIB/src/stm32f4xx_adc.c **** /* CR2 register Mask */
 143:FWLIB/src/stm32f4xx_adc.c **** #define CR2_CLEAR_MASK            ((uint32_t)0xC0FFF7FD)
 144:FWLIB/src/stm32f4xx_adc.c **** 
 145:FWLIB/src/stm32f4xx_adc.c **** /* ADC SQx mask */
ARM GAS  /tmp/ccFVxezZ.s 			page 4


 146:FWLIB/src/stm32f4xx_adc.c **** #define SQR3_SQ_SET               ((uint32_t)0x0000001F)  
 147:FWLIB/src/stm32f4xx_adc.c **** #define SQR2_SQ_SET               ((uint32_t)0x0000001F)  
 148:FWLIB/src/stm32f4xx_adc.c **** #define SQR1_SQ_SET               ((uint32_t)0x0000001F)  
 149:FWLIB/src/stm32f4xx_adc.c **** 
 150:FWLIB/src/stm32f4xx_adc.c **** /* ADC L Mask */
 151:FWLIB/src/stm32f4xx_adc.c **** #define SQR1_L_RESET              ((uint32_t)0xFF0FFFFF) 
 152:FWLIB/src/stm32f4xx_adc.c **** 
 153:FWLIB/src/stm32f4xx_adc.c **** /* ADC JSQx mask */
 154:FWLIB/src/stm32f4xx_adc.c **** #define JSQR_JSQ_SET              ((uint32_t)0x0000001F) 
 155:FWLIB/src/stm32f4xx_adc.c **** 
 156:FWLIB/src/stm32f4xx_adc.c **** /* ADC JL mask */
 157:FWLIB/src/stm32f4xx_adc.c **** #define JSQR_JL_SET               ((uint32_t)0x00300000) 
 158:FWLIB/src/stm32f4xx_adc.c **** #define JSQR_JL_RESET             ((uint32_t)0xFFCFFFFF) 
 159:FWLIB/src/stm32f4xx_adc.c **** 
 160:FWLIB/src/stm32f4xx_adc.c **** /* ADC SMPx mask */
 161:FWLIB/src/stm32f4xx_adc.c **** #define SMPR1_SMP_SET             ((uint32_t)0x00000007)  
 162:FWLIB/src/stm32f4xx_adc.c **** #define SMPR2_SMP_SET             ((uint32_t)0x00000007) 
 163:FWLIB/src/stm32f4xx_adc.c **** 
 164:FWLIB/src/stm32f4xx_adc.c **** /* ADC JDRx registers offset */
 165:FWLIB/src/stm32f4xx_adc.c **** #define JDR_OFFSET                ((uint8_t)0x28) 
 166:FWLIB/src/stm32f4xx_adc.c **** 
 167:FWLIB/src/stm32f4xx_adc.c **** /* ADC CDR register base address */
 168:FWLIB/src/stm32f4xx_adc.c **** #define CDR_ADDRESS               ((uint32_t)0x40012308)   
 169:FWLIB/src/stm32f4xx_adc.c **** 
 170:FWLIB/src/stm32f4xx_adc.c **** /* ADC CCR register Mask */
 171:FWLIB/src/stm32f4xx_adc.c **** #define CR_CLEAR_MASK             ((uint32_t)0xFFFC30E0)  
 172:FWLIB/src/stm32f4xx_adc.c **** 
 173:FWLIB/src/stm32f4xx_adc.c **** /* Private macro -------------------------------------------------------------*/
 174:FWLIB/src/stm32f4xx_adc.c **** /* Private variables ---------------------------------------------------------*/
 175:FWLIB/src/stm32f4xx_adc.c **** /* Private function prototypes -----------------------------------------------*/
 176:FWLIB/src/stm32f4xx_adc.c **** /* Private functions ---------------------------------------------------------*/
 177:FWLIB/src/stm32f4xx_adc.c **** 
 178:FWLIB/src/stm32f4xx_adc.c **** /** @defgroup ADC_Private_Functions
 179:FWLIB/src/stm32f4xx_adc.c ****   * @{
 180:FWLIB/src/stm32f4xx_adc.c ****   */ 
 181:FWLIB/src/stm32f4xx_adc.c **** 
 182:FWLIB/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group1 Initialization and Configuration functions
 183:FWLIB/src/stm32f4xx_adc.c ****  *  @brief    Initialization and Configuration functions 
 184:FWLIB/src/stm32f4xx_adc.c ****  *
 185:FWLIB/src/stm32f4xx_adc.c **** @verbatim    
 186:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
 187:FWLIB/src/stm32f4xx_adc.c ****               ##### Initialization and Configuration functions #####
 188:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
 189:FWLIB/src/stm32f4xx_adc.c ****     [..]  This section provides functions allowing to:
 190:FWLIB/src/stm32f4xx_adc.c ****       (+) Initialize and configure the ADC Prescaler
 191:FWLIB/src/stm32f4xx_adc.c ****       (+) ADC Conversion Resolution (12bit..6bit)
 192:FWLIB/src/stm32f4xx_adc.c ****       (+) Scan Conversion Mode (multichannel or one channel) for regular group
 193:FWLIB/src/stm32f4xx_adc.c ****       (+) ADC Continuous Conversion Mode (Continuous or Single conversion) for 
 194:FWLIB/src/stm32f4xx_adc.c ****           regular group
 195:FWLIB/src/stm32f4xx_adc.c ****       (+) External trigger Edge and source of regular group, 
 196:FWLIB/src/stm32f4xx_adc.c ****       (+) Converted data alignment (left or right)
 197:FWLIB/src/stm32f4xx_adc.c ****       (+) The number of ADC conversions that will be done using the sequencer for 
 198:FWLIB/src/stm32f4xx_adc.c ****           regular channel group
 199:FWLIB/src/stm32f4xx_adc.c ****       (+) Multi ADC mode selection
 200:FWLIB/src/stm32f4xx_adc.c ****       (+) Direct memory access mode selection for multi ADC mode  
 201:FWLIB/src/stm32f4xx_adc.c ****       (+) Delay between 2 sampling phases (used in dual or triple interleaved modes)
 202:FWLIB/src/stm32f4xx_adc.c ****       (+) Enable or disable the ADC peripheral   
ARM GAS  /tmp/ccFVxezZ.s 			page 5


 203:FWLIB/src/stm32f4xx_adc.c **** @endverbatim
 204:FWLIB/src/stm32f4xx_adc.c ****   * @{
 205:FWLIB/src/stm32f4xx_adc.c ****   */
 206:FWLIB/src/stm32f4xx_adc.c **** 
 207:FWLIB/src/stm32f4xx_adc.c **** /**
 208:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Deinitializes all ADCs peripherals registers to their default reset 
 209:FWLIB/src/stm32f4xx_adc.c ****   *         values.
 210:FWLIB/src/stm32f4xx_adc.c ****   * @param  None
 211:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 212:FWLIB/src/stm32f4xx_adc.c ****   */
 213:FWLIB/src/stm32f4xx_adc.c **** void ADC_DeInit(void)
 214:FWLIB/src/stm32f4xx_adc.c **** {
  28              		.loc 1 214 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
 215:FWLIB/src/stm32f4xx_adc.c ****   /* Enable all ADCs reset state */
 216:FWLIB/src/stm32f4xx_adc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
  37              		.loc 1 216 0
  38 0002 0121     		movs	r1, #1
  39 0004 4FF48070 		mov	r0, #256
  40 0008 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  41              	.LVL0:
 217:FWLIB/src/stm32f4xx_adc.c ****   
 218:FWLIB/src/stm32f4xx_adc.c ****   /* Release all ADCs from reset state */
 219:FWLIB/src/stm32f4xx_adc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
  42              		.loc 1 219 0
  43 000c 0021     		movs	r1, #0
  44 000e 4FF48070 		mov	r0, #256
  45 0012 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  46              	.LVL1:
  47 0016 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE123:
  51              		.section	.text.ADC_Init,"ax",%progbits
  52              		.align	1
  53              		.global	ADC_Init
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  57              		.fpu fpv4-sp-d16
  59              	ADC_Init:
  60              	.LFB124:
 220:FWLIB/src/stm32f4xx_adc.c **** }
 221:FWLIB/src/stm32f4xx_adc.c **** 
 222:FWLIB/src/stm32f4xx_adc.c **** /**
 223:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Initializes the ADCx peripheral according to the specified parameters 
 224:FWLIB/src/stm32f4xx_adc.c ****   *         in the ADC_InitStruct.
 225:FWLIB/src/stm32f4xx_adc.c ****   * @note   This function is used to configure the global features of the ADC ( 
 226:FWLIB/src/stm32f4xx_adc.c ****   *         Resolution and Data Alignment), however, the rest of the configuration
 227:FWLIB/src/stm32f4xx_adc.c ****   *         parameters are specific to the regular channels group (scan mode 
 228:FWLIB/src/stm32f4xx_adc.c ****   *         activation, continuous mode activation, External trigger source and 
ARM GAS  /tmp/ccFVxezZ.s 			page 6


 229:FWLIB/src/stm32f4xx_adc.c ****   *         edge, number of conversion in the regular channels group sequencer).  
 230:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 231:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
 232:FWLIB/src/stm32f4xx_adc.c ****   *         the configuration information for the specified ADC peripheral.
 233:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 234:FWLIB/src/stm32f4xx_adc.c ****   */
 235:FWLIB/src/stm32f4xx_adc.c **** void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
 236:FWLIB/src/stm32f4xx_adc.c **** {
  61              		.loc 1 236 0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  66              	.LVL2:
  67 0000 10B4     		push	{r4}
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 4
  70              		.cfi_offset 4, -4
  71              	.LVL3:
 237:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0;
 238:FWLIB/src/stm32f4xx_adc.c ****   uint8_t tmpreg2 = 0;
 239:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 240:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 241:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_RESOLUTION(ADC_InitStruct->ADC_Resolution)); 
 242:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(ADC_InitStruct->ADC_ScanConvMode));
 243:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(ADC_InitStruct->ADC_ContinuousConvMode)); 
 244:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_EXT_TRIG_EDGE(ADC_InitStruct->ADC_ExternalTrigConvEdge)); 
 245:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_EXT_TRIG(ADC_InitStruct->ADC_ExternalTrigConv));    
 246:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
 247:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
 248:FWLIB/src/stm32f4xx_adc.c ****   
 249:FWLIB/src/stm32f4xx_adc.c ****   /*---------------------------- ADCx CR1 Configuration -----------------*/
 250:FWLIB/src/stm32f4xx_adc.c ****   /* Get the ADCx CR1 value */
 251:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->CR1;
  72              		.loc 1 251 0
  73 0002 4368     		ldr	r3, [r0, #4]
  74              	.LVL4:
 252:FWLIB/src/stm32f4xx_adc.c ****   
 253:FWLIB/src/stm32f4xx_adc.c ****   /* Clear RES and SCAN bits */
 254:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 &= CR1_CLEAR_MASK;
  75              		.loc 1 254 0
  76 0004 23F04073 		bic	r3, r3, #50331648
  77              	.LVL5:
  78 0008 23F48073 		bic	r3, r3, #256
  79              	.LVL6:
 255:FWLIB/src/stm32f4xx_adc.c ****   
 256:FWLIB/src/stm32f4xx_adc.c ****   /* Configure ADCx: scan conversion mode and resolution */
 257:FWLIB/src/stm32f4xx_adc.c ****   /* Set SCAN bit according to ADC_ScanConvMode value */
 258:FWLIB/src/stm32f4xx_adc.c ****   /* Set RES bit according to ADC_Resolution value */ 
 259:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
  80              		.loc 1 259 0
  81 000c 0C79     		ldrb	r4, [r1, #4]	@ zero_extendqisi2
 260:FWLIB/src/stm32f4xx_adc.c ****                                    ADC_InitStruct->ADC_Resolution);
  82              		.loc 1 260 0
  83 000e 0A68     		ldr	r2, [r1]
 259:FWLIB/src/stm32f4xx_adc.c ****                                    ADC_InitStruct->ADC_Resolution);
  84              		.loc 1 259 0
ARM GAS  /tmp/ccFVxezZ.s 			page 7


  85 0010 42EA0422 		orr	r2, r2, r4, lsl #8
  86 0014 1343     		orrs	r3, r3, r2
  87              	.LVL7:
 261:FWLIB/src/stm32f4xx_adc.c ****   /* Write to ADCx CR1 */
 262:FWLIB/src/stm32f4xx_adc.c ****   ADCx->CR1 = tmpreg1;
  88              		.loc 1 262 0
  89 0016 4360     		str	r3, [r0, #4]
 263:FWLIB/src/stm32f4xx_adc.c ****   /*---------------------------- ADCx CR2 Configuration -----------------*/
 264:FWLIB/src/stm32f4xx_adc.c ****   /* Get the ADCx CR2 value */
 265:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->CR2;
  90              		.loc 1 265 0
  91 0018 8368     		ldr	r3, [r0, #8]
  92              	.LVL8:
 266:FWLIB/src/stm32f4xx_adc.c ****   
 267:FWLIB/src/stm32f4xx_adc.c ****   /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
 268:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 &= CR2_CLEAR_MASK;
  93              		.loc 1 268 0
  94 001a 0C4A     		ldr	r2, .L5
  95 001c 1A40     		ands	r2, r2, r3
  96              	.LVL9:
 269:FWLIB/src/stm32f4xx_adc.c ****   
 270:FWLIB/src/stm32f4xx_adc.c ****   /* Configure ADCx: external trigger event and edge, data alignment and 
 271:FWLIB/src/stm32f4xx_adc.c ****      continuous conversion mode */
 272:FWLIB/src/stm32f4xx_adc.c ****   /* Set ALIGN bit according to ADC_DataAlign value */
 273:FWLIB/src/stm32f4xx_adc.c ****   /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
 274:FWLIB/src/stm32f4xx_adc.c ****   /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
 275:FWLIB/src/stm32f4xx_adc.c ****   /* Set CONT bit according to ADC_ContinuousConvMode value */
 276:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
  97              		.loc 1 276 0
  98 001e 0B69     		ldr	r3, [r1, #16]
 277:FWLIB/src/stm32f4xx_adc.c ****                         ADC_InitStruct->ADC_ExternalTrigConv | 
  99              		.loc 1 277 0
 100 0020 CC68     		ldr	r4, [r1, #12]
 276:FWLIB/src/stm32f4xx_adc.c ****                         ADC_InitStruct->ADC_ExternalTrigConv | 
 101              		.loc 1 276 0
 102 0022 2343     		orrs	r3, r3, r4
 278:FWLIB/src/stm32f4xx_adc.c ****                         ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 103              		.loc 1 278 0
 104 0024 8C68     		ldr	r4, [r1, #8]
 277:FWLIB/src/stm32f4xx_adc.c ****                         ADC_InitStruct->ADC_ExternalTrigConv | 
 105              		.loc 1 277 0
 106 0026 2343     		orrs	r3, r3, r4
 279:FWLIB/src/stm32f4xx_adc.c ****                         ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 107              		.loc 1 279 0
 108 0028 4C79     		ldrb	r4, [r1, #5]	@ zero_extendqisi2
 276:FWLIB/src/stm32f4xx_adc.c ****                         ADC_InitStruct->ADC_ExternalTrigConv | 
 109              		.loc 1 276 0
 110 002a 43EA4403 		orr	r3, r3, r4, lsl #1
 111 002e 1343     		orrs	r3, r3, r2
 112              	.LVL10:
 280:FWLIB/src/stm32f4xx_adc.c ****                         
 281:FWLIB/src/stm32f4xx_adc.c ****   /* Write to ADCx CR2 */
 282:FWLIB/src/stm32f4xx_adc.c ****   ADCx->CR2 = tmpreg1;
 113              		.loc 1 282 0
 114 0030 8360     		str	r3, [r0, #8]
 283:FWLIB/src/stm32f4xx_adc.c ****   /*---------------------------- ADCx SQR1 Configuration -----------------*/
 284:FWLIB/src/stm32f4xx_adc.c ****   /* Get the ADCx SQR1 value */
ARM GAS  /tmp/ccFVxezZ.s 			page 8


 285:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->SQR1;
 115              		.loc 1 285 0
 116 0032 C36A     		ldr	r3, [r0, #44]
 117              	.LVL11:
 286:FWLIB/src/stm32f4xx_adc.c ****   
 287:FWLIB/src/stm32f4xx_adc.c ****   /* Clear L bits */
 288:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 &= SQR1_L_RESET;
 118              		.loc 1 288 0
 119 0034 23F47003 		bic	r3, r3, #15728640
 120              	.LVL12:
 289:FWLIB/src/stm32f4xx_adc.c ****   
 290:FWLIB/src/stm32f4xx_adc.c ****   /* Configure ADCx: regular channel sequence length */
 291:FWLIB/src/stm32f4xx_adc.c ****   /* Set L bits according to ADC_NbrOfConversion value */
 292:FWLIB/src/stm32f4xx_adc.c ****   tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 121              		.loc 1 292 0
 122 0038 0A7D     		ldrb	r2, [r1, #20]	@ zero_extendqisi2
 123 003a 013A     		subs	r2, r2, #1
 124 003c D2B2     		uxtb	r2, r2
 125              	.LVL13:
 293:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 126              		.loc 1 293 0
 127 003e 43EA0253 		orr	r3, r3, r2, lsl #20
 128              	.LVL14:
 294:FWLIB/src/stm32f4xx_adc.c ****   
 295:FWLIB/src/stm32f4xx_adc.c ****   /* Write to ADCx SQR1 */
 296:FWLIB/src/stm32f4xx_adc.c ****   ADCx->SQR1 = tmpreg1;
 129              		.loc 1 296 0
 130 0042 C362     		str	r3, [r0, #44]
 297:FWLIB/src/stm32f4xx_adc.c **** }
 131              		.loc 1 297 0
 132 0044 5DF8044B 		ldr	r4, [sp], #4
 133              	.LCFI2:
 134              		.cfi_restore 4
 135              		.cfi_def_cfa_offset 0
 136 0048 7047     		bx	lr
 137              	.L6:
 138 004a 00BF     		.align	2
 139              	.L5:
 140 004c FDF7FFC0 		.word	-1056966659
 141              		.cfi_endproc
 142              	.LFE124:
 144              		.section	.text.ADC_StructInit,"ax",%progbits
 145              		.align	1
 146              		.global	ADC_StructInit
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 150              		.fpu fpv4-sp-d16
 152              	ADC_StructInit:
 153              	.LFB125:
 298:FWLIB/src/stm32f4xx_adc.c **** 
 299:FWLIB/src/stm32f4xx_adc.c **** /**
 300:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Fills each ADC_InitStruct member with its default value.
 301:FWLIB/src/stm32f4xx_adc.c ****   * @note   This function is used to initialize the global features of the ADC ( 
 302:FWLIB/src/stm32f4xx_adc.c ****   *         Resolution and Data Alignment), however, the rest of the configuration
 303:FWLIB/src/stm32f4xx_adc.c ****   *         parameters are specific to the regular channels group (scan mode 
 304:FWLIB/src/stm32f4xx_adc.c ****   *         activation, continuous mode activation, External trigger source and 
ARM GAS  /tmp/ccFVxezZ.s 			page 9


 305:FWLIB/src/stm32f4xx_adc.c ****   *         edge, number of conversion in the regular channels group sequencer).  
 306:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
 307:FWLIB/src/stm32f4xx_adc.c ****   *         be initialized.
 308:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 309:FWLIB/src/stm32f4xx_adc.c ****   */
 310:FWLIB/src/stm32f4xx_adc.c **** void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
 311:FWLIB/src/stm32f4xx_adc.c **** {
 154              		.loc 1 311 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 159              	.LVL15:
 312:FWLIB/src/stm32f4xx_adc.c ****   /* Initialize the ADC_Mode member */
 313:FWLIB/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 160              		.loc 1 313 0
 161 0000 0023     		movs	r3, #0
 162 0002 0360     		str	r3, [r0]
 314:FWLIB/src/stm32f4xx_adc.c **** 
 315:FWLIB/src/stm32f4xx_adc.c ****   /* initialize the ADC_ScanConvMode member */
 316:FWLIB/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 163              		.loc 1 316 0
 164 0004 0371     		strb	r3, [r0, #4]
 317:FWLIB/src/stm32f4xx_adc.c **** 
 318:FWLIB/src/stm32f4xx_adc.c ****   /* Initialize the ADC_ContinuousConvMode member */
 319:FWLIB/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 165              		.loc 1 319 0
 166 0006 4371     		strb	r3, [r0, #5]
 320:FWLIB/src/stm32f4xx_adc.c **** 
 321:FWLIB/src/stm32f4xx_adc.c ****   /* Initialize the ADC_ExternalTrigConvEdge member */
 322:FWLIB/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 167              		.loc 1 322 0
 168 0008 8360     		str	r3, [r0, #8]
 323:FWLIB/src/stm32f4xx_adc.c **** 
 324:FWLIB/src/stm32f4xx_adc.c ****   /* Initialize the ADC_ExternalTrigConv member */
 325:FWLIB/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 169              		.loc 1 325 0
 170 000a C360     		str	r3, [r0, #12]
 326:FWLIB/src/stm32f4xx_adc.c **** 
 327:FWLIB/src/stm32f4xx_adc.c ****   /* Initialize the ADC_DataAlign member */
 328:FWLIB/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 171              		.loc 1 328 0
 172 000c 0361     		str	r3, [r0, #16]
 329:FWLIB/src/stm32f4xx_adc.c **** 
 330:FWLIB/src/stm32f4xx_adc.c ****   /* Initialize the ADC_NbrOfConversion member */
 331:FWLIB/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_NbrOfConversion = 1;
 173              		.loc 1 331 0
 174 000e 0123     		movs	r3, #1
 175 0010 0375     		strb	r3, [r0, #20]
 176 0012 7047     		bx	lr
 177              		.cfi_endproc
 178              	.LFE125:
 180              		.section	.text.ADC_CommonInit,"ax",%progbits
 181              		.align	1
 182              		.global	ADC_CommonInit
 183              		.syntax unified
 184              		.thumb
ARM GAS  /tmp/ccFVxezZ.s 			page 10


 185              		.thumb_func
 186              		.fpu fpv4-sp-d16
 188              	ADC_CommonInit:
 189              	.LFB126:
 332:FWLIB/src/stm32f4xx_adc.c **** }
 333:FWLIB/src/stm32f4xx_adc.c **** 
 334:FWLIB/src/stm32f4xx_adc.c **** /**
 335:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Initializes the ADCs peripherals according to the specified parameters 
 336:FWLIB/src/stm32f4xx_adc.c ****   *         in the ADC_CommonInitStruct.
 337:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
 338:FWLIB/src/stm32f4xx_adc.c ****   *         that contains the configuration information for  All ADCs peripherals.
 339:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 340:FWLIB/src/stm32f4xx_adc.c ****   */
 341:FWLIB/src/stm32f4xx_adc.c **** void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
 342:FWLIB/src/stm32f4xx_adc.c **** {
 190              		.loc 1 342 0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 195              	.LVL16:
 196 0000 10B4     		push	{r4}
 197              	.LCFI3:
 198              		.cfi_def_cfa_offset 4
 199              		.cfi_offset 4, -4
 200              	.LVL17:
 343:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0;
 344:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 345:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_MODE(ADC_CommonInitStruct->ADC_Mode));
 346:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
 347:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
 348:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
 349:FWLIB/src/stm32f4xx_adc.c ****   /*---------------------------- ADC CCR Configuration -----------------*/
 350:FWLIB/src/stm32f4xx_adc.c ****   /* Get the ADC CCR value */
 351:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 = ADC->CCR;
 201              		.loc 1 351 0
 202 0002 0849     		ldr	r1, .L10
 203 0004 4B68     		ldr	r3, [r1, #4]
 204              	.LVL18:
 352:FWLIB/src/stm32f4xx_adc.c ****   
 353:FWLIB/src/stm32f4xx_adc.c ****   /* Clear MULTI, DELAY, DMA and ADCPRE bits */
 354:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 &= CR_CLEAR_MASK;
 205              		.loc 1 354 0
 206 0006 084A     		ldr	r2, .L10+4
 207 0008 1A40     		ands	r2, r2, r3
 208              	.LVL19:
 355:FWLIB/src/stm32f4xx_adc.c ****   
 356:FWLIB/src/stm32f4xx_adc.c ****   /* Configure ADCx: Multi mode, Delay between two sampling time, ADC prescaler,
 357:FWLIB/src/stm32f4xx_adc.c ****      and DMA access mode for multimode */
 358:FWLIB/src/stm32f4xx_adc.c ****   /* Set MULTI bits according to ADC_Mode value */
 359:FWLIB/src/stm32f4xx_adc.c ****   /* Set ADCPRE bits according to ADC_Prescaler value */
 360:FWLIB/src/stm32f4xx_adc.c ****   /* Set DMA bits according to ADC_DMAAccessMode value */
 361:FWLIB/src/stm32f4xx_adc.c ****   /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
 362:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 209              		.loc 1 362 0
 210 000a 0368     		ldr	r3, [r0]
 363:FWLIB/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_Prescaler | 
ARM GAS  /tmp/ccFVxezZ.s 			page 11


 211              		.loc 1 363 0
 212 000c 4468     		ldr	r4, [r0, #4]
 362:FWLIB/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_Prescaler | 
 213              		.loc 1 362 0
 214 000e 2343     		orrs	r3, r3, r4
 364:FWLIB/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_DMAAccessMode | 
 215              		.loc 1 364 0
 216 0010 8468     		ldr	r4, [r0, #8]
 363:FWLIB/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_Prescaler | 
 217              		.loc 1 363 0
 218 0012 2343     		orrs	r3, r3, r4
 365:FWLIB/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 219              		.loc 1 365 0
 220 0014 C068     		ldr	r0, [r0, #12]
 221              	.LVL20:
 364:FWLIB/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_DMAAccessMode | 
 222              		.loc 1 364 0
 223 0016 0343     		orrs	r3, r3, r0
 362:FWLIB/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_Prescaler | 
 224              		.loc 1 362 0
 225 0018 1343     		orrs	r3, r3, r2
 226              	.LVL21:
 366:FWLIB/src/stm32f4xx_adc.c ****                         
 367:FWLIB/src/stm32f4xx_adc.c ****   /* Write to ADC CCR */
 368:FWLIB/src/stm32f4xx_adc.c ****   ADC->CCR = tmpreg1;
 227              		.loc 1 368 0
 228 001a 4B60     		str	r3, [r1, #4]
 369:FWLIB/src/stm32f4xx_adc.c **** }
 229              		.loc 1 369 0
 230 001c 5DF8044B 		ldr	r4, [sp], #4
 231              	.LCFI4:
 232              		.cfi_restore 4
 233              		.cfi_def_cfa_offset 0
 234 0020 7047     		bx	lr
 235              	.L11:
 236 0022 00BF     		.align	2
 237              	.L10:
 238 0024 00230140 		.word	1073816320
 239 0028 E030FCFF 		.word	-249632
 240              		.cfi_endproc
 241              	.LFE126:
 243              		.section	.text.ADC_CommonStructInit,"ax",%progbits
 244              		.align	1
 245              		.global	ADC_CommonStructInit
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 249              		.fpu fpv4-sp-d16
 251              	ADC_CommonStructInit:
 252              	.LFB127:
 370:FWLIB/src/stm32f4xx_adc.c **** 
 371:FWLIB/src/stm32f4xx_adc.c **** /**
 372:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Fills each ADC_CommonInitStruct member with its default value.
 373:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
 374:FWLIB/src/stm32f4xx_adc.c ****   *         which will be initialized.
 375:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 376:FWLIB/src/stm32f4xx_adc.c ****   */
ARM GAS  /tmp/ccFVxezZ.s 			page 12


 377:FWLIB/src/stm32f4xx_adc.c **** void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
 378:FWLIB/src/stm32f4xx_adc.c **** {
 253              		.loc 1 378 0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 0
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257              		@ link register save eliminated.
 258              	.LVL22:
 379:FWLIB/src/stm32f4xx_adc.c ****   /* Initialize the ADC_Mode member */
 380:FWLIB/src/stm32f4xx_adc.c ****   ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 259              		.loc 1 380 0
 260 0000 0023     		movs	r3, #0
 261 0002 0360     		str	r3, [r0]
 381:FWLIB/src/stm32f4xx_adc.c **** 
 382:FWLIB/src/stm32f4xx_adc.c ****   /* initialize the ADC_Prescaler member */
 383:FWLIB/src/stm32f4xx_adc.c ****   ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 262              		.loc 1 383 0
 263 0004 4360     		str	r3, [r0, #4]
 384:FWLIB/src/stm32f4xx_adc.c **** 
 385:FWLIB/src/stm32f4xx_adc.c ****   /* Initialize the ADC_DMAAccessMode member */
 386:FWLIB/src/stm32f4xx_adc.c ****   ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 264              		.loc 1 386 0
 265 0006 8360     		str	r3, [r0, #8]
 387:FWLIB/src/stm32f4xx_adc.c **** 
 388:FWLIB/src/stm32f4xx_adc.c ****   /* Initialize the ADC_TwoSamplingDelay member */
 389:FWLIB/src/stm32f4xx_adc.c ****   ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 266              		.loc 1 389 0
 267 0008 C360     		str	r3, [r0, #12]
 268 000a 7047     		bx	lr
 269              		.cfi_endproc
 270              	.LFE127:
 272              		.section	.text.ADC_Cmd,"ax",%progbits
 273              		.align	1
 274              		.global	ADC_Cmd
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 278              		.fpu fpv4-sp-d16
 280              	ADC_Cmd:
 281              	.LFB128:
 390:FWLIB/src/stm32f4xx_adc.c **** }
 391:FWLIB/src/stm32f4xx_adc.c **** 
 392:FWLIB/src/stm32f4xx_adc.c **** /**
 393:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the specified ADC peripheral.
 394:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 395:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the ADCx peripheral. 
 396:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 397:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 398:FWLIB/src/stm32f4xx_adc.c ****   */
 399:FWLIB/src/stm32f4xx_adc.c **** void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
 400:FWLIB/src/stm32f4xx_adc.c **** {
 282              		.loc 1 400 0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 287              	.LVL23:
ARM GAS  /tmp/ccFVxezZ.s 			page 13


 401:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 402:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 403:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 404:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 288              		.loc 1 404 0
 289 0000 21B9     		cbnz	r1, .L16
 405:FWLIB/src/stm32f4xx_adc.c ****   {
 406:FWLIB/src/stm32f4xx_adc.c ****     /* Set the ADON bit to wake up the ADC from power down mode */
 407:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 408:FWLIB/src/stm32f4xx_adc.c ****   }
 409:FWLIB/src/stm32f4xx_adc.c ****   else
 410:FWLIB/src/stm32f4xx_adc.c ****   {
 411:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC peripheral */
 412:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 290              		.loc 1 412 0
 291 0002 8368     		ldr	r3, [r0, #8]
 292 0004 23F00103 		bic	r3, r3, #1
 293 0008 8360     		str	r3, [r0, #8]
 294 000a 7047     		bx	lr
 295              	.L16:
 407:FWLIB/src/stm32f4xx_adc.c ****   }
 296              		.loc 1 407 0
 297 000c 8368     		ldr	r3, [r0, #8]
 298 000e 43F00103 		orr	r3, r3, #1
 299 0012 8360     		str	r3, [r0, #8]
 300 0014 7047     		bx	lr
 301              		.cfi_endproc
 302              	.LFE128:
 304              		.section	.text.ADC_AnalogWatchdogCmd,"ax",%progbits
 305              		.align	1
 306              		.global	ADC_AnalogWatchdogCmd
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu fpv4-sp-d16
 312              	ADC_AnalogWatchdogCmd:
 313              	.LFB129:
 413:FWLIB/src/stm32f4xx_adc.c ****   }
 414:FWLIB/src/stm32f4xx_adc.c **** }
 415:FWLIB/src/stm32f4xx_adc.c **** /**
 416:FWLIB/src/stm32f4xx_adc.c ****   * @}
 417:FWLIB/src/stm32f4xx_adc.c ****   */
 418:FWLIB/src/stm32f4xx_adc.c **** 
 419:FWLIB/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group2 Analog Watchdog configuration functions
 420:FWLIB/src/stm32f4xx_adc.c ****  *  @brief    Analog Watchdog configuration functions 
 421:FWLIB/src/stm32f4xx_adc.c ****  *
 422:FWLIB/src/stm32f4xx_adc.c **** @verbatim   
 423:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
 424:FWLIB/src/stm32f4xx_adc.c ****              ##### Analog Watchdog configuration functions #####
 425:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================  
 426:FWLIB/src/stm32f4xx_adc.c ****     [..] This section provides functions allowing to configure the Analog Watchdog
 427:FWLIB/src/stm32f4xx_adc.c ****          (AWD) feature in the ADC.
 428:FWLIB/src/stm32f4xx_adc.c ****   
 429:FWLIB/src/stm32f4xx_adc.c ****     [..] A typical configuration Analog Watchdog is done following these steps :
 430:FWLIB/src/stm32f4xx_adc.c ****       (#) the ADC guarded channel(s) is (are) selected using the 
 431:FWLIB/src/stm32f4xx_adc.c ****           ADC_AnalogWatchdogSingleChannelConfig() function.
 432:FWLIB/src/stm32f4xx_adc.c ****       (#) The Analog watchdog lower and higher threshold are configured using the  
ARM GAS  /tmp/ccFVxezZ.s 			page 14


 433:FWLIB/src/stm32f4xx_adc.c ****           ADC_AnalogWatchdogThresholdsConfig() function.
 434:FWLIB/src/stm32f4xx_adc.c ****       (#) The Analog watchdog is enabled and configured to enable the check, on one
 435:FWLIB/src/stm32f4xx_adc.c ****           or more channels, using the  ADC_AnalogWatchdogCmd() function.
 436:FWLIB/src/stm32f4xx_adc.c **** @endverbatim
 437:FWLIB/src/stm32f4xx_adc.c ****   * @{
 438:FWLIB/src/stm32f4xx_adc.c ****   */
 439:FWLIB/src/stm32f4xx_adc.c ****   
 440:FWLIB/src/stm32f4xx_adc.c **** /**
 441:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the analog watchdog on single/all regular or 
 442:FWLIB/src/stm32f4xx_adc.c ****   *         injected channels
 443:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 444:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_AnalogWatchdog: the ADC analog watchdog configuration.
 445:FWLIB/src/stm32f4xx_adc.c ****   *         This parameter can be one of the following values:
 446:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_SingleRegEnable: Analog watchdog on a single regular channel
 447:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_SingleInjecEnable: Analog watchdog on a single injected chan
 448:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_SingleRegOrInjecEnable: Analog watchdog on a single regular 
 449:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_AllRegEnable: Analog watchdog on all regular channel
 450:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_AllInjecEnable: Analog watchdog on all injected channel
 451:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and inj
 452:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
 453:FWLIB/src/stm32f4xx_adc.c ****   * @retval None	  
 454:FWLIB/src/stm32f4xx_adc.c ****   */
 455:FWLIB/src/stm32f4xx_adc.c **** void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
 456:FWLIB/src/stm32f4xx_adc.c **** {
 314              		.loc 1 456 0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
 318              		@ link register save eliminated.
 319              	.LVL24:
 457:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg = 0;
 458:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 459:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 460:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
 461:FWLIB/src/stm32f4xx_adc.c ****   
 462:FWLIB/src/stm32f4xx_adc.c ****   /* Get the old register value */
 463:FWLIB/src/stm32f4xx_adc.c ****   tmpreg = ADCx->CR1;
 320              		.loc 1 463 0
 321 0000 4368     		ldr	r3, [r0, #4]
 322              	.LVL25:
 464:FWLIB/src/stm32f4xx_adc.c ****   
 465:FWLIB/src/stm32f4xx_adc.c ****   /* Clear AWDEN, JAWDEN and AWDSGL bits */
 466:FWLIB/src/stm32f4xx_adc.c ****   tmpreg &= CR1_AWDMode_RESET;
 323              		.loc 1 466 0
 324 0002 23F44003 		bic	r3, r3, #12582912
 325              	.LVL26:
 326 0006 23F40073 		bic	r3, r3, #512
 327              	.LVL27:
 467:FWLIB/src/stm32f4xx_adc.c ****   
 468:FWLIB/src/stm32f4xx_adc.c ****   /* Set the analog watchdog enable mode */
 469:FWLIB/src/stm32f4xx_adc.c ****   tmpreg |= ADC_AnalogWatchdog;
 328              		.loc 1 469 0
 329 000a 1943     		orrs	r1, r1, r3
 330              	.LVL28:
 470:FWLIB/src/stm32f4xx_adc.c ****   
 471:FWLIB/src/stm32f4xx_adc.c ****   /* Store the new register value */
 472:FWLIB/src/stm32f4xx_adc.c ****   ADCx->CR1 = tmpreg;
ARM GAS  /tmp/ccFVxezZ.s 			page 15


 331              		.loc 1 472 0
 332 000c 4160     		str	r1, [r0, #4]
 333 000e 7047     		bx	lr
 334              		.cfi_endproc
 335              	.LFE129:
 337              		.section	.text.ADC_AnalogWatchdogThresholdsConfig,"ax",%progbits
 338              		.align	1
 339              		.global	ADC_AnalogWatchdogThresholdsConfig
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 343              		.fpu fpv4-sp-d16
 345              	ADC_AnalogWatchdogThresholdsConfig:
 346              	.LFB130:
 473:FWLIB/src/stm32f4xx_adc.c **** }
 474:FWLIB/src/stm32f4xx_adc.c **** 
 475:FWLIB/src/stm32f4xx_adc.c **** /**
 476:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Configures the high and low thresholds of the analog watchdog.
 477:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 478:FWLIB/src/stm32f4xx_adc.c ****   * @param  HighThreshold: the ADC analog watchdog High threshold value.
 479:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter must be a 12-bit value.
 480:FWLIB/src/stm32f4xx_adc.c ****   * @param  LowThreshold:  the ADC analog watchdog Low threshold value.
 481:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter must be a 12-bit value.
 482:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 483:FWLIB/src/stm32f4xx_adc.c ****   */
 484:FWLIB/src/stm32f4xx_adc.c **** void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
 485:FWLIB/src/stm32f4xx_adc.c ****                                         uint16_t LowThreshold)
 486:FWLIB/src/stm32f4xx_adc.c **** {
 347              		.loc 1 486 0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              		@ link register save eliminated.
 352              	.LVL29:
 487:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 488:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 489:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_THRESHOLD(HighThreshold));
 490:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_THRESHOLD(LowThreshold));
 491:FWLIB/src/stm32f4xx_adc.c ****   
 492:FWLIB/src/stm32f4xx_adc.c ****   /* Set the ADCx high threshold */
 493:FWLIB/src/stm32f4xx_adc.c ****   ADCx->HTR = HighThreshold;
 353              		.loc 1 493 0
 354 0000 4162     		str	r1, [r0, #36]
 494:FWLIB/src/stm32f4xx_adc.c ****   
 495:FWLIB/src/stm32f4xx_adc.c ****   /* Set the ADCx low threshold */
 496:FWLIB/src/stm32f4xx_adc.c ****   ADCx->LTR = LowThreshold;
 355              		.loc 1 496 0
 356 0002 8262     		str	r2, [r0, #40]
 357 0004 7047     		bx	lr
 358              		.cfi_endproc
 359              	.LFE130:
 361              		.section	.text.ADC_AnalogWatchdogSingleChannelConfig,"ax",%progbits
 362              		.align	1
 363              		.global	ADC_AnalogWatchdogSingleChannelConfig
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
ARM GAS  /tmp/ccFVxezZ.s 			page 16


 367              		.fpu fpv4-sp-d16
 369              	ADC_AnalogWatchdogSingleChannelConfig:
 370              	.LFB131:
 497:FWLIB/src/stm32f4xx_adc.c **** }
 498:FWLIB/src/stm32f4xx_adc.c **** 
 499:FWLIB/src/stm32f4xx_adc.c **** /**
 500:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Configures the analog watchdog guarded single channel
 501:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 502:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_Channel: the ADC channel to configure for the analog watchdog. 
 503:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
 504:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_0: ADC Channel0 selected
 505:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_1: ADC Channel1 selected
 506:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_2: ADC Channel2 selected
 507:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_3: ADC Channel3 selected
 508:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_4: ADC Channel4 selected
 509:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_5: ADC Channel5 selected
 510:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_6: ADC Channel6 selected
 511:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_7: ADC Channel7 selected
 512:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_8: ADC Channel8 selected
 513:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_9: ADC Channel9 selected
 514:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_10: ADC Channel10 selected
 515:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_11: ADC Channel11 selected
 516:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_12: ADC Channel12 selected
 517:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_13: ADC Channel13 selected
 518:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_14: ADC Channel14 selected
 519:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_15: ADC Channel15 selected
 520:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_16: ADC Channel16 selected
 521:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_17: ADC Channel17 selected
 522:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_18: ADC Channel18 selected
 523:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 524:FWLIB/src/stm32f4xx_adc.c ****   */
 525:FWLIB/src/stm32f4xx_adc.c **** void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
 526:FWLIB/src/stm32f4xx_adc.c **** {
 371              		.loc 1 526 0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 0
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375              		@ link register save eliminated.
 376              	.LVL30:
 527:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg = 0;
 528:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 529:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 530:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_CHANNEL(ADC_Channel));
 531:FWLIB/src/stm32f4xx_adc.c ****   
 532:FWLIB/src/stm32f4xx_adc.c ****   /* Get the old register value */
 533:FWLIB/src/stm32f4xx_adc.c ****   tmpreg = ADCx->CR1;
 377              		.loc 1 533 0
 378 0000 4368     		ldr	r3, [r0, #4]
 379              	.LVL31:
 534:FWLIB/src/stm32f4xx_adc.c ****   
 535:FWLIB/src/stm32f4xx_adc.c ****   /* Clear the Analog watchdog channel select bits */
 536:FWLIB/src/stm32f4xx_adc.c ****   tmpreg &= CR1_AWDCH_RESET;
 380              		.loc 1 536 0
 381 0002 23F01F03 		bic	r3, r3, #31
 382              	.LVL32:
 537:FWLIB/src/stm32f4xx_adc.c ****   
 538:FWLIB/src/stm32f4xx_adc.c ****   /* Set the Analog watchdog channel */
ARM GAS  /tmp/ccFVxezZ.s 			page 17


 539:FWLIB/src/stm32f4xx_adc.c ****   tmpreg |= ADC_Channel;
 383              		.loc 1 539 0
 384 0006 1943     		orrs	r1, r1, r3
 385              	.LVL33:
 540:FWLIB/src/stm32f4xx_adc.c ****   
 541:FWLIB/src/stm32f4xx_adc.c ****   /* Store the new register value */
 542:FWLIB/src/stm32f4xx_adc.c ****   ADCx->CR1 = tmpreg;
 386              		.loc 1 542 0
 387 0008 4160     		str	r1, [r0, #4]
 388 000a 7047     		bx	lr
 389              		.cfi_endproc
 390              	.LFE131:
 392              		.section	.text.ADC_TempSensorVrefintCmd,"ax",%progbits
 393              		.align	1
 394              		.global	ADC_TempSensorVrefintCmd
 395              		.syntax unified
 396              		.thumb
 397              		.thumb_func
 398              		.fpu fpv4-sp-d16
 400              	ADC_TempSensorVrefintCmd:
 401              	.LFB132:
 543:FWLIB/src/stm32f4xx_adc.c **** }
 544:FWLIB/src/stm32f4xx_adc.c **** /**
 545:FWLIB/src/stm32f4xx_adc.c ****   * @}
 546:FWLIB/src/stm32f4xx_adc.c ****   */
 547:FWLIB/src/stm32f4xx_adc.c **** 
 548:FWLIB/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group3 Temperature Sensor, Vrefint (Voltage Reference internal) 
 549:FWLIB/src/stm32f4xx_adc.c ****  *            and VBAT (Voltage BATtery) management functions
 550:FWLIB/src/stm32f4xx_adc.c ****  *  @brief   Temperature Sensor, Vrefint and VBAT management functions 
 551:FWLIB/src/stm32f4xx_adc.c ****  *
 552:FWLIB/src/stm32f4xx_adc.c **** @verbatim   
 553:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
 554:FWLIB/src/stm32f4xx_adc.c ****       ##### Temperature Sensor, Vrefint and VBAT management functions #####
 555:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================  
 556:FWLIB/src/stm32f4xx_adc.c ****     [..] This section provides functions allowing to enable/ disable the internal 
 557:FWLIB/src/stm32f4xx_adc.c ****          connections between the ADC and the Temperature Sensor, the Vrefint and 
 558:FWLIB/src/stm32f4xx_adc.c ****          the Vbat sources.
 559:FWLIB/src/stm32f4xx_adc.c ****      
 560:FWLIB/src/stm32f4xx_adc.c ****     [..] A typical configuration to get the Temperature sensor and Vrefint channels 
 561:FWLIB/src/stm32f4xx_adc.c ****          voltages is done following these steps :
 562:FWLIB/src/stm32f4xx_adc.c ****       (#) Enable the internal connection of Temperature sensor and Vrefint sources 
 563:FWLIB/src/stm32f4xx_adc.c ****           with the ADC channels using ADC_TempSensorVrefintCmd() function. 
 564:FWLIB/src/stm32f4xx_adc.c ****       (#) Select the ADC_Channel_TempSensor and/or ADC_Channel_Vrefint using 
 565:FWLIB/src/stm32f4xx_adc.c ****           ADC_RegularChannelConfig() or  ADC_InjectedChannelConfig() functions 
 566:FWLIB/src/stm32f4xx_adc.c ****       (#) Get the voltage values, using ADC_GetConversionValue() or  
 567:FWLIB/src/stm32f4xx_adc.c ****           ADC_GetInjectedConversionValue().
 568:FWLIB/src/stm32f4xx_adc.c **** 
 569:FWLIB/src/stm32f4xx_adc.c ****     [..] A typical configuration to get the VBAT channel voltage is done following 
 570:FWLIB/src/stm32f4xx_adc.c ****          these steps :
 571:FWLIB/src/stm32f4xx_adc.c ****       (#) Enable the internal connection of VBAT source with the ADC channel using 
 572:FWLIB/src/stm32f4xx_adc.c ****           ADC_VBATCmd() function. 
 573:FWLIB/src/stm32f4xx_adc.c ****       (#) Select the ADC_Channel_Vbat using ADC_RegularChannelConfig() or  
 574:FWLIB/src/stm32f4xx_adc.c ****           ADC_InjectedChannelConfig() functions 
 575:FWLIB/src/stm32f4xx_adc.c ****       (#) Get the voltage value, using ADC_GetConversionValue() or  
 576:FWLIB/src/stm32f4xx_adc.c ****           ADC_GetInjectedConversionValue().
 577:FWLIB/src/stm32f4xx_adc.c ****  
 578:FWLIB/src/stm32f4xx_adc.c **** @endverbatim
ARM GAS  /tmp/ccFVxezZ.s 			page 18


 579:FWLIB/src/stm32f4xx_adc.c ****   * @{
 580:FWLIB/src/stm32f4xx_adc.c ****   */
 581:FWLIB/src/stm32f4xx_adc.c ****   
 582:FWLIB/src/stm32f4xx_adc.c ****   
 583:FWLIB/src/stm32f4xx_adc.c **** /**
 584:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the temperature sensor and Vrefint channels.
 585:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the temperature sensor and Vrefint channels.
 586:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 587:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 588:FWLIB/src/stm32f4xx_adc.c ****   */
 589:FWLIB/src/stm32f4xx_adc.c **** void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
 590:FWLIB/src/stm32f4xx_adc.c **** {
 402              		.loc 1 590 0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 0
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406              		@ link register save eliminated.
 407              	.LVL34:
 591:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 592:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 593:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 408              		.loc 1 593 0
 409 0000 28B9     		cbnz	r0, .L23
 594:FWLIB/src/stm32f4xx_adc.c ****   {
 595:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the temperature sensor and Vrefint channel*/
 596:FWLIB/src/stm32f4xx_adc.c ****     ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 597:FWLIB/src/stm32f4xx_adc.c ****   }
 598:FWLIB/src/stm32f4xx_adc.c ****   else
 599:FWLIB/src/stm32f4xx_adc.c ****   {
 600:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the temperature sensor and Vrefint channel*/
 601:FWLIB/src/stm32f4xx_adc.c ****     ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 410              		.loc 1 601 0
 411 0002 064A     		ldr	r2, .L24
 412 0004 5368     		ldr	r3, [r2, #4]
 413 0006 23F40003 		bic	r3, r3, #8388608
 414 000a 5360     		str	r3, [r2, #4]
 415 000c 7047     		bx	lr
 416              	.L23:
 596:FWLIB/src/stm32f4xx_adc.c ****   }
 417              		.loc 1 596 0
 418 000e 034A     		ldr	r2, .L24
 419 0010 5368     		ldr	r3, [r2, #4]
 420 0012 43F40003 		orr	r3, r3, #8388608
 421 0016 5360     		str	r3, [r2, #4]
 422 0018 7047     		bx	lr
 423              	.L25:
 424 001a 00BF     		.align	2
 425              	.L24:
 426 001c 00230140 		.word	1073816320
 427              		.cfi_endproc
 428              	.LFE132:
 430              		.section	.text.ADC_VBATCmd,"ax",%progbits
 431              		.align	1
 432              		.global	ADC_VBATCmd
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
ARM GAS  /tmp/ccFVxezZ.s 			page 19


 436              		.fpu fpv4-sp-d16
 438              	ADC_VBATCmd:
 439              	.LFB133:
 602:FWLIB/src/stm32f4xx_adc.c ****   }
 603:FWLIB/src/stm32f4xx_adc.c **** }
 604:FWLIB/src/stm32f4xx_adc.c **** 
 605:FWLIB/src/stm32f4xx_adc.c **** /**
 606:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the VBAT (Voltage Battery) channel.
 607:FWLIB/src/stm32f4xx_adc.c ****   * 
 608:FWLIB/src/stm32f4xx_adc.c ****   * @note   the Battery voltage measured is equal to VBAT/2 on STM32F40xx and 
 609:FWLIB/src/stm32f4xx_adc.c ****   *         STM32F41xx devices and equal to VBAT/4 on STM32F42xx and STM32F43xx devices 
 610:FWLIB/src/stm32f4xx_adc.c ****   *              
 611:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the VBAT channel.
 612:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 613:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 614:FWLIB/src/stm32f4xx_adc.c ****   */
 615:FWLIB/src/stm32f4xx_adc.c **** void ADC_VBATCmd(FunctionalState NewState)                             
 616:FWLIB/src/stm32f4xx_adc.c **** {
 440              		.loc 1 616 0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		@ link register save eliminated.
 445              	.LVL35:
 617:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 618:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 619:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 446              		.loc 1 619 0
 447 0000 28B9     		cbnz	r0, .L29
 620:FWLIB/src/stm32f4xx_adc.c ****   {
 621:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the VBAT channel*/
 622:FWLIB/src/stm32f4xx_adc.c ****     ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 623:FWLIB/src/stm32f4xx_adc.c ****   }
 624:FWLIB/src/stm32f4xx_adc.c ****   else
 625:FWLIB/src/stm32f4xx_adc.c ****   {
 626:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the VBAT channel*/
 627:FWLIB/src/stm32f4xx_adc.c ****     ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
 448              		.loc 1 627 0
 449 0002 064A     		ldr	r2, .L30
 450 0004 5368     		ldr	r3, [r2, #4]
 451 0006 23F48003 		bic	r3, r3, #4194304
 452 000a 5360     		str	r3, [r2, #4]
 453 000c 7047     		bx	lr
 454              	.L29:
 622:FWLIB/src/stm32f4xx_adc.c ****   }
 455              		.loc 1 622 0
 456 000e 034A     		ldr	r2, .L30
 457 0010 5368     		ldr	r3, [r2, #4]
 458 0012 43F48003 		orr	r3, r3, #4194304
 459 0016 5360     		str	r3, [r2, #4]
 460 0018 7047     		bx	lr
 461              	.L31:
 462 001a 00BF     		.align	2
 463              	.L30:
 464 001c 00230140 		.word	1073816320
 465              		.cfi_endproc
 466              	.LFE133:
ARM GAS  /tmp/ccFVxezZ.s 			page 20


 468              		.section	.text.ADC_RegularChannelConfig,"ax",%progbits
 469              		.align	1
 470              		.global	ADC_RegularChannelConfig
 471              		.syntax unified
 472              		.thumb
 473              		.thumb_func
 474              		.fpu fpv4-sp-d16
 476              	ADC_RegularChannelConfig:
 477              	.LFB134:
 628:FWLIB/src/stm32f4xx_adc.c ****   }
 629:FWLIB/src/stm32f4xx_adc.c **** }
 630:FWLIB/src/stm32f4xx_adc.c **** 
 631:FWLIB/src/stm32f4xx_adc.c **** /**
 632:FWLIB/src/stm32f4xx_adc.c ****   * @}
 633:FWLIB/src/stm32f4xx_adc.c ****   */
 634:FWLIB/src/stm32f4xx_adc.c **** 
 635:FWLIB/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group4 Regular Channels Configuration functions
 636:FWLIB/src/stm32f4xx_adc.c ****  *  @brief   Regular Channels Configuration functions 
 637:FWLIB/src/stm32f4xx_adc.c ****  *
 638:FWLIB/src/stm32f4xx_adc.c **** @verbatim   
 639:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
 640:FWLIB/src/stm32f4xx_adc.c ****              ##### Regular Channels Configuration functions #####
 641:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================  
 642:FWLIB/src/stm32f4xx_adc.c **** 
 643:FWLIB/src/stm32f4xx_adc.c ****     [..] This section provides functions allowing to manage the ADC's regular channels,
 644:FWLIB/src/stm32f4xx_adc.c ****          it is composed of 2 sub sections : 
 645:FWLIB/src/stm32f4xx_adc.c ****   
 646:FWLIB/src/stm32f4xx_adc.c ****       (#) Configuration and management functions for regular channels: This subsection 
 647:FWLIB/src/stm32f4xx_adc.c ****           provides functions allowing to configure the ADC regular channels :    
 648:FWLIB/src/stm32f4xx_adc.c ****          (++) Configure the rank in the regular group sequencer for each channel
 649:FWLIB/src/stm32f4xx_adc.c ****          (++) Configure the sampling time for each channel
 650:FWLIB/src/stm32f4xx_adc.c ****          (++) select the conversion Trigger for regular channels
 651:FWLIB/src/stm32f4xx_adc.c ****          (++) select the desired EOC event behavior configuration
 652:FWLIB/src/stm32f4xx_adc.c ****          (++) Activate the continuous Mode  (*)
 653:FWLIB/src/stm32f4xx_adc.c ****          (++) Activate the Discontinuous Mode 
 654:FWLIB/src/stm32f4xx_adc.c ****          -@@- Please Note that the following features for regular channels 
 655:FWLIB/src/stm32f4xx_adc.c ****              are configured using the ADC_Init() function : 
 656:FWLIB/src/stm32f4xx_adc.c ****            (+@@) scan mode activation 
 657:FWLIB/src/stm32f4xx_adc.c ****            (+@@) continuous mode activation (**) 
 658:FWLIB/src/stm32f4xx_adc.c ****            (+@@) External trigger source  
 659:FWLIB/src/stm32f4xx_adc.c ****            (+@@) External trigger edge 
 660:FWLIB/src/stm32f4xx_adc.c ****            (+@@) number of conversion in the regular channels group sequencer.
 661:FWLIB/src/stm32f4xx_adc.c ****      
 662:FWLIB/src/stm32f4xx_adc.c ****          -@@- (*) and (**) are performing the same configuration
 663:FWLIB/src/stm32f4xx_adc.c ****      
 664:FWLIB/src/stm32f4xx_adc.c ****       (#) Get the conversion data: This subsection provides an important function in 
 665:FWLIB/src/stm32f4xx_adc.c ****           the ADC peripheral since it returns the converted data of the current 
 666:FWLIB/src/stm32f4xx_adc.c ****           regular channel. When the Conversion value is read, the EOC Flag is 
 667:FWLIB/src/stm32f4xx_adc.c ****           automatically cleared.
 668:FWLIB/src/stm32f4xx_adc.c ****      
 669:FWLIB/src/stm32f4xx_adc.c ****           -@- For multi ADC mode, the last ADC1, ADC2 and ADC3 regular conversions 
 670:FWLIB/src/stm32f4xx_adc.c ****               results data (in the selected multi mode) can be returned in the same 
 671:FWLIB/src/stm32f4xx_adc.c ****               time using ADC_GetMultiModeConversionValue() function. 
 672:FWLIB/src/stm32f4xx_adc.c ****          
 673:FWLIB/src/stm32f4xx_adc.c **** @endverbatim
 674:FWLIB/src/stm32f4xx_adc.c ****   * @{
 675:FWLIB/src/stm32f4xx_adc.c ****   */
ARM GAS  /tmp/ccFVxezZ.s 			page 21


 676:FWLIB/src/stm32f4xx_adc.c **** /**
 677:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Configures for the selected ADC regular channel its corresponding
 678:FWLIB/src/stm32f4xx_adc.c ****   *         rank in the sequencer and its sample time.
 679:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 680:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_Channel: the ADC channel to configure. 
 681:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
 682:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_0: ADC Channel0 selected
 683:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_1: ADC Channel1 selected
 684:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_2: ADC Channel2 selected
 685:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_3: ADC Channel3 selected
 686:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_4: ADC Channel4 selected
 687:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_5: ADC Channel5 selected
 688:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_6: ADC Channel6 selected
 689:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_7: ADC Channel7 selected
 690:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_8: ADC Channel8 selected
 691:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_9: ADC Channel9 selected
 692:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_10: ADC Channel10 selected
 693:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_11: ADC Channel11 selected
 694:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_12: ADC Channel12 selected
 695:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_13: ADC Channel13 selected
 696:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_14: ADC Channel14 selected
 697:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_15: ADC Channel15 selected
 698:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_16: ADC Channel16 selected
 699:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_17: ADC Channel17 selected
 700:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_18: ADC Channel18 selected                       
 701:FWLIB/src/stm32f4xx_adc.c ****   * @param  Rank: The rank in the regular group sequencer.
 702:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter must be between 1 to 16.
 703:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_SampleTime: The sample time value to be set for the selected channel. 
 704:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
 705:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_3Cycles: Sample time equal to 3 cycles
 706:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_15Cycles: Sample time equal to 15 cycles
 707:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_28Cycles: Sample time equal to 28 cycles
 708:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_56Cycles: Sample time equal to 56 cycles	
 709:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_84Cycles: Sample time equal to 84 cycles	
 710:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_112Cycles: Sample time equal to 112 cycles	
 711:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
 712:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
 713:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 714:FWLIB/src/stm32f4xx_adc.c ****   */
 715:FWLIB/src/stm32f4xx_adc.c **** void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_Sam
 716:FWLIB/src/stm32f4xx_adc.c **** {
 478              		.loc 1 716 0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 0
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 482              		@ link register save eliminated.
 483              	.LVL36:
 484 0000 70B4     		push	{r4, r5, r6}
 485              	.LCFI5:
 486              		.cfi_def_cfa_offset 12
 487              		.cfi_offset 4, -12
 488              		.cfi_offset 5, -8
 489              		.cfi_offset 6, -4
 490              	.LVL37:
 717:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0, tmpreg2 = 0;
 718:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 719:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
ARM GAS  /tmp/ccFVxezZ.s 			page 22


 720:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_CHANNEL(ADC_Channel));
 721:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_REGULAR_RANK(Rank));
 722:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
 723:FWLIB/src/stm32f4xx_adc.c ****   
 724:FWLIB/src/stm32f4xx_adc.c ****   /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
 725:FWLIB/src/stm32f4xx_adc.c ****   if (ADC_Channel > ADC_Channel_9)
 491              		.loc 1 725 0
 492 0002 0929     		cmp	r1, #9
 493 0004 1DD9     		bls	.L33
 726:FWLIB/src/stm32f4xx_adc.c ****   {
 727:FWLIB/src/stm32f4xx_adc.c ****     /* Get the old register value */
 728:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SMPR1;
 494              		.loc 1 728 0
 495 0006 C568     		ldr	r5, [r0, #12]
 496              	.LVL38:
 729:FWLIB/src/stm32f4xx_adc.c ****     
 730:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 731:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 497              		.loc 1 731 0
 498 0008 A1F10A04 		sub	r4, r1, #10
 499 000c 04EB4404 		add	r4, r4, r4, lsl #1
 500 0010 0726     		movs	r6, #7
 501 0012 A640     		lsls	r6, r6, r4
 502              	.LVL39:
 732:FWLIB/src/stm32f4xx_adc.c ****     
 733:FWLIB/src/stm32f4xx_adc.c ****     /* Clear the old sample time */
 734:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 503              		.loc 1 734 0
 504 0014 25EA0605 		bic	r5, r5, r6
 505              	.LVL40:
 735:FWLIB/src/stm32f4xx_adc.c ****     
 736:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 737:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 506              		.loc 1 737 0
 507 0018 03FA04F4 		lsl	r4, r3, r4
 508              	.LVL41:
 738:FWLIB/src/stm32f4xx_adc.c ****     
 739:FWLIB/src/stm32f4xx_adc.c ****     /* Set the new sample time */
 740:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 509              		.loc 1 740 0
 510 001c 2C43     		orrs	r4, r4, r5
 511              	.LVL42:
 741:FWLIB/src/stm32f4xx_adc.c ****     
 742:FWLIB/src/stm32f4xx_adc.c ****     /* Store the new register value */
 743:FWLIB/src/stm32f4xx_adc.c ****     ADCx->SMPR1 = tmpreg1;
 512              		.loc 1 743 0
 513 001e C460     		str	r4, [r0, #12]
 514              	.LVL43:
 515              	.L34:
 744:FWLIB/src/stm32f4xx_adc.c ****   }
 745:FWLIB/src/stm32f4xx_adc.c ****   else /* ADC_Channel include in ADC_Channel_[0..9] */
 746:FWLIB/src/stm32f4xx_adc.c ****   {
 747:FWLIB/src/stm32f4xx_adc.c ****     /* Get the old register value */
 748:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SMPR2;
 749:FWLIB/src/stm32f4xx_adc.c ****     
 750:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 751:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
ARM GAS  /tmp/ccFVxezZ.s 			page 23


 752:FWLIB/src/stm32f4xx_adc.c ****     
 753:FWLIB/src/stm32f4xx_adc.c ****     /* Clear the old sample time */
 754:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 755:FWLIB/src/stm32f4xx_adc.c ****     
 756:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 757:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 758:FWLIB/src/stm32f4xx_adc.c ****     
 759:FWLIB/src/stm32f4xx_adc.c ****     /* Set the new sample time */
 760:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 761:FWLIB/src/stm32f4xx_adc.c ****     
 762:FWLIB/src/stm32f4xx_adc.c ****     /* Store the new register value */
 763:FWLIB/src/stm32f4xx_adc.c ****     ADCx->SMPR2 = tmpreg1;
 764:FWLIB/src/stm32f4xx_adc.c ****   }
 765:FWLIB/src/stm32f4xx_adc.c ****   /* For Rank 1 to 6 */
 766:FWLIB/src/stm32f4xx_adc.c ****   if (Rank < 7)
 516              		.loc 1 766 0
 517 0020 062A     		cmp	r2, #6
 518 0022 1AD9     		bls	.L39
 767:FWLIB/src/stm32f4xx_adc.c ****   {
 768:FWLIB/src/stm32f4xx_adc.c ****     /* Get the old register value */
 769:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SQR3;
 770:FWLIB/src/stm32f4xx_adc.c ****     
 771:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 772:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 773:FWLIB/src/stm32f4xx_adc.c ****     
 774:FWLIB/src/stm32f4xx_adc.c ****     /* Clear the old SQx bits for the selected rank */
 775:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 776:FWLIB/src/stm32f4xx_adc.c ****     
 777:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 778:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 779:FWLIB/src/stm32f4xx_adc.c ****     
 780:FWLIB/src/stm32f4xx_adc.c ****     /* Set the SQx bits for the selected rank */
 781:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 782:FWLIB/src/stm32f4xx_adc.c ****     
 783:FWLIB/src/stm32f4xx_adc.c ****     /* Store the new register value */
 784:FWLIB/src/stm32f4xx_adc.c ****     ADCx->SQR3 = tmpreg1;
 785:FWLIB/src/stm32f4xx_adc.c ****   }
 786:FWLIB/src/stm32f4xx_adc.c ****   /* For Rank 7 to 12 */
 787:FWLIB/src/stm32f4xx_adc.c ****   else if (Rank < 13)
 519              		.loc 1 787 0
 520 0024 0C2A     		cmp	r2, #12
 521 0026 26D9     		bls	.L40
 788:FWLIB/src/stm32f4xx_adc.c ****   {
 789:FWLIB/src/stm32f4xx_adc.c ****     /* Get the old register value */
 790:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SQR2;
 791:FWLIB/src/stm32f4xx_adc.c ****     
 792:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 793:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 794:FWLIB/src/stm32f4xx_adc.c ****     
 795:FWLIB/src/stm32f4xx_adc.c ****     /* Clear the old SQx bits for the selected rank */
 796:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 797:FWLIB/src/stm32f4xx_adc.c ****     
 798:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 799:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800:FWLIB/src/stm32f4xx_adc.c ****     
 801:FWLIB/src/stm32f4xx_adc.c ****     /* Set the SQx bits for the selected rank */
 802:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
ARM GAS  /tmp/ccFVxezZ.s 			page 24


 803:FWLIB/src/stm32f4xx_adc.c ****     
 804:FWLIB/src/stm32f4xx_adc.c ****     /* Store the new register value */
 805:FWLIB/src/stm32f4xx_adc.c ****     ADCx->SQR2 = tmpreg1;
 806:FWLIB/src/stm32f4xx_adc.c ****   }
 807:FWLIB/src/stm32f4xx_adc.c ****   /* For Rank 13 to 16 */
 808:FWLIB/src/stm32f4xx_adc.c ****   else
 809:FWLIB/src/stm32f4xx_adc.c ****   {
 810:FWLIB/src/stm32f4xx_adc.c ****     /* Get the old register value */
 811:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SQR1;
 522              		.loc 1 811 0
 523 0028 C36A     		ldr	r3, [r0, #44]
 524              	.LVL44:
 812:FWLIB/src/stm32f4xx_adc.c ****     
 813:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 814:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 525              		.loc 1 814 0
 526 002a 0D3A     		subs	r2, r2, #13
 527              	.LVL45:
 528 002c 02EB8202 		add	r2, r2, r2, lsl #2
 529 0030 1F24     		movs	r4, #31
 530 0032 9440     		lsls	r4, r4, r2
 531              	.LVL46:
 815:FWLIB/src/stm32f4xx_adc.c ****     
 816:FWLIB/src/stm32f4xx_adc.c ****     /* Clear the old SQx bits for the selected rank */
 817:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 532              		.loc 1 817 0
 533 0034 23EA0403 		bic	r3, r3, r4
 534              	.LVL47:
 818:FWLIB/src/stm32f4xx_adc.c ****     
 819:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 820:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 535              		.loc 1 820 0
 536 0038 01FA02F2 		lsl	r2, r1, r2
 537              	.LVL48:
 821:FWLIB/src/stm32f4xx_adc.c ****     
 822:FWLIB/src/stm32f4xx_adc.c ****     /* Set the SQx bits for the selected rank */
 823:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 538              		.loc 1 823 0
 539 003c 1A43     		orrs	r2, r2, r3
 540              	.LVL49:
 824:FWLIB/src/stm32f4xx_adc.c ****     
 825:FWLIB/src/stm32f4xx_adc.c ****     /* Store the new register value */
 826:FWLIB/src/stm32f4xx_adc.c ****     ADCx->SQR1 = tmpreg1;
 541              		.loc 1 826 0
 542 003e C262     		str	r2, [r0, #44]
 827:FWLIB/src/stm32f4xx_adc.c ****   }
 828:FWLIB/src/stm32f4xx_adc.c **** }
 543              		.loc 1 828 0
 544 0040 17E0     		b	.L32
 545              	.LVL50:
 546              	.L33:
 748:FWLIB/src/stm32f4xx_adc.c ****     
 547              		.loc 1 748 0
 548 0042 0569     		ldr	r5, [r0, #16]
 549              	.LVL51:
 751:FWLIB/src/stm32f4xx_adc.c ****     
 550              		.loc 1 751 0
ARM GAS  /tmp/ccFVxezZ.s 			page 25


 551 0044 01EB4106 		add	r6, r1, r1, lsl #1
 552 0048 0724     		movs	r4, #7
 553 004a B440     		lsls	r4, r4, r6
 554              	.LVL52:
 754:FWLIB/src/stm32f4xx_adc.c ****     
 555              		.loc 1 754 0
 556 004c 25EA0405 		bic	r5, r5, r4
 557              	.LVL53:
 757:FWLIB/src/stm32f4xx_adc.c ****     
 558              		.loc 1 757 0
 559 0050 03FA06F4 		lsl	r4, r3, r6
 560              	.LVL54:
 760:FWLIB/src/stm32f4xx_adc.c ****     
 561              		.loc 1 760 0
 562 0054 2C43     		orrs	r4, r4, r5
 563              	.LVL55:
 763:FWLIB/src/stm32f4xx_adc.c ****   }
 564              		.loc 1 763 0
 565 0056 0461     		str	r4, [r0, #16]
 566 0058 E2E7     		b	.L34
 567              	.LVL56:
 568              	.L39:
 769:FWLIB/src/stm32f4xx_adc.c ****     
 569              		.loc 1 769 0
 570 005a 436B     		ldr	r3, [r0, #52]
 571              	.LVL57:
 772:FWLIB/src/stm32f4xx_adc.c ****     
 572              		.loc 1 772 0
 573 005c 013A     		subs	r2, r2, #1
 574              	.LVL58:
 575 005e 02EB8202 		add	r2, r2, r2, lsl #2
 576 0062 1F24     		movs	r4, #31
 577 0064 9440     		lsls	r4, r4, r2
 578              	.LVL59:
 775:FWLIB/src/stm32f4xx_adc.c ****     
 579              		.loc 1 775 0
 580 0066 23EA0403 		bic	r3, r3, r4
 581              	.LVL60:
 778:FWLIB/src/stm32f4xx_adc.c ****     
 582              		.loc 1 778 0
 583 006a 01FA02F2 		lsl	r2, r1, r2
 584              	.LVL61:
 781:FWLIB/src/stm32f4xx_adc.c ****     
 585              		.loc 1 781 0
 586 006e 1A43     		orrs	r2, r2, r3
 587              	.LVL62:
 784:FWLIB/src/stm32f4xx_adc.c ****   }
 588              		.loc 1 784 0
 589 0070 4263     		str	r2, [r0, #52]
 590              	.L32:
 591              		.loc 1 828 0
 592 0072 70BC     		pop	{r4, r5, r6}
 593              	.LCFI6:
 594              		.cfi_remember_state
 595              		.cfi_restore 6
 596              		.cfi_restore 5
 597              		.cfi_restore 4
ARM GAS  /tmp/ccFVxezZ.s 			page 26


 598              		.cfi_def_cfa_offset 0
 599 0074 7047     		bx	lr
 600              	.LVL63:
 601              	.L40:
 602              	.LCFI7:
 603              		.cfi_restore_state
 790:FWLIB/src/stm32f4xx_adc.c ****     
 604              		.loc 1 790 0
 605 0076 036B     		ldr	r3, [r0, #48]
 606              	.LVL64:
 793:FWLIB/src/stm32f4xx_adc.c ****     
 607              		.loc 1 793 0
 608 0078 073A     		subs	r2, r2, #7
 609              	.LVL65:
 610 007a 02EB8202 		add	r2, r2, r2, lsl #2
 611 007e 1F24     		movs	r4, #31
 612 0080 9440     		lsls	r4, r4, r2
 613              	.LVL66:
 796:FWLIB/src/stm32f4xx_adc.c ****     
 614              		.loc 1 796 0
 615 0082 23EA0403 		bic	r3, r3, r4
 616              	.LVL67:
 799:FWLIB/src/stm32f4xx_adc.c ****     
 617              		.loc 1 799 0
 618 0086 01FA02F2 		lsl	r2, r1, r2
 619              	.LVL68:
 802:FWLIB/src/stm32f4xx_adc.c ****     
 620              		.loc 1 802 0
 621 008a 1A43     		orrs	r2, r2, r3
 622              	.LVL69:
 805:FWLIB/src/stm32f4xx_adc.c ****   }
 623              		.loc 1 805 0
 624 008c 0263     		str	r2, [r0, #48]
 625 008e F0E7     		b	.L32
 626              		.cfi_endproc
 627              	.LFE134:
 629              		.section	.text.ADC_SoftwareStartConv,"ax",%progbits
 630              		.align	1
 631              		.global	ADC_SoftwareStartConv
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 635              		.fpu fpv4-sp-d16
 637              	ADC_SoftwareStartConv:
 638              	.LFB135:
 829:FWLIB/src/stm32f4xx_adc.c **** 
 830:FWLIB/src/stm32f4xx_adc.c **** /**
 831:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables the selected ADC software start conversion of the regular channels.
 832:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 833:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 834:FWLIB/src/stm32f4xx_adc.c ****   */
 835:FWLIB/src/stm32f4xx_adc.c **** void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
 836:FWLIB/src/stm32f4xx_adc.c **** {
 639              		.loc 1 836 0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 0
 642              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccFVxezZ.s 			page 27


 643              		@ link register save eliminated.
 644              	.LVL70:
 837:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 838:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 839:FWLIB/src/stm32f4xx_adc.c ****   
 840:FWLIB/src/stm32f4xx_adc.c ****   /* Enable the selected ADC conversion for regular group */
 841:FWLIB/src/stm32f4xx_adc.c ****   ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 645              		.loc 1 841 0
 646 0000 8368     		ldr	r3, [r0, #8]
 647 0002 43F08043 		orr	r3, r3, #1073741824
 648 0006 8360     		str	r3, [r0, #8]
 649 0008 7047     		bx	lr
 650              		.cfi_endproc
 651              	.LFE135:
 653              		.section	.text.ADC_GetSoftwareStartConvStatus,"ax",%progbits
 654              		.align	1
 655              		.global	ADC_GetSoftwareStartConvStatus
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 659              		.fpu fpv4-sp-d16
 661              	ADC_GetSoftwareStartConvStatus:
 662              	.LFB136:
 842:FWLIB/src/stm32f4xx_adc.c **** }
 843:FWLIB/src/stm32f4xx_adc.c **** 
 844:FWLIB/src/stm32f4xx_adc.c **** /**
 845:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Gets the selected ADC Software start regular conversion Status.
 846:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 847:FWLIB/src/stm32f4xx_adc.c ****   * @retval The new state of ADC software start conversion (SET or RESET).
 848:FWLIB/src/stm32f4xx_adc.c ****   */
 849:FWLIB/src/stm32f4xx_adc.c **** FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
 850:FWLIB/src/stm32f4xx_adc.c **** {
 663              		.loc 1 850 0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 667              		@ link register save eliminated.
 668              	.LVL71:
 851:FWLIB/src/stm32f4xx_adc.c ****   FlagStatus bitstatus = RESET;
 852:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 853:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 854:FWLIB/src/stm32f4xx_adc.c ****   
 855:FWLIB/src/stm32f4xx_adc.c ****   /* Check the status of SWSTART bit */
 856:FWLIB/src/stm32f4xx_adc.c ****   if ((ADCx->CR2 & ADC_CR2_SWSTART) != (uint32_t)RESET)
 669              		.loc 1 856 0
 670 0000 8368     		ldr	r3, [r0, #8]
 671 0002 13F0804F 		tst	r3, #1073741824
 672 0006 01D1     		bne	.L45
 857:FWLIB/src/stm32f4xx_adc.c ****   {
 858:FWLIB/src/stm32f4xx_adc.c ****     /* SWSTART bit is set */
 859:FWLIB/src/stm32f4xx_adc.c ****     bitstatus = SET;
 860:FWLIB/src/stm32f4xx_adc.c ****   }
 861:FWLIB/src/stm32f4xx_adc.c ****   else
 862:FWLIB/src/stm32f4xx_adc.c ****   {
 863:FWLIB/src/stm32f4xx_adc.c ****     /* SWSTART bit is reset */
 864:FWLIB/src/stm32f4xx_adc.c ****     bitstatus = RESET;
 673              		.loc 1 864 0
ARM GAS  /tmp/ccFVxezZ.s 			page 28


 674 0008 0020     		movs	r0, #0
 675              	.LVL72:
 865:FWLIB/src/stm32f4xx_adc.c ****   }
 866:FWLIB/src/stm32f4xx_adc.c ****   
 867:FWLIB/src/stm32f4xx_adc.c ****   /* Return the SWSTART bit status */
 868:FWLIB/src/stm32f4xx_adc.c ****   return  bitstatus;
 869:FWLIB/src/stm32f4xx_adc.c **** }
 676              		.loc 1 869 0
 677 000a 7047     		bx	lr
 678              	.LVL73:
 679              	.L45:
 859:FWLIB/src/stm32f4xx_adc.c ****   }
 680              		.loc 1 859 0
 681 000c 0120     		movs	r0, #1
 682              	.LVL74:
 683 000e 7047     		bx	lr
 684              		.cfi_endproc
 685              	.LFE136:
 687              		.section	.text.ADC_EOCOnEachRegularChannelCmd,"ax",%progbits
 688              		.align	1
 689              		.global	ADC_EOCOnEachRegularChannelCmd
 690              		.syntax unified
 691              		.thumb
 692              		.thumb_func
 693              		.fpu fpv4-sp-d16
 695              	ADC_EOCOnEachRegularChannelCmd:
 696              	.LFB137:
 870:FWLIB/src/stm32f4xx_adc.c **** 
 871:FWLIB/src/stm32f4xx_adc.c **** 
 872:FWLIB/src/stm32f4xx_adc.c **** /**
 873:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the EOC on each regular channel conversion
 874:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 875:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC EOC flag rising
 876:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 877:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 878:FWLIB/src/stm32f4xx_adc.c ****   */
 879:FWLIB/src/stm32f4xx_adc.c **** void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
 880:FWLIB/src/stm32f4xx_adc.c **** {
 697              		.loc 1 880 0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 0
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 701              		@ link register save eliminated.
 702              	.LVL75:
 881:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 882:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 883:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 884:FWLIB/src/stm32f4xx_adc.c ****   
 885:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 703              		.loc 1 885 0
 704 0000 21B9     		cbnz	r1, .L49
 886:FWLIB/src/stm32f4xx_adc.c ****   {
 887:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the selected ADC EOC rising on each regular channel conversion */
 888:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 889:FWLIB/src/stm32f4xx_adc.c ****   }
 890:FWLIB/src/stm32f4xx_adc.c ****   else
 891:FWLIB/src/stm32f4xx_adc.c ****   {
ARM GAS  /tmp/ccFVxezZ.s 			page 29


 892:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC EOC rising on each regular channel conversion */
 893:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 705              		.loc 1 893 0
 706 0002 8368     		ldr	r3, [r0, #8]
 707 0004 23F48063 		bic	r3, r3, #1024
 708 0008 8360     		str	r3, [r0, #8]
 709 000a 7047     		bx	lr
 710              	.L49:
 888:FWLIB/src/stm32f4xx_adc.c ****   }
 711              		.loc 1 888 0
 712 000c 8368     		ldr	r3, [r0, #8]
 713 000e 43F48063 		orr	r3, r3, #1024
 714 0012 8360     		str	r3, [r0, #8]
 715 0014 7047     		bx	lr
 716              		.cfi_endproc
 717              	.LFE137:
 719              		.section	.text.ADC_ContinuousModeCmd,"ax",%progbits
 720              		.align	1
 721              		.global	ADC_ContinuousModeCmd
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 725              		.fpu fpv4-sp-d16
 727              	ADC_ContinuousModeCmd:
 728              	.LFB138:
 894:FWLIB/src/stm32f4xx_adc.c ****   }
 895:FWLIB/src/stm32f4xx_adc.c **** }
 896:FWLIB/src/stm32f4xx_adc.c **** 
 897:FWLIB/src/stm32f4xx_adc.c **** /**
 898:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the ADC continuous conversion mode 
 899:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 900:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC continuous conversion mode
 901:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 902:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 903:FWLIB/src/stm32f4xx_adc.c ****   */
 904:FWLIB/src/stm32f4xx_adc.c **** void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
 905:FWLIB/src/stm32f4xx_adc.c **** {
 729              		.loc 1 905 0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		@ link register save eliminated.
 734              	.LVL76:
 906:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 907:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 908:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 909:FWLIB/src/stm32f4xx_adc.c ****   
 910:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 735              		.loc 1 910 0
 736 0000 21B9     		cbnz	r1, .L53
 911:FWLIB/src/stm32f4xx_adc.c ****   {
 912:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the selected ADC continuous conversion mode */
 913:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 914:FWLIB/src/stm32f4xx_adc.c ****   }
 915:FWLIB/src/stm32f4xx_adc.c ****   else
 916:FWLIB/src/stm32f4xx_adc.c ****   {
 917:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC continuous conversion mode */
ARM GAS  /tmp/ccFVxezZ.s 			page 30


 918:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
 737              		.loc 1 918 0
 738 0002 8368     		ldr	r3, [r0, #8]
 739 0004 23F00203 		bic	r3, r3, #2
 740 0008 8360     		str	r3, [r0, #8]
 741 000a 7047     		bx	lr
 742              	.L53:
 913:FWLIB/src/stm32f4xx_adc.c ****   }
 743              		.loc 1 913 0
 744 000c 8368     		ldr	r3, [r0, #8]
 745 000e 43F00203 		orr	r3, r3, #2
 746 0012 8360     		str	r3, [r0, #8]
 747 0014 7047     		bx	lr
 748              		.cfi_endproc
 749              	.LFE138:
 751              		.section	.text.ADC_DiscModeChannelCountConfig,"ax",%progbits
 752              		.align	1
 753              		.global	ADC_DiscModeChannelCountConfig
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 757              		.fpu fpv4-sp-d16
 759              	ADC_DiscModeChannelCountConfig:
 760              	.LFB139:
 919:FWLIB/src/stm32f4xx_adc.c ****   }
 920:FWLIB/src/stm32f4xx_adc.c **** }
 921:FWLIB/src/stm32f4xx_adc.c **** 
 922:FWLIB/src/stm32f4xx_adc.c **** /**
 923:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Configures the discontinuous mode for the selected ADC regular group 
 924:FWLIB/src/stm32f4xx_adc.c ****   *         channel.
 925:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 926:FWLIB/src/stm32f4xx_adc.c ****   * @param  Number: specifies the discontinuous mode regular channel count value.
 927:FWLIB/src/stm32f4xx_adc.c ****   *          This number must be between 1 and 8.
 928:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 929:FWLIB/src/stm32f4xx_adc.c ****   */
 930:FWLIB/src/stm32f4xx_adc.c **** void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
 931:FWLIB/src/stm32f4xx_adc.c **** {
 761              		.loc 1 931 0
 762              		.cfi_startproc
 763              		@ args = 0, pretend = 0, frame = 0
 764              		@ frame_needed = 0, uses_anonymous_args = 0
 765              		@ link register save eliminated.
 766              	.LVL77:
 932:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0;
 933:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg2 = 0;
 934:FWLIB/src/stm32f4xx_adc.c ****   
 935:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 936:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 937:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
 938:FWLIB/src/stm32f4xx_adc.c ****   
 939:FWLIB/src/stm32f4xx_adc.c ****   /* Get the old register value */
 940:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->CR1;
 767              		.loc 1 940 0
 768 0000 4368     		ldr	r3, [r0, #4]
 769              	.LVL78:
 941:FWLIB/src/stm32f4xx_adc.c ****   
 942:FWLIB/src/stm32f4xx_adc.c ****   /* Clear the old discontinuous mode channel count */
ARM GAS  /tmp/ccFVxezZ.s 			page 31


 943:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 &= CR1_DISCNUM_RESET;
 770              		.loc 1 943 0
 771 0002 23F46043 		bic	r3, r3, #57344
 772              	.LVL79:
 944:FWLIB/src/stm32f4xx_adc.c ****   
 945:FWLIB/src/stm32f4xx_adc.c ****   /* Set the discontinuous mode channel count */
 946:FWLIB/src/stm32f4xx_adc.c ****   tmpreg2 = Number - 1;
 773              		.loc 1 946 0
 774 0006 0139     		subs	r1, r1, #1
 775              	.LVL80:
 947:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 |= tmpreg2 << 13;
 776              		.loc 1 947 0
 777 0008 43EA4133 		orr	r3, r3, r1, lsl #13
 778              	.LVL81:
 948:FWLIB/src/stm32f4xx_adc.c ****   
 949:FWLIB/src/stm32f4xx_adc.c ****   /* Store the new register value */
 950:FWLIB/src/stm32f4xx_adc.c ****   ADCx->CR1 = tmpreg1;
 779              		.loc 1 950 0
 780 000c 4360     		str	r3, [r0, #4]
 781 000e 7047     		bx	lr
 782              		.cfi_endproc
 783              	.LFE139:
 785              		.section	.text.ADC_DiscModeCmd,"ax",%progbits
 786              		.align	1
 787              		.global	ADC_DiscModeCmd
 788              		.syntax unified
 789              		.thumb
 790              		.thumb_func
 791              		.fpu fpv4-sp-d16
 793              	ADC_DiscModeCmd:
 794              	.LFB140:
 951:FWLIB/src/stm32f4xx_adc.c **** }
 952:FWLIB/src/stm32f4xx_adc.c **** 
 953:FWLIB/src/stm32f4xx_adc.c **** /**
 954:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the discontinuous mode on regular group channel 
 955:FWLIB/src/stm32f4xx_adc.c ****   *         for the specified ADC
 956:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 957:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC discontinuous mode on 
 958:FWLIB/src/stm32f4xx_adc.c ****   *         regular group channel.
 959:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 960:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
 961:FWLIB/src/stm32f4xx_adc.c ****   */
 962:FWLIB/src/stm32f4xx_adc.c **** void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
 963:FWLIB/src/stm32f4xx_adc.c **** {
 795              		.loc 1 963 0
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 0
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799              		@ link register save eliminated.
 800              	.LVL82:
 964:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 965:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 966:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 967:FWLIB/src/stm32f4xx_adc.c ****   
 968:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 801              		.loc 1 968 0
 802 0000 21B9     		cbnz	r1, .L58
ARM GAS  /tmp/ccFVxezZ.s 			page 32


 969:FWLIB/src/stm32f4xx_adc.c ****   {
 970:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the selected ADC regular discontinuous mode */
 971:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 972:FWLIB/src/stm32f4xx_adc.c ****   }
 973:FWLIB/src/stm32f4xx_adc.c ****   else
 974:FWLIB/src/stm32f4xx_adc.c ****   {
 975:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC regular discontinuous mode */
 976:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
 803              		.loc 1 976 0
 804 0002 4368     		ldr	r3, [r0, #4]
 805 0004 23F40063 		bic	r3, r3, #2048
 806 0008 4360     		str	r3, [r0, #4]
 807 000a 7047     		bx	lr
 808              	.L58:
 971:FWLIB/src/stm32f4xx_adc.c ****   }
 809              		.loc 1 971 0
 810 000c 4368     		ldr	r3, [r0, #4]
 811 000e 43F40063 		orr	r3, r3, #2048
 812 0012 4360     		str	r3, [r0, #4]
 813 0014 7047     		bx	lr
 814              		.cfi_endproc
 815              	.LFE140:
 817              		.section	.text.ADC_GetConversionValue,"ax",%progbits
 818              		.align	1
 819              		.global	ADC_GetConversionValue
 820              		.syntax unified
 821              		.thumb
 822              		.thumb_func
 823              		.fpu fpv4-sp-d16
 825              	ADC_GetConversionValue:
 826              	.LFB141:
 977:FWLIB/src/stm32f4xx_adc.c ****   }
 978:FWLIB/src/stm32f4xx_adc.c **** }
 979:FWLIB/src/stm32f4xx_adc.c **** 
 980:FWLIB/src/stm32f4xx_adc.c **** /**
 981:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Returns the last ADCx conversion result data for regular channel.
 982:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 983:FWLIB/src/stm32f4xx_adc.c ****   * @retval The Data conversion value.
 984:FWLIB/src/stm32f4xx_adc.c ****   */
 985:FWLIB/src/stm32f4xx_adc.c **** uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
 986:FWLIB/src/stm32f4xx_adc.c **** {
 827              		.loc 1 986 0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 0
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831              		@ link register save eliminated.
 832              	.LVL83:
 987:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
 988:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 989:FWLIB/src/stm32f4xx_adc.c ****   
 990:FWLIB/src/stm32f4xx_adc.c ****   /* Return the selected ADC conversion value */
 991:FWLIB/src/stm32f4xx_adc.c ****   return (uint16_t) ADCx->DR;
 833              		.loc 1 991 0
 834 0000 C06C     		ldr	r0, [r0, #76]
 835              	.LVL84:
 992:FWLIB/src/stm32f4xx_adc.c **** }
 836              		.loc 1 992 0
ARM GAS  /tmp/ccFVxezZ.s 			page 33


 837 0002 80B2     		uxth	r0, r0
 838 0004 7047     		bx	lr
 839              		.cfi_endproc
 840              	.LFE141:
 842              		.section	.text.ADC_GetMultiModeConversionValue,"ax",%progbits
 843              		.align	1
 844              		.global	ADC_GetMultiModeConversionValue
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 848              		.fpu fpv4-sp-d16
 850              	ADC_GetMultiModeConversionValue:
 851              	.LFB142:
 993:FWLIB/src/stm32f4xx_adc.c **** 
 994:FWLIB/src/stm32f4xx_adc.c **** /**
 995:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Returns the last ADC1, ADC2 and ADC3 regular conversions results 
 996:FWLIB/src/stm32f4xx_adc.c ****   *         data in the selected multi mode.
 997:FWLIB/src/stm32f4xx_adc.c ****   * @param  None  
 998:FWLIB/src/stm32f4xx_adc.c ****   * @retval The Data conversion value.
 999:FWLIB/src/stm32f4xx_adc.c ****   * @note   In dual mode, the value returned by this function is as following
1000:FWLIB/src/stm32f4xx_adc.c ****   *           Data[15:0] : these bits contain the regular data of ADC1.
1001:FWLIB/src/stm32f4xx_adc.c ****   *           Data[31:16]: these bits contain the regular data of ADC2.
1002:FWLIB/src/stm32f4xx_adc.c ****   * @note   In triple mode, the value returned by this function is as following
1003:FWLIB/src/stm32f4xx_adc.c ****   *           Data[15:0] : these bits contain alternatively the regular data of ADC1, ADC3 and ADC2
1004:FWLIB/src/stm32f4xx_adc.c ****   *           Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3
1005:FWLIB/src/stm32f4xx_adc.c ****   */
1006:FWLIB/src/stm32f4xx_adc.c **** uint32_t ADC_GetMultiModeConversionValue(void)
1007:FWLIB/src/stm32f4xx_adc.c **** {
 852              		.loc 1 1007 0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		@ link register save eliminated.
1008:FWLIB/src/stm32f4xx_adc.c ****   /* Return the multi mode conversion value */
1009:FWLIB/src/stm32f4xx_adc.c ****   return (*(__IO uint32_t *) CDR_ADDRESS);
 857              		.loc 1 1009 0
 858 0000 014B     		ldr	r3, .L61
 859 0002 1868     		ldr	r0, [r3]
1010:FWLIB/src/stm32f4xx_adc.c **** }
 860              		.loc 1 1010 0
 861 0004 7047     		bx	lr
 862              	.L62:
 863 0006 00BF     		.align	2
 864              	.L61:
 865 0008 08230140 		.word	1073816328
 866              		.cfi_endproc
 867              	.LFE142:
 869              		.section	.text.ADC_DMACmd,"ax",%progbits
 870              		.align	1
 871              		.global	ADC_DMACmd
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 875              		.fpu fpv4-sp-d16
 877              	ADC_DMACmd:
 878              	.LFB143:
1011:FWLIB/src/stm32f4xx_adc.c **** /**
ARM GAS  /tmp/ccFVxezZ.s 			page 34


1012:FWLIB/src/stm32f4xx_adc.c ****   * @}
1013:FWLIB/src/stm32f4xx_adc.c ****   */
1014:FWLIB/src/stm32f4xx_adc.c **** 
1015:FWLIB/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group5 Regular Channels DMA Configuration functions
1016:FWLIB/src/stm32f4xx_adc.c ****  *  @brief   Regular Channels DMA Configuration functions 
1017:FWLIB/src/stm32f4xx_adc.c ****  *
1018:FWLIB/src/stm32f4xx_adc.c **** @verbatim   
1019:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
1020:FWLIB/src/stm32f4xx_adc.c ****             ##### Regular Channels DMA Configuration functions #####
1021:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================  
1022:FWLIB/src/stm32f4xx_adc.c ****     [..] This section provides functions allowing to configure the DMA for ADC 
1023:FWLIB/src/stm32f4xx_adc.c ****          regular channels.
1024:FWLIB/src/stm32f4xx_adc.c ****          Since converted regular channel values are stored into a unique data 
1025:FWLIB/src/stm32f4xx_adc.c ****          register, it is useful to use DMA for conversion of more than one regular 
1026:FWLIB/src/stm32f4xx_adc.c ****          channel. This avoids the loss of the data already stored in the ADC 
1027:FWLIB/src/stm32f4xx_adc.c ****          Data register.   
1028:FWLIB/src/stm32f4xx_adc.c ****          When the DMA mode is enabled (using the ADC_DMACmd() function), after each
1029:FWLIB/src/stm32f4xx_adc.c ****          conversion of a regular channel, a DMA request is generated.
1030:FWLIB/src/stm32f4xx_adc.c ****     [..] Depending on the "DMA disable selection for Independent ADC mode" 
1031:FWLIB/src/stm32f4xx_adc.c ****          configuration (using the ADC_DMARequestAfterLastTransferCmd() function), 
1032:FWLIB/src/stm32f4xx_adc.c ****          at the end of the last DMA transfer, two possibilities are allowed:
1033:FWLIB/src/stm32f4xx_adc.c ****       (+) No new DMA request is issued to the DMA controller (feature DISABLED) 
1034:FWLIB/src/stm32f4xx_adc.c ****       (+) Requests can continue to be generated (feature ENABLED).  
1035:FWLIB/src/stm32f4xx_adc.c ****     [..] Depending on the "DMA disable selection for multi ADC mode" configuration 
1036:FWLIB/src/stm32f4xx_adc.c ****          (using the void ADC_MultiModeDMARequestAfterLastTransferCmd() function), 
1037:FWLIB/src/stm32f4xx_adc.c ****          at the end of the last DMA transfer, two possibilities are allowed:
1038:FWLIB/src/stm32f4xx_adc.c ****         (+) No new DMA request is issued to the DMA controller (feature DISABLED) 
1039:FWLIB/src/stm32f4xx_adc.c ****         (+) Requests can continue to be generated (feature ENABLED).
1040:FWLIB/src/stm32f4xx_adc.c **** 
1041:FWLIB/src/stm32f4xx_adc.c **** @endverbatim
1042:FWLIB/src/stm32f4xx_adc.c ****   * @{
1043:FWLIB/src/stm32f4xx_adc.c ****   */
1044:FWLIB/src/stm32f4xx_adc.c ****   
1045:FWLIB/src/stm32f4xx_adc.c ****  /**
1046:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the specified ADC DMA request.
1047:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1048:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC DMA transfer.
1049:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1050:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1051:FWLIB/src/stm32f4xx_adc.c ****   */
1052:FWLIB/src/stm32f4xx_adc.c **** void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
1053:FWLIB/src/stm32f4xx_adc.c **** {
 879              		.loc 1 1053 0
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 0
 882              		@ frame_needed = 0, uses_anonymous_args = 0
 883              		@ link register save eliminated.
 884              	.LVL85:
1054:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1055:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1056:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1057:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 885              		.loc 1 1057 0
 886 0000 21B9     		cbnz	r1, .L66
1058:FWLIB/src/stm32f4xx_adc.c ****   {
1059:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the selected ADC DMA request */
1060:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
ARM GAS  /tmp/ccFVxezZ.s 			page 35


1061:FWLIB/src/stm32f4xx_adc.c ****   }
1062:FWLIB/src/stm32f4xx_adc.c ****   else
1063:FWLIB/src/stm32f4xx_adc.c ****   {
1064:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC DMA request */
1065:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 887              		.loc 1 1065 0
 888 0002 8368     		ldr	r3, [r0, #8]
 889 0004 23F48073 		bic	r3, r3, #256
 890 0008 8360     		str	r3, [r0, #8]
 891 000a 7047     		bx	lr
 892              	.L66:
1060:FWLIB/src/stm32f4xx_adc.c ****   }
 893              		.loc 1 1060 0
 894 000c 8368     		ldr	r3, [r0, #8]
 895 000e 43F48073 		orr	r3, r3, #256
 896 0012 8360     		str	r3, [r0, #8]
 897 0014 7047     		bx	lr
 898              		.cfi_endproc
 899              	.LFE143:
 901              		.section	.text.ADC_DMARequestAfterLastTransferCmd,"ax",%progbits
 902              		.align	1
 903              		.global	ADC_DMARequestAfterLastTransferCmd
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 907              		.fpu fpv4-sp-d16
 909              	ADC_DMARequestAfterLastTransferCmd:
 910              	.LFB144:
1066:FWLIB/src/stm32f4xx_adc.c ****   }
1067:FWLIB/src/stm32f4xx_adc.c **** }
1068:FWLIB/src/stm32f4xx_adc.c **** 
1069:FWLIB/src/stm32f4xx_adc.c **** /**
1070:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the ADC DMA request after last transfer (Single-ADC mode)  
1071:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1072:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC DMA request after last transfer.
1073:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1074:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1075:FWLIB/src/stm32f4xx_adc.c ****   */
1076:FWLIB/src/stm32f4xx_adc.c **** void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
1077:FWLIB/src/stm32f4xx_adc.c **** {
 911              		.loc 1 1077 0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 0
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915              		@ link register save eliminated.
 916              	.LVL86:
1078:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1079:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1080:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1081:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 917              		.loc 1 1081 0
 918 0000 21B9     		cbnz	r1, .L70
1082:FWLIB/src/stm32f4xx_adc.c ****   {
1083:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the selected ADC DMA request after last transfer */
1084:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
1085:FWLIB/src/stm32f4xx_adc.c ****   }
1086:FWLIB/src/stm32f4xx_adc.c ****   else
ARM GAS  /tmp/ccFVxezZ.s 			page 36


1087:FWLIB/src/stm32f4xx_adc.c ****   {
1088:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC DMA request after last transfer */
1089:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 919              		.loc 1 1089 0
 920 0002 8368     		ldr	r3, [r0, #8]
 921 0004 23F40073 		bic	r3, r3, #512
 922 0008 8360     		str	r3, [r0, #8]
 923 000a 7047     		bx	lr
 924              	.L70:
1084:FWLIB/src/stm32f4xx_adc.c ****   }
 925              		.loc 1 1084 0
 926 000c 8368     		ldr	r3, [r0, #8]
 927 000e 43F40073 		orr	r3, r3, #512
 928 0012 8360     		str	r3, [r0, #8]
 929 0014 7047     		bx	lr
 930              		.cfi_endproc
 931              	.LFE144:
 933              		.section	.text.ADC_MultiModeDMARequestAfterLastTransferCmd,"ax",%progbits
 934              		.align	1
 935              		.global	ADC_MultiModeDMARequestAfterLastTransferCmd
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 939              		.fpu fpv4-sp-d16
 941              	ADC_MultiModeDMARequestAfterLastTransferCmd:
 942              	.LFB145:
1090:FWLIB/src/stm32f4xx_adc.c ****   }
1091:FWLIB/src/stm32f4xx_adc.c **** }
1092:FWLIB/src/stm32f4xx_adc.c **** 
1093:FWLIB/src/stm32f4xx_adc.c **** /**
1094:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the ADC DMA request after last transfer in multi ADC mode       
1095:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC DMA request after last transfer.
1096:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1097:FWLIB/src/stm32f4xx_adc.c ****   * @note   if Enabled, DMA requests are issued as long as data are converted and 
1098:FWLIB/src/stm32f4xx_adc.c ****   *         DMA mode for multi ADC mode (selected using ADC_CommonInit() function 
1099:FWLIB/src/stm32f4xx_adc.c ****   *         by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is 
1100:FWLIB/src/stm32f4xx_adc.c ****   *          ADC_DMAAccessMode_1, ADC_DMAAccessMode_2 or ADC_DMAAccessMode_3.     
1101:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1102:FWLIB/src/stm32f4xx_adc.c ****   */
1103:FWLIB/src/stm32f4xx_adc.c **** void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
1104:FWLIB/src/stm32f4xx_adc.c **** {
 943              		.loc 1 1104 0
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 0
 946              		@ frame_needed = 0, uses_anonymous_args = 0
 947              		@ link register save eliminated.
 948              	.LVL87:
1105:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1106:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1107:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 949              		.loc 1 1107 0
 950 0000 28B9     		cbnz	r0, .L74
1108:FWLIB/src/stm32f4xx_adc.c ****   {
1109:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the selected ADC DMA request after last transfer */
1110:FWLIB/src/stm32f4xx_adc.c ****     ADC->CCR |= (uint32_t)ADC_CCR_DDS;
1111:FWLIB/src/stm32f4xx_adc.c ****   }
1112:FWLIB/src/stm32f4xx_adc.c ****   else
ARM GAS  /tmp/ccFVxezZ.s 			page 37


1113:FWLIB/src/stm32f4xx_adc.c ****   {
1114:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC DMA request after last transfer */
1115:FWLIB/src/stm32f4xx_adc.c ****     ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 951              		.loc 1 1115 0
 952 0002 064A     		ldr	r2, .L75
 953 0004 5368     		ldr	r3, [r2, #4]
 954 0006 23F40053 		bic	r3, r3, #8192
 955 000a 5360     		str	r3, [r2, #4]
 956 000c 7047     		bx	lr
 957              	.L74:
1110:FWLIB/src/stm32f4xx_adc.c ****   }
 958              		.loc 1 1110 0
 959 000e 034A     		ldr	r2, .L75
 960 0010 5368     		ldr	r3, [r2, #4]
 961 0012 43F40053 		orr	r3, r3, #8192
 962 0016 5360     		str	r3, [r2, #4]
 963 0018 7047     		bx	lr
 964              	.L76:
 965 001a 00BF     		.align	2
 966              	.L75:
 967 001c 00230140 		.word	1073816320
 968              		.cfi_endproc
 969              	.LFE145:
 971              		.section	.text.ADC_InjectedChannelConfig,"ax",%progbits
 972              		.align	1
 973              		.global	ADC_InjectedChannelConfig
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 977              		.fpu fpv4-sp-d16
 979              	ADC_InjectedChannelConfig:
 980              	.LFB146:
1116:FWLIB/src/stm32f4xx_adc.c ****   }
1117:FWLIB/src/stm32f4xx_adc.c **** }
1118:FWLIB/src/stm32f4xx_adc.c **** /**
1119:FWLIB/src/stm32f4xx_adc.c ****   * @}
1120:FWLIB/src/stm32f4xx_adc.c ****   */
1121:FWLIB/src/stm32f4xx_adc.c **** 
1122:FWLIB/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group6 Injected channels Configuration functions
1123:FWLIB/src/stm32f4xx_adc.c ****  *  @brief   Injected channels Configuration functions 
1124:FWLIB/src/stm32f4xx_adc.c ****  *
1125:FWLIB/src/stm32f4xx_adc.c **** @verbatim   
1126:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
1127:FWLIB/src/stm32f4xx_adc.c ****               ##### Injected channels Configuration functions #####
1128:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================  
1129:FWLIB/src/stm32f4xx_adc.c **** 
1130:FWLIB/src/stm32f4xx_adc.c ****     [..] This section provide functions allowing to configure the ADC Injected channels,
1131:FWLIB/src/stm32f4xx_adc.c ****          it is composed of 2 sub sections : 
1132:FWLIB/src/stm32f4xx_adc.c ****     
1133:FWLIB/src/stm32f4xx_adc.c ****       (#) Configuration functions for Injected channels: This subsection provides 
1134:FWLIB/src/stm32f4xx_adc.c ****           functions allowing to configure the ADC injected channels :    
1135:FWLIB/src/stm32f4xx_adc.c ****         (++) Configure the rank in the injected group sequencer for each channel
1136:FWLIB/src/stm32f4xx_adc.c ****         (++) Configure the sampling time for each channel    
1137:FWLIB/src/stm32f4xx_adc.c ****         (++) Activate the Auto injected Mode  
1138:FWLIB/src/stm32f4xx_adc.c ****         (++) Activate the Discontinuous Mode 
1139:FWLIB/src/stm32f4xx_adc.c ****         (++) scan mode activation  
1140:FWLIB/src/stm32f4xx_adc.c ****         (++) External/software trigger source   
ARM GAS  /tmp/ccFVxezZ.s 			page 38


1141:FWLIB/src/stm32f4xx_adc.c ****         (++) External trigger edge 
1142:FWLIB/src/stm32f4xx_adc.c ****         (++) injected channels sequencer.
1143:FWLIB/src/stm32f4xx_adc.c ****     
1144:FWLIB/src/stm32f4xx_adc.c ****       (#) Get the Specified Injected channel conversion data: This subsection 
1145:FWLIB/src/stm32f4xx_adc.c ****           provides an important function in the ADC peripheral since it returns the 
1146:FWLIB/src/stm32f4xx_adc.c ****           converted data of the specific injected channel.
1147:FWLIB/src/stm32f4xx_adc.c **** 
1148:FWLIB/src/stm32f4xx_adc.c **** @endverbatim
1149:FWLIB/src/stm32f4xx_adc.c ****   * @{
1150:FWLIB/src/stm32f4xx_adc.c ****   */ 
1151:FWLIB/src/stm32f4xx_adc.c **** /**
1152:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Configures for the selected ADC injected channel its corresponding
1153:FWLIB/src/stm32f4xx_adc.c ****   *         rank in the sequencer and its sample time.
1154:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1155:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_Channel: the ADC channel to configure. 
1156:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1157:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_0: ADC Channel0 selected
1158:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_1: ADC Channel1 selected
1159:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_2: ADC Channel2 selected
1160:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_3: ADC Channel3 selected
1161:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_4: ADC Channel4 selected
1162:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_5: ADC Channel5 selected
1163:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_6: ADC Channel6 selected
1164:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_7: ADC Channel7 selected
1165:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_8: ADC Channel8 selected
1166:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_9: ADC Channel9 selected
1167:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_10: ADC Channel10 selected
1168:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_11: ADC Channel11 selected
1169:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_12: ADC Channel12 selected
1170:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_13: ADC Channel13 selected
1171:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_14: ADC Channel14 selected
1172:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_15: ADC Channel15 selected
1173:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_16: ADC Channel16 selected
1174:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_17: ADC Channel17 selected
1175:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_18: ADC Channel18 selected                       
1176:FWLIB/src/stm32f4xx_adc.c ****   * @param  Rank: The rank in the injected group sequencer. 
1177:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter must be between 1 to 4.
1178:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_SampleTime: The sample time value to be set for the selected channel. 
1179:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1180:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_3Cycles: Sample time equal to 3 cycles
1181:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_15Cycles: Sample time equal to 15 cycles
1182:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_28Cycles: Sample time equal to 28 cycles
1183:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_56Cycles: Sample time equal to 56 cycles	
1184:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_84Cycles: Sample time equal to 84 cycles	
1185:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_112Cycles: Sample time equal to 112 cycles	
1186:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
1187:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
1188:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1189:FWLIB/src/stm32f4xx_adc.c ****   */
1190:FWLIB/src/stm32f4xx_adc.c **** void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_Sa
1191:FWLIB/src/stm32f4xx_adc.c **** {
 981              		.loc 1 1191 0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 0
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985              		@ link register save eliminated.
 986              	.LVL88:
ARM GAS  /tmp/ccFVxezZ.s 			page 39


 987 0000 70B4     		push	{r4, r5, r6}
 988              	.LCFI8:
 989              		.cfi_def_cfa_offset 12
 990              		.cfi_offset 4, -12
 991              		.cfi_offset 5, -8
 992              		.cfi_offset 6, -4
 993              	.LVL89:
1192:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
1193:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1194:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1195:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_CHANNEL(ADC_Channel));
1196:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_INJECTED_RANK(Rank));
1197:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
1198:FWLIB/src/stm32f4xx_adc.c ****   /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
1199:FWLIB/src/stm32f4xx_adc.c ****   if (ADC_Channel > ADC_Channel_9)
 994              		.loc 1 1199 0
 995 0002 0929     		cmp	r1, #9
 996 0004 1CD8     		bhi	.L81
1200:FWLIB/src/stm32f4xx_adc.c ****   {
1201:FWLIB/src/stm32f4xx_adc.c ****     /* Get the old register value */
1202:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SMPR1;
1203:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
1204:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
1205:FWLIB/src/stm32f4xx_adc.c ****     /* Clear the old sample time */
1206:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
1207:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
1208:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
1209:FWLIB/src/stm32f4xx_adc.c ****     /* Set the new sample time */
1210:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
1211:FWLIB/src/stm32f4xx_adc.c ****     /* Store the new register value */
1212:FWLIB/src/stm32f4xx_adc.c ****     ADCx->SMPR1 = tmpreg1;
1213:FWLIB/src/stm32f4xx_adc.c ****   }
1214:FWLIB/src/stm32f4xx_adc.c ****   else /* ADC_Channel include in ADC_Channel_[0..9] */
1215:FWLIB/src/stm32f4xx_adc.c ****   {
1216:FWLIB/src/stm32f4xx_adc.c ****     /* Get the old register value */
1217:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SMPR2;
 997              		.loc 1 1217 0
 998 0006 0469     		ldr	r4, [r0, #16]
 999              	.LVL90:
1218:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
1219:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 1000              		.loc 1 1219 0
 1001 0008 01EB4106 		add	r6, r1, r1, lsl #1
 1002 000c 0725     		movs	r5, #7
 1003 000e B540     		lsls	r5, r5, r6
 1004              	.LVL91:
1220:FWLIB/src/stm32f4xx_adc.c ****     /* Clear the old sample time */
1221:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 1005              		.loc 1 1221 0
 1006 0010 24EA0504 		bic	r4, r4, r5
 1007              	.LVL92:
1222:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
1223:FWLIB/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 1008              		.loc 1 1223 0
 1009 0014 B340     		lsls	r3, r3, r6
 1010              	.LVL93:
1224:FWLIB/src/stm32f4xx_adc.c ****     /* Set the new sample time */
ARM GAS  /tmp/ccFVxezZ.s 			page 40


1225:FWLIB/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 1011              		.loc 1 1225 0
 1012 0016 2343     		orrs	r3, r3, r4
 1013              	.LVL94:
1226:FWLIB/src/stm32f4xx_adc.c ****     /* Store the new register value */
1227:FWLIB/src/stm32f4xx_adc.c ****     ADCx->SMPR2 = tmpreg1;
 1014              		.loc 1 1227 0
 1015 0018 0361     		str	r3, [r0, #16]
 1016              	.L79:
1228:FWLIB/src/stm32f4xx_adc.c ****   }
1229:FWLIB/src/stm32f4xx_adc.c ****   /* Rank configuration */
1230:FWLIB/src/stm32f4xx_adc.c ****   /* Get the old register value */
1231:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->JSQR;
 1017              		.loc 1 1231 0
 1018 001a 846B     		ldr	r4, [r0, #56]
 1019              	.LVL95:
1232:FWLIB/src/stm32f4xx_adc.c ****   /* Get JL value: Number = JL+1 */
1233:FWLIB/src/stm32f4xx_adc.c ****   tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 1020              		.loc 1 1233 0
 1021 001c C4F30153 		ubfx	r3, r4, #20, #2
 1022              	.LVL96:
1234:FWLIB/src/stm32f4xx_adc.c ****   /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
1235:FWLIB/src/stm32f4xx_adc.c ****   tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 1023              		.loc 1 1235 0
 1024 0020 D31A     		subs	r3, r2, r3
 1025              	.LVL97:
 1026 0022 DBB2     		uxtb	r3, r3
 1027 0024 0233     		adds	r3, r3, #2
 1028 0026 DBB2     		uxtb	r3, r3
 1029 0028 03EB8303 		add	r3, r3, r3, lsl #2
 1030 002c 1F22     		movs	r2, #31
 1031              	.LVL98:
 1032 002e 9A40     		lsls	r2, r2, r3
 1033              	.LVL99:
1236:FWLIB/src/stm32f4xx_adc.c ****   /* Clear the old JSQx bits for the selected rank */
1237:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 &= ~tmpreg2;
 1034              		.loc 1 1237 0
 1035 0030 24EA0204 		bic	r4, r4, r2
 1036              	.LVL100:
1238:FWLIB/src/stm32f4xx_adc.c ****   /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
1239:FWLIB/src/stm32f4xx_adc.c ****   tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 1037              		.loc 1 1239 0
 1038 0034 01FA03F3 		lsl	r3, r1, r3
 1039              	.LVL101:
1240:FWLIB/src/stm32f4xx_adc.c ****   /* Set the JSQx bits for the selected rank */
1241:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 |= tmpreg2;
 1040              		.loc 1 1241 0
 1041 0038 1C43     		orrs	r4, r4, r3
 1042              	.LVL102:
1242:FWLIB/src/stm32f4xx_adc.c ****   /* Store the new register value */
1243:FWLIB/src/stm32f4xx_adc.c ****   ADCx->JSQR = tmpreg1;
 1043              		.loc 1 1243 0
 1044 003a 8463     		str	r4, [r0, #56]
1244:FWLIB/src/stm32f4xx_adc.c **** }
 1045              		.loc 1 1244 0
 1046 003c 70BC     		pop	{r4, r5, r6}
 1047              	.LCFI9:
ARM GAS  /tmp/ccFVxezZ.s 			page 41


 1048              		.cfi_remember_state
 1049              		.cfi_restore 6
 1050              		.cfi_restore 5
 1051              		.cfi_restore 4
 1052              		.cfi_def_cfa_offset 0
 1053              	.LVL103:
 1054 003e 7047     		bx	lr
 1055              	.LVL104:
 1056              	.L81:
 1057              	.LCFI10:
 1058              		.cfi_restore_state
1202:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 1059              		.loc 1 1202 0
 1060 0040 C568     		ldr	r5, [r0, #12]
 1061              	.LVL105:
1204:FWLIB/src/stm32f4xx_adc.c ****     /* Clear the old sample time */
 1062              		.loc 1 1204 0
 1063 0042 A1F10A04 		sub	r4, r1, #10
 1064 0046 04EB4404 		add	r4, r4, r4, lsl #1
 1065 004a 0726     		movs	r6, #7
 1066 004c A640     		lsls	r6, r6, r4
 1067              	.LVL106:
1206:FWLIB/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 1068              		.loc 1 1206 0
 1069 004e 25EA0605 		bic	r5, r5, r6
 1070              	.LVL107:
1208:FWLIB/src/stm32f4xx_adc.c ****     /* Set the new sample time */
 1071              		.loc 1 1208 0
 1072 0052 A340     		lsls	r3, r3, r4
 1073              	.LVL108:
1210:FWLIB/src/stm32f4xx_adc.c ****     /* Store the new register value */
 1074              		.loc 1 1210 0
 1075 0054 2B43     		orrs	r3, r3, r5
 1076              	.LVL109:
1212:FWLIB/src/stm32f4xx_adc.c ****   }
 1077              		.loc 1 1212 0
 1078 0056 C360     		str	r3, [r0, #12]
 1079 0058 DFE7     		b	.L79
 1080              		.cfi_endproc
 1081              	.LFE146:
 1083              		.section	.text.ADC_InjectedSequencerLengthConfig,"ax",%progbits
 1084              		.align	1
 1085              		.global	ADC_InjectedSequencerLengthConfig
 1086              		.syntax unified
 1087              		.thumb
 1088              		.thumb_func
 1089              		.fpu fpv4-sp-d16
 1091              	ADC_InjectedSequencerLengthConfig:
 1092              	.LFB147:
1245:FWLIB/src/stm32f4xx_adc.c **** 
1246:FWLIB/src/stm32f4xx_adc.c **** /**
1247:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Configures the sequencer length for injected channels
1248:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1249:FWLIB/src/stm32f4xx_adc.c ****   * @param  Length: The sequencer length. 
1250:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter must be a number between 1 to 4.
1251:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1252:FWLIB/src/stm32f4xx_adc.c ****   */
ARM GAS  /tmp/ccFVxezZ.s 			page 42


1253:FWLIB/src/stm32f4xx_adc.c **** void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
1254:FWLIB/src/stm32f4xx_adc.c **** {
 1093              		.loc 1 1254 0
 1094              		.cfi_startproc
 1095              		@ args = 0, pretend = 0, frame = 0
 1096              		@ frame_needed = 0, uses_anonymous_args = 0
 1097              		@ link register save eliminated.
 1098              	.LVL110:
1255:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0;
1256:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg2 = 0;
1257:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1258:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1259:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_INJECTED_LENGTH(Length));
1260:FWLIB/src/stm32f4xx_adc.c ****   
1261:FWLIB/src/stm32f4xx_adc.c ****   /* Get the old register value */
1262:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->JSQR;
 1099              		.loc 1 1262 0
 1100 0000 836B     		ldr	r3, [r0, #56]
 1101              	.LVL111:
1263:FWLIB/src/stm32f4xx_adc.c ****   
1264:FWLIB/src/stm32f4xx_adc.c ****   /* Clear the old injected sequence length JL bits */
1265:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 &= JSQR_JL_RESET;
 1102              		.loc 1 1265 0
 1103 0002 23F44013 		bic	r3, r3, #3145728
 1104              	.LVL112:
1266:FWLIB/src/stm32f4xx_adc.c ****   
1267:FWLIB/src/stm32f4xx_adc.c ****   /* Set the injected sequence length JL bits */
1268:FWLIB/src/stm32f4xx_adc.c ****   tmpreg2 = Length - 1; 
 1105              		.loc 1 1268 0
 1106 0006 0139     		subs	r1, r1, #1
 1107              	.LVL113:
1269:FWLIB/src/stm32f4xx_adc.c ****   tmpreg1 |= tmpreg2 << 20;
 1108              		.loc 1 1269 0
 1109 0008 43EA0153 		orr	r3, r3, r1, lsl #20
 1110              	.LVL114:
1270:FWLIB/src/stm32f4xx_adc.c ****   
1271:FWLIB/src/stm32f4xx_adc.c ****   /* Store the new register value */
1272:FWLIB/src/stm32f4xx_adc.c ****   ADCx->JSQR = tmpreg1;
 1111              		.loc 1 1272 0
 1112 000c 8363     		str	r3, [r0, #56]
 1113 000e 7047     		bx	lr
 1114              		.cfi_endproc
 1115              	.LFE147:
 1117              		.section	.text.ADC_SetInjectedOffset,"ax",%progbits
 1118              		.align	1
 1119              		.global	ADC_SetInjectedOffset
 1120              		.syntax unified
 1121              		.thumb
 1122              		.thumb_func
 1123              		.fpu fpv4-sp-d16
 1125              	ADC_SetInjectedOffset:
 1126              	.LFB148:
1273:FWLIB/src/stm32f4xx_adc.c **** }
1274:FWLIB/src/stm32f4xx_adc.c **** 
1275:FWLIB/src/stm32f4xx_adc.c **** /**
1276:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Set the injected channels conversion value offset
1277:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
ARM GAS  /tmp/ccFVxezZ.s 			page 43


1278:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_InjectedChannel: the ADC injected channel to set its offset. 
1279:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1280:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_1: Injected Channel1 selected
1281:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_2: Injected Channel2 selected
1282:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
1283:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
1284:FWLIB/src/stm32f4xx_adc.c ****   * @param  Offset: the offset value for the selected ADC injected channel
1285:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter must be a 12bit value.
1286:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1287:FWLIB/src/stm32f4xx_adc.c ****   */
1288:FWLIB/src/stm32f4xx_adc.c **** void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
1289:FWLIB/src/stm32f4xx_adc.c **** {
 1127              		.loc 1 1289 0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 8
 1130              		@ frame_needed = 0, uses_anonymous_args = 0
 1131              		@ link register save eliminated.
 1132              	.LVL115:
 1133 0000 82B0     		sub	sp, sp, #8
 1134              	.LCFI11:
 1135              		.cfi_def_cfa_offset 8
1290:FWLIB/src/stm32f4xx_adc.c ****     __IO uint32_t tmp = 0;
 1136              		.loc 1 1290 0
 1137 0002 0023     		movs	r3, #0
 1138 0004 0193     		str	r3, [sp, #4]
1291:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1292:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1293:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
1294:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_OFFSET(Offset));
1295:FWLIB/src/stm32f4xx_adc.c ****   
1296:FWLIB/src/stm32f4xx_adc.c ****   tmp = (uint32_t)ADCx;
 1139              		.loc 1 1296 0
 1140 0006 0190     		str	r0, [sp, #4]
1297:FWLIB/src/stm32f4xx_adc.c ****   tmp += ADC_InjectedChannel;
 1141              		.loc 1 1297 0
 1142 0008 019B     		ldr	r3, [sp, #4]
 1143 000a 1944     		add	r1, r1, r3
 1144              	.LVL116:
 1145 000c 0191     		str	r1, [sp, #4]
1298:FWLIB/src/stm32f4xx_adc.c ****   
1299:FWLIB/src/stm32f4xx_adc.c ****   /* Set the selected injected channel data offset */
1300:FWLIB/src/stm32f4xx_adc.c ****  *(__IO uint32_t *) tmp = (uint32_t)Offset;
 1146              		.loc 1 1300 0
 1147 000e 019B     		ldr	r3, [sp, #4]
 1148 0010 1A60     		str	r2, [r3]
1301:FWLIB/src/stm32f4xx_adc.c **** }
 1149              		.loc 1 1301 0
 1150 0012 02B0     		add	sp, sp, #8
 1151              	.LCFI12:
 1152              		.cfi_def_cfa_offset 0
 1153              		@ sp needed
 1154 0014 7047     		bx	lr
 1155              		.cfi_endproc
 1156              	.LFE148:
 1158              		.section	.text.ADC_ExternalTrigInjectedConvConfig,"ax",%progbits
 1159              		.align	1
 1160              		.global	ADC_ExternalTrigInjectedConvConfig
ARM GAS  /tmp/ccFVxezZ.s 			page 44


 1161              		.syntax unified
 1162              		.thumb
 1163              		.thumb_func
 1164              		.fpu fpv4-sp-d16
 1166              	ADC_ExternalTrigInjectedConvConfig:
 1167              	.LFB149:
1302:FWLIB/src/stm32f4xx_adc.c **** 
1303:FWLIB/src/stm32f4xx_adc.c ****  /**
1304:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Configures the ADCx external trigger for injected channels conversion.
1305:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1306:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_ExternalTrigInjecConv: specifies the ADC trigger to start injected conversion.
1307:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:                    
1308:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T1_CC4: Timer1 capture compare4 selected 
1309:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T1_TRGO: Timer1 TRGO event selected 
1310:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T2_CC1: Timer2 capture compare1 selected 
1311:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T2_TRGO: Timer2 TRGO event selected 
1312:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T3_CC2: Timer3 capture compare2 selected 
1313:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T3_CC4: Timer3 capture compare4 selected 
1314:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T4_CC1: Timer4 capture compare1 selected             
1315:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T4_CC2: Timer4 capture compare2 selected 
1316:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T4_CC3: Timer4 capture compare3 selected             
1317:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T4_TRGO: Timer4 TRGO event selected 
1318:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T5_CC4: Timer5 capture compare4 selected             
1319:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T5_TRGO: Timer5 TRGO event selected                  
1320:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T8_CC2: Timer8 capture compare2 selected
1321:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T8_CC3: Timer8 capture compare3 selected             
1322:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T8_CC4: Timer8 capture compare4 selected 
1323:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_Ext_IT15: External interrupt line 15 event selected  
1324:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1325:FWLIB/src/stm32f4xx_adc.c ****   */
1326:FWLIB/src/stm32f4xx_adc.c **** void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
1327:FWLIB/src/stm32f4xx_adc.c **** {
 1168              		.loc 1 1327 0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172              		@ link register save eliminated.
 1173              	.LVL117:
1328:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg = 0;
1329:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1330:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1331:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
1332:FWLIB/src/stm32f4xx_adc.c ****   
1333:FWLIB/src/stm32f4xx_adc.c ****   /* Get the old register value */
1334:FWLIB/src/stm32f4xx_adc.c ****   tmpreg = ADCx->CR2;
 1174              		.loc 1 1334 0
 1175 0000 8368     		ldr	r3, [r0, #8]
 1176              	.LVL118:
1335:FWLIB/src/stm32f4xx_adc.c ****   
1336:FWLIB/src/stm32f4xx_adc.c ****   /* Clear the old external event selection for injected group */
1337:FWLIB/src/stm32f4xx_adc.c ****   tmpreg &= CR2_JEXTSEL_RESET;
 1177              		.loc 1 1337 0
 1178 0002 23F47023 		bic	r3, r3, #983040
 1179              	.LVL119:
1338:FWLIB/src/stm32f4xx_adc.c ****   
1339:FWLIB/src/stm32f4xx_adc.c ****   /* Set the external event selection for injected group */
1340:FWLIB/src/stm32f4xx_adc.c ****   tmpreg |= ADC_ExternalTrigInjecConv;
ARM GAS  /tmp/ccFVxezZ.s 			page 45


 1180              		.loc 1 1340 0
 1181 0006 1943     		orrs	r1, r1, r3
 1182              	.LVL120:
1341:FWLIB/src/stm32f4xx_adc.c ****   
1342:FWLIB/src/stm32f4xx_adc.c ****   /* Store the new register value */
1343:FWLIB/src/stm32f4xx_adc.c ****   ADCx->CR2 = tmpreg;
 1183              		.loc 1 1343 0
 1184 0008 8160     		str	r1, [r0, #8]
 1185 000a 7047     		bx	lr
 1186              		.cfi_endproc
 1187              	.LFE149:
 1189              		.section	.text.ADC_ExternalTrigInjectedConvEdgeConfig,"ax",%progbits
 1190              		.align	1
 1191              		.global	ADC_ExternalTrigInjectedConvEdgeConfig
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1195              		.fpu fpv4-sp-d16
 1197              	ADC_ExternalTrigInjectedConvEdgeConfig:
 1198              	.LFB150:
1344:FWLIB/src/stm32f4xx_adc.c **** }
1345:FWLIB/src/stm32f4xx_adc.c **** 
1346:FWLIB/src/stm32f4xx_adc.c **** /**
1347:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Configures the ADCx external trigger edge for injected channels conversion.
1348:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1349:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_ExternalTrigInjecConvEdge: specifies the ADC external trigger edge
1350:FWLIB/src/stm32f4xx_adc.c ****   *         to start injected conversion. 
1351:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1352:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConvEdge_None: external trigger disabled for 
1353:FWLIB/src/stm32f4xx_adc.c ****   *                                                     injected conversion
1354:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConvEdge_Rising: detection on rising edge
1355:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConvEdge_Falling: detection on falling edge
1356:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConvEdge_RisingFalling: detection on both rising 
1357:FWLIB/src/stm32f4xx_adc.c ****   *                                                               and falling edge
1358:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1359:FWLIB/src/stm32f4xx_adc.c ****   */
1360:FWLIB/src/stm32f4xx_adc.c **** void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConvEd
1361:FWLIB/src/stm32f4xx_adc.c **** {
 1199              		.loc 1 1361 0
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 0
 1202              		@ frame_needed = 0, uses_anonymous_args = 0
 1203              		@ link register save eliminated.
 1204              	.LVL121:
1362:FWLIB/src/stm32f4xx_adc.c ****   uint32_t tmpreg = 0;
1363:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1364:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1365:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(ADC_ExternalTrigInjecConvEdge));
1366:FWLIB/src/stm32f4xx_adc.c ****   /* Get the old register value */
1367:FWLIB/src/stm32f4xx_adc.c ****   tmpreg = ADCx->CR2;
 1205              		.loc 1 1367 0
 1206 0000 8368     		ldr	r3, [r0, #8]
 1207              	.LVL122:
1368:FWLIB/src/stm32f4xx_adc.c ****   /* Clear the old external trigger edge for injected group */
1369:FWLIB/src/stm32f4xx_adc.c ****   tmpreg &= CR2_JEXTEN_RESET;
 1208              		.loc 1 1369 0
 1209 0002 23F44013 		bic	r3, r3, #3145728
ARM GAS  /tmp/ccFVxezZ.s 			page 46


 1210              	.LVL123:
1370:FWLIB/src/stm32f4xx_adc.c ****   /* Set the new external trigger edge for injected group */
1371:FWLIB/src/stm32f4xx_adc.c ****   tmpreg |= ADC_ExternalTrigInjecConvEdge;
 1211              		.loc 1 1371 0
 1212 0006 1943     		orrs	r1, r1, r3
 1213              	.LVL124:
1372:FWLIB/src/stm32f4xx_adc.c ****   /* Store the new register value */
1373:FWLIB/src/stm32f4xx_adc.c ****   ADCx->CR2 = tmpreg;
 1214              		.loc 1 1373 0
 1215 0008 8160     		str	r1, [r0, #8]
 1216 000a 7047     		bx	lr
 1217              		.cfi_endproc
 1218              	.LFE150:
 1220              		.section	.text.ADC_SoftwareStartInjectedConv,"ax",%progbits
 1221              		.align	1
 1222              		.global	ADC_SoftwareStartInjectedConv
 1223              		.syntax unified
 1224              		.thumb
 1225              		.thumb_func
 1226              		.fpu fpv4-sp-d16
 1228              	ADC_SoftwareStartInjectedConv:
 1229              	.LFB151:
1374:FWLIB/src/stm32f4xx_adc.c **** }
1375:FWLIB/src/stm32f4xx_adc.c **** 
1376:FWLIB/src/stm32f4xx_adc.c **** /**
1377:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables the selected ADC software start conversion of the injected channels.
1378:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1379:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1380:FWLIB/src/stm32f4xx_adc.c ****   */
1381:FWLIB/src/stm32f4xx_adc.c **** void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
1382:FWLIB/src/stm32f4xx_adc.c **** {
 1230              		.loc 1 1382 0
 1231              		.cfi_startproc
 1232              		@ args = 0, pretend = 0, frame = 0
 1233              		@ frame_needed = 0, uses_anonymous_args = 0
 1234              		@ link register save eliminated.
 1235              	.LVL125:
1383:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1384:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1385:FWLIB/src/stm32f4xx_adc.c ****   /* Enable the selected ADC conversion for injected group */
1386:FWLIB/src/stm32f4xx_adc.c ****   ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 1236              		.loc 1 1386 0
 1237 0000 8368     		ldr	r3, [r0, #8]
 1238 0002 43F48003 		orr	r3, r3, #4194304
 1239 0006 8360     		str	r3, [r0, #8]
 1240 0008 7047     		bx	lr
 1241              		.cfi_endproc
 1242              	.LFE151:
 1244              		.section	.text.ADC_GetSoftwareStartInjectedConvCmdStatus,"ax",%progbits
 1245              		.align	1
 1246              		.global	ADC_GetSoftwareStartInjectedConvCmdStatus
 1247              		.syntax unified
 1248              		.thumb
 1249              		.thumb_func
 1250              		.fpu fpv4-sp-d16
 1252              	ADC_GetSoftwareStartInjectedConvCmdStatus:
 1253              	.LFB152:
ARM GAS  /tmp/ccFVxezZ.s 			page 47


1387:FWLIB/src/stm32f4xx_adc.c **** }
1388:FWLIB/src/stm32f4xx_adc.c **** 
1389:FWLIB/src/stm32f4xx_adc.c **** /**
1390:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Gets the selected ADC Software start injected conversion Status.
1391:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1392:FWLIB/src/stm32f4xx_adc.c ****   * @retval The new state of ADC software start injected conversion (SET or RESET).
1393:FWLIB/src/stm32f4xx_adc.c ****   */
1394:FWLIB/src/stm32f4xx_adc.c **** FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
1395:FWLIB/src/stm32f4xx_adc.c **** {
 1254              		.loc 1 1395 0
 1255              		.cfi_startproc
 1256              		@ args = 0, pretend = 0, frame = 0
 1257              		@ frame_needed = 0, uses_anonymous_args = 0
 1258              		@ link register save eliminated.
 1259              	.LVL126:
1396:FWLIB/src/stm32f4xx_adc.c ****   FlagStatus bitstatus = RESET;
1397:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1398:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1399:FWLIB/src/stm32f4xx_adc.c ****   
1400:FWLIB/src/stm32f4xx_adc.c ****   /* Check the status of JSWSTART bit */
1401:FWLIB/src/stm32f4xx_adc.c ****   if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 1260              		.loc 1 1401 0
 1261 0000 8368     		ldr	r3, [r0, #8]
 1262 0002 13F4800F 		tst	r3, #4194304
 1263 0006 01D1     		bne	.L91
1402:FWLIB/src/stm32f4xx_adc.c ****   {
1403:FWLIB/src/stm32f4xx_adc.c ****     /* JSWSTART bit is set */
1404:FWLIB/src/stm32f4xx_adc.c ****     bitstatus = SET;
1405:FWLIB/src/stm32f4xx_adc.c ****   }
1406:FWLIB/src/stm32f4xx_adc.c ****   else
1407:FWLIB/src/stm32f4xx_adc.c ****   {
1408:FWLIB/src/stm32f4xx_adc.c ****     /* JSWSTART bit is reset */
1409:FWLIB/src/stm32f4xx_adc.c ****     bitstatus = RESET;
 1264              		.loc 1 1409 0
 1265 0008 0020     		movs	r0, #0
 1266              	.LVL127:
1410:FWLIB/src/stm32f4xx_adc.c ****   }
1411:FWLIB/src/stm32f4xx_adc.c ****   /* Return the JSWSTART bit status */
1412:FWLIB/src/stm32f4xx_adc.c ****   return  bitstatus;
1413:FWLIB/src/stm32f4xx_adc.c **** }
 1267              		.loc 1 1413 0
 1268 000a 7047     		bx	lr
 1269              	.LVL128:
 1270              	.L91:
1404:FWLIB/src/stm32f4xx_adc.c ****   }
 1271              		.loc 1 1404 0
 1272 000c 0120     		movs	r0, #1
 1273              	.LVL129:
 1274 000e 7047     		bx	lr
 1275              		.cfi_endproc
 1276              	.LFE152:
 1278              		.section	.text.ADC_AutoInjectedConvCmd,"ax",%progbits
 1279              		.align	1
 1280              		.global	ADC_AutoInjectedConvCmd
 1281              		.syntax unified
 1282              		.thumb
 1283              		.thumb_func
ARM GAS  /tmp/ccFVxezZ.s 			page 48


 1284              		.fpu fpv4-sp-d16
 1286              	ADC_AutoInjectedConvCmd:
 1287              	.LFB153:
1414:FWLIB/src/stm32f4xx_adc.c **** 
1415:FWLIB/src/stm32f4xx_adc.c **** /**
1416:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the selected ADC automatic injected group 
1417:FWLIB/src/stm32f4xx_adc.c ****   *         conversion after regular one.
1418:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1419:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC auto injected conversion
1420:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1421:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1422:FWLIB/src/stm32f4xx_adc.c ****   */
1423:FWLIB/src/stm32f4xx_adc.c **** void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
1424:FWLIB/src/stm32f4xx_adc.c **** {
 1288              		.loc 1 1424 0
 1289              		.cfi_startproc
 1290              		@ args = 0, pretend = 0, frame = 0
 1291              		@ frame_needed = 0, uses_anonymous_args = 0
 1292              		@ link register save eliminated.
 1293              	.LVL130:
1425:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1426:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1427:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1428:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1294              		.loc 1 1428 0
 1295 0000 21B9     		cbnz	r1, .L95
1429:FWLIB/src/stm32f4xx_adc.c ****   {
1430:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the selected ADC automatic injected group conversion */
1431:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
1432:FWLIB/src/stm32f4xx_adc.c ****   }
1433:FWLIB/src/stm32f4xx_adc.c ****   else
1434:FWLIB/src/stm32f4xx_adc.c ****   {
1435:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC automatic injected group conversion */
1436:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR1 &= (uint32_t)(~ADC_CR1_JAUTO);
 1296              		.loc 1 1436 0
 1297 0002 4368     		ldr	r3, [r0, #4]
 1298 0004 23F48063 		bic	r3, r3, #1024
 1299 0008 4360     		str	r3, [r0, #4]
 1300 000a 7047     		bx	lr
 1301              	.L95:
1431:FWLIB/src/stm32f4xx_adc.c ****   }
 1302              		.loc 1 1431 0
 1303 000c 4368     		ldr	r3, [r0, #4]
 1304 000e 43F48063 		orr	r3, r3, #1024
 1305 0012 4360     		str	r3, [r0, #4]
 1306 0014 7047     		bx	lr
 1307              		.cfi_endproc
 1308              	.LFE153:
 1310              		.section	.text.ADC_InjectedDiscModeCmd,"ax",%progbits
 1311              		.align	1
 1312              		.global	ADC_InjectedDiscModeCmd
 1313              		.syntax unified
 1314              		.thumb
 1315              		.thumb_func
 1316              		.fpu fpv4-sp-d16
 1318              	ADC_InjectedDiscModeCmd:
 1319              	.LFB154:
ARM GAS  /tmp/ccFVxezZ.s 			page 49


1437:FWLIB/src/stm32f4xx_adc.c ****   }
1438:FWLIB/src/stm32f4xx_adc.c **** }
1439:FWLIB/src/stm32f4xx_adc.c **** 
1440:FWLIB/src/stm32f4xx_adc.c **** /**
1441:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the discontinuous mode for injected group 
1442:FWLIB/src/stm32f4xx_adc.c ****   *         channel for the specified ADC
1443:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1444:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC discontinuous mode on injected
1445:FWLIB/src/stm32f4xx_adc.c ****   *         group channel.
1446:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1447:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1448:FWLIB/src/stm32f4xx_adc.c ****   */
1449:FWLIB/src/stm32f4xx_adc.c **** void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
1450:FWLIB/src/stm32f4xx_adc.c **** {
 1320              		.loc 1 1450 0
 1321              		.cfi_startproc
 1322              		@ args = 0, pretend = 0, frame = 0
 1323              		@ frame_needed = 0, uses_anonymous_args = 0
 1324              		@ link register save eliminated.
 1325              	.LVL131:
1451:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1452:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1453:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1454:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1326              		.loc 1 1454 0
 1327 0000 21B9     		cbnz	r1, .L99
1455:FWLIB/src/stm32f4xx_adc.c ****   {
1456:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the selected ADC injected discontinuous mode */
1457:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
1458:FWLIB/src/stm32f4xx_adc.c ****   }
1459:FWLIB/src/stm32f4xx_adc.c ****   else
1460:FWLIB/src/stm32f4xx_adc.c ****   {
1461:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC injected discontinuous mode */
1462:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR1 &= (uint32_t)(~ADC_CR1_JDISCEN);
 1328              		.loc 1 1462 0
 1329 0002 4368     		ldr	r3, [r0, #4]
 1330 0004 23F48053 		bic	r3, r3, #4096
 1331 0008 4360     		str	r3, [r0, #4]
 1332 000a 7047     		bx	lr
 1333              	.L99:
1457:FWLIB/src/stm32f4xx_adc.c ****   }
 1334              		.loc 1 1457 0
 1335 000c 4368     		ldr	r3, [r0, #4]
 1336 000e 43F48053 		orr	r3, r3, #4096
 1337 0012 4360     		str	r3, [r0, #4]
 1338 0014 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE154:
 1342              		.section	.text.ADC_GetInjectedConversionValue,"ax",%progbits
 1343              		.align	1
 1344              		.global	ADC_GetInjectedConversionValue
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1348              		.fpu fpv4-sp-d16
 1350              	ADC_GetInjectedConversionValue:
 1351              	.LFB155:
ARM GAS  /tmp/ccFVxezZ.s 			page 50


1463:FWLIB/src/stm32f4xx_adc.c ****   }
1464:FWLIB/src/stm32f4xx_adc.c **** }
1465:FWLIB/src/stm32f4xx_adc.c **** 
1466:FWLIB/src/stm32f4xx_adc.c **** /**
1467:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Returns the ADC injected channel conversion result
1468:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1469:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_InjectedChannel: the converted ADC injected channel.
1470:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1471:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_1: Injected Channel1 selected
1472:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_2: Injected Channel2 selected
1473:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
1474:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
1475:FWLIB/src/stm32f4xx_adc.c ****   * @retval The Data conversion value.
1476:FWLIB/src/stm32f4xx_adc.c ****   */
1477:FWLIB/src/stm32f4xx_adc.c **** uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
1478:FWLIB/src/stm32f4xx_adc.c **** {
 1352              		.loc 1 1478 0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 8
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 1357              	.LVL132:
 1358 0000 82B0     		sub	sp, sp, #8
 1359              	.LCFI13:
 1360              		.cfi_def_cfa_offset 8
1479:FWLIB/src/stm32f4xx_adc.c ****   __IO uint32_t tmp = 0;
 1361              		.loc 1 1479 0
 1362 0002 0023     		movs	r3, #0
 1363 0004 0193     		str	r3, [sp, #4]
1480:FWLIB/src/stm32f4xx_adc.c ****   
1481:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1482:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1483:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
1484:FWLIB/src/stm32f4xx_adc.c **** 
1485:FWLIB/src/stm32f4xx_adc.c ****   tmp = (uint32_t)ADCx;
 1364              		.loc 1 1485 0
 1365 0006 0190     		str	r0, [sp, #4]
1486:FWLIB/src/stm32f4xx_adc.c ****   tmp += ADC_InjectedChannel + JDR_OFFSET;
 1366              		.loc 1 1486 0
 1367 0008 019B     		ldr	r3, [sp, #4]
 1368 000a 1944     		add	r1, r1, r3
 1369              	.LVL133:
 1370 000c 2831     		adds	r1, r1, #40
 1371 000e 0191     		str	r1, [sp, #4]
1487:FWLIB/src/stm32f4xx_adc.c ****   
1488:FWLIB/src/stm32f4xx_adc.c ****   /* Returns the selected injected channel conversion data value */
1489:FWLIB/src/stm32f4xx_adc.c ****   return (uint16_t) (*(__IO uint32_t*)  tmp); 
 1372              		.loc 1 1489 0
 1373 0010 019B     		ldr	r3, [sp, #4]
 1374 0012 1868     		ldr	r0, [r3]
 1375              	.LVL134:
1490:FWLIB/src/stm32f4xx_adc.c **** }
 1376              		.loc 1 1490 0
 1377 0014 80B2     		uxth	r0, r0
 1378 0016 02B0     		add	sp, sp, #8
 1379              	.LCFI14:
 1380              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccFVxezZ.s 			page 51


 1381              		@ sp needed
 1382 0018 7047     		bx	lr
 1383              		.cfi_endproc
 1384              	.LFE155:
 1386              		.section	.text.ADC_ITConfig,"ax",%progbits
 1387              		.align	1
 1388              		.global	ADC_ITConfig
 1389              		.syntax unified
 1390              		.thumb
 1391              		.thumb_func
 1392              		.fpu fpv4-sp-d16
 1394              	ADC_ITConfig:
 1395              	.LFB156:
1491:FWLIB/src/stm32f4xx_adc.c **** /**
1492:FWLIB/src/stm32f4xx_adc.c ****   * @}
1493:FWLIB/src/stm32f4xx_adc.c ****   */
1494:FWLIB/src/stm32f4xx_adc.c **** 
1495:FWLIB/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group7 Interrupts and flags management functions
1496:FWLIB/src/stm32f4xx_adc.c ****  *  @brief   Interrupts and flags management functions
1497:FWLIB/src/stm32f4xx_adc.c ****  *
1498:FWLIB/src/stm32f4xx_adc.c **** @verbatim   
1499:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================
1500:FWLIB/src/stm32f4xx_adc.c ****             ##### Interrupts and flags management functions #####
1501:FWLIB/src/stm32f4xx_adc.c ****  ===============================================================================  
1502:FWLIB/src/stm32f4xx_adc.c **** 
1503:FWLIB/src/stm32f4xx_adc.c ****     [..] This section provides functions allowing to configure the ADC Interrupts 
1504:FWLIB/src/stm32f4xx_adc.c ****          and to get the status and clear flags and Interrupts pending bits.
1505:FWLIB/src/stm32f4xx_adc.c ****   
1506:FWLIB/src/stm32f4xx_adc.c ****     [..] Each ADC provides 4 Interrupts sources and 6 Flags which can be divided
1507:FWLIB/src/stm32f4xx_adc.c ****         into 3 groups:
1508:FWLIB/src/stm32f4xx_adc.c ****   
1509:FWLIB/src/stm32f4xx_adc.c ****   *** Flags and Interrupts for ADC regular channels ***
1510:FWLIB/src/stm32f4xx_adc.c ****   =====================================================
1511:FWLIB/src/stm32f4xx_adc.c ****     [..]
1512:FWLIB/src/stm32f4xx_adc.c ****       (+) Flags :
1513:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_FLAG_OVR : Overrun detection when regular converted data are lost
1514:FWLIB/src/stm32f4xx_adc.c **** 
1515:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_FLAG_EOC : Regular channel end of conversion ==> to indicate 
1516:FWLIB/src/stm32f4xx_adc.c ****              (depending on EOCS bit, managed by ADC_EOCOnEachRegularChannelCmd() )
1517:FWLIB/src/stm32f4xx_adc.c ****              the end of:
1518:FWLIB/src/stm32f4xx_adc.c ****              (+++) a regular CHANNEL conversion 
1519:FWLIB/src/stm32f4xx_adc.c ****              (+++) sequence of regular GROUP conversions .
1520:FWLIB/src/stm32f4xx_adc.c **** 
1521:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_FLAG_STRT: Regular channel start ==> to indicate when regular 
1522:FWLIB/src/stm32f4xx_adc.c ****              CHANNEL conversion starts.
1523:FWLIB/src/stm32f4xx_adc.c ****     [..]
1524:FWLIB/src/stm32f4xx_adc.c ****       (+) Interrupts :
1525:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_IT_OVR : specifies the interrupt source for Overrun detection 
1526:FWLIB/src/stm32f4xx_adc.c ****              event.  
1527:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_IT_EOC : specifies the interrupt source for Regular channel end
1528:FWLIB/src/stm32f4xx_adc.c ****              of conversion event.
1529:FWLIB/src/stm32f4xx_adc.c ****   
1530:FWLIB/src/stm32f4xx_adc.c ****   
1531:FWLIB/src/stm32f4xx_adc.c ****   *** Flags and Interrupts for ADC Injected channels ***
1532:FWLIB/src/stm32f4xx_adc.c ****   ======================================================
1533:FWLIB/src/stm32f4xx_adc.c ****     [..]
1534:FWLIB/src/stm32f4xx_adc.c ****       (+) Flags :
ARM GAS  /tmp/ccFVxezZ.s 			page 52


1535:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_FLAG_JEOC : Injected channel end of conversion ==> to indicate 
1536:FWLIB/src/stm32f4xx_adc.c ****              at the end of injected GROUP conversion  
1537:FWLIB/src/stm32f4xx_adc.c ****               
1538:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_FLAG_JSTRT: Injected channel start ==> to indicate hardware when 
1539:FWLIB/src/stm32f4xx_adc.c ****              injected GROUP conversion starts.
1540:FWLIB/src/stm32f4xx_adc.c ****     [..]
1541:FWLIB/src/stm32f4xx_adc.c ****       (+) Interrupts :
1542:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_IT_JEOC : specifies the interrupt source for Injected channel 
1543:FWLIB/src/stm32f4xx_adc.c ****              end of conversion event.     
1544:FWLIB/src/stm32f4xx_adc.c **** 
1545:FWLIB/src/stm32f4xx_adc.c ****   *** General Flags and Interrupts for the ADC ***
1546:FWLIB/src/stm32f4xx_adc.c ****   ================================================ 
1547:FWLIB/src/stm32f4xx_adc.c ****     [..]
1548:FWLIB/src/stm32f4xx_adc.c ****       (+)Flags :
1549:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_FLAG_AWD: Analog watchdog ==> to indicate if the converted voltage 
1550:FWLIB/src/stm32f4xx_adc.c ****              crosses the programmed thresholds values.
1551:FWLIB/src/stm32f4xx_adc.c ****     [..]          
1552:FWLIB/src/stm32f4xx_adc.c ****       (+) Interrupts :
1553:FWLIB/src/stm32f4xx_adc.c ****         (##) ADC_IT_AWD : specifies the interrupt source for Analog watchdog event. 
1554:FWLIB/src/stm32f4xx_adc.c **** 
1555:FWLIB/src/stm32f4xx_adc.c ****   
1556:FWLIB/src/stm32f4xx_adc.c ****     [..] The user should identify which mode will be used in his application to 
1557:FWLIB/src/stm32f4xx_adc.c ****          manage the ADC controller events: Polling mode or Interrupt mode.
1558:FWLIB/src/stm32f4xx_adc.c ****   
1559:FWLIB/src/stm32f4xx_adc.c ****     [..] In the Polling Mode it is advised to use the following functions:
1560:FWLIB/src/stm32f4xx_adc.c ****       (+) ADC_GetFlagStatus() : to check if flags events occur. 
1561:FWLIB/src/stm32f4xx_adc.c ****       (+) ADC_ClearFlag()     : to clear the flags events.
1562:FWLIB/src/stm32f4xx_adc.c ****       
1563:FWLIB/src/stm32f4xx_adc.c ****     [..] In the Interrupt Mode it is advised to use the following functions:
1564:FWLIB/src/stm32f4xx_adc.c ****       (+) ADC_ITConfig()          : to enable or disable the interrupt source.
1565:FWLIB/src/stm32f4xx_adc.c ****       (+) ADC_GetITStatus()       : to check if Interrupt occurs.
1566:FWLIB/src/stm32f4xx_adc.c ****       (+) ADC_ClearITPendingBit() : to clear the Interrupt pending Bit 
1567:FWLIB/src/stm32f4xx_adc.c ****                                    (corresponding Flag). 
1568:FWLIB/src/stm32f4xx_adc.c **** @endverbatim
1569:FWLIB/src/stm32f4xx_adc.c ****   * @{
1570:FWLIB/src/stm32f4xx_adc.c ****   */ 
1571:FWLIB/src/stm32f4xx_adc.c **** /**
1572:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the specified ADC interrupts.
1573:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1574:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_IT: specifies the ADC interrupt sources to be enabled or disabled. 
1575:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1576:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_EOC: End of conversion interrupt mask
1577:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_AWD: Analog watchdog interrupt mask
1578:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
1579:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_OVR: Overrun interrupt enable                       
1580:FWLIB/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the specified ADC interrupts.
1581:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1582:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1583:FWLIB/src/stm32f4xx_adc.c ****   */
1584:FWLIB/src/stm32f4xx_adc.c **** void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
1585:FWLIB/src/stm32f4xx_adc.c **** {
 1396              		.loc 1 1585 0
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 0
 1399              		@ frame_needed = 0, uses_anonymous_args = 0
 1400              		@ link register save eliminated.
 1401              	.LVL135:
ARM GAS  /tmp/ccFVxezZ.s 			page 53


1586:FWLIB/src/stm32f4xx_adc.c ****   uint32_t itmask = 0;
1587:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1588:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1589:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1590:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_IT(ADC_IT)); 
1591:FWLIB/src/stm32f4xx_adc.c **** 
1592:FWLIB/src/stm32f4xx_adc.c ****   /* Get the ADC IT index */
1593:FWLIB/src/stm32f4xx_adc.c ****   itmask = (uint8_t)ADC_IT;
 1402              		.loc 1 1593 0
 1403 0000 C9B2     		uxtb	r1, r1
 1404              	.LVL136:
1594:FWLIB/src/stm32f4xx_adc.c ****   itmask = (uint32_t)0x01 << itmask;    
 1405              		.loc 1 1594 0
 1406 0002 0123     		movs	r3, #1
 1407 0004 03FA01F1 		lsl	r1, r3, r1
 1408              	.LVL137:
1595:FWLIB/src/stm32f4xx_adc.c **** 
1596:FWLIB/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1409              		.loc 1 1596 0
 1410 0008 22B9     		cbnz	r2, .L105
1597:FWLIB/src/stm32f4xx_adc.c ****   {
1598:FWLIB/src/stm32f4xx_adc.c ****     /* Enable the selected ADC interrupts */
1599:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR1 |= itmask;
1600:FWLIB/src/stm32f4xx_adc.c ****   }
1601:FWLIB/src/stm32f4xx_adc.c ****   else
1602:FWLIB/src/stm32f4xx_adc.c ****   {
1603:FWLIB/src/stm32f4xx_adc.c ****     /* Disable the selected ADC interrupts */
1604:FWLIB/src/stm32f4xx_adc.c ****     ADCx->CR1 &= (~(uint32_t)itmask);
 1411              		.loc 1 1604 0
 1412 000a 4368     		ldr	r3, [r0, #4]
 1413 000c 23EA0101 		bic	r1, r3, r1
 1414              	.LVL138:
 1415 0010 4160     		str	r1, [r0, #4]
 1416 0012 7047     		bx	lr
 1417              	.LVL139:
 1418              	.L105:
1599:FWLIB/src/stm32f4xx_adc.c ****   }
 1419              		.loc 1 1599 0
 1420 0014 4368     		ldr	r3, [r0, #4]
 1421 0016 1943     		orrs	r1, r1, r3
 1422              	.LVL140:
 1423 0018 4160     		str	r1, [r0, #4]
 1424 001a 7047     		bx	lr
 1425              		.cfi_endproc
 1426              	.LFE156:
 1428              		.section	.text.ADC_GetFlagStatus,"ax",%progbits
 1429              		.align	1
 1430              		.global	ADC_GetFlagStatus
 1431              		.syntax unified
 1432              		.thumb
 1433              		.thumb_func
 1434              		.fpu fpv4-sp-d16
 1436              	ADC_GetFlagStatus:
 1437              	.LFB157:
1605:FWLIB/src/stm32f4xx_adc.c ****   }
1606:FWLIB/src/stm32f4xx_adc.c **** }
1607:FWLIB/src/stm32f4xx_adc.c **** 
ARM GAS  /tmp/ccFVxezZ.s 			page 54


1608:FWLIB/src/stm32f4xx_adc.c **** /**
1609:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Checks whether the specified ADC flag is set or not.
1610:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1611:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_FLAG: specifies the flag to check. 
1612:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1613:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_AWD: Analog watchdog flag
1614:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_EOC: End of conversion flag
1615:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_JEOC: End of injected group conversion flag
1616:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
1617:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
1618:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_OVR: Overrun flag                                                 
1619:FWLIB/src/stm32f4xx_adc.c ****   * @retval The new state of ADC_FLAG (SET or RESET).
1620:FWLIB/src/stm32f4xx_adc.c ****   */
1621:FWLIB/src/stm32f4xx_adc.c **** FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
1622:FWLIB/src/stm32f4xx_adc.c **** {
 1438              		.loc 1 1622 0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		@ link register save eliminated.
 1443              	.LVL141:
1623:FWLIB/src/stm32f4xx_adc.c ****   FlagStatus bitstatus = RESET;
1624:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1625:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1626:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
1627:FWLIB/src/stm32f4xx_adc.c **** 
1628:FWLIB/src/stm32f4xx_adc.c ****   /* Check the status of the specified ADC flag */
1629:FWLIB/src/stm32f4xx_adc.c ****   if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 1444              		.loc 1 1629 0
 1445 0000 0368     		ldr	r3, [r0]
 1446 0002 1942     		tst	r1, r3
 1447 0004 01D1     		bne	.L109
1630:FWLIB/src/stm32f4xx_adc.c ****   {
1631:FWLIB/src/stm32f4xx_adc.c ****     /* ADC_FLAG is set */
1632:FWLIB/src/stm32f4xx_adc.c ****     bitstatus = SET;
1633:FWLIB/src/stm32f4xx_adc.c ****   }
1634:FWLIB/src/stm32f4xx_adc.c ****   else
1635:FWLIB/src/stm32f4xx_adc.c ****   {
1636:FWLIB/src/stm32f4xx_adc.c ****     /* ADC_FLAG is reset */
1637:FWLIB/src/stm32f4xx_adc.c ****     bitstatus = RESET;
 1448              		.loc 1 1637 0
 1449 0006 0020     		movs	r0, #0
 1450              	.LVL142:
1638:FWLIB/src/stm32f4xx_adc.c ****   }
1639:FWLIB/src/stm32f4xx_adc.c ****   /* Return the ADC_FLAG status */
1640:FWLIB/src/stm32f4xx_adc.c ****   return  bitstatus;
1641:FWLIB/src/stm32f4xx_adc.c **** }
 1451              		.loc 1 1641 0
 1452 0008 7047     		bx	lr
 1453              	.LVL143:
 1454              	.L109:
1632:FWLIB/src/stm32f4xx_adc.c ****   }
 1455              		.loc 1 1632 0
 1456 000a 0120     		movs	r0, #1
 1457              	.LVL144:
 1458 000c 7047     		bx	lr
 1459              		.cfi_endproc
ARM GAS  /tmp/ccFVxezZ.s 			page 55


 1460              	.LFE157:
 1462              		.section	.text.ADC_ClearFlag,"ax",%progbits
 1463              		.align	1
 1464              		.global	ADC_ClearFlag
 1465              		.syntax unified
 1466              		.thumb
 1467              		.thumb_func
 1468              		.fpu fpv4-sp-d16
 1470              	ADC_ClearFlag:
 1471              	.LFB158:
1642:FWLIB/src/stm32f4xx_adc.c **** 
1643:FWLIB/src/stm32f4xx_adc.c **** /**
1644:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Clears the ADCx's pending flags.
1645:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1646:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_FLAG: specifies the flag to clear. 
1647:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be any combination of the following values:
1648:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_AWD: Analog watchdog flag
1649:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_EOC: End of conversion flag
1650:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_JEOC: End of injected group conversion flag
1651:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
1652:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
1653:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_OVR: Overrun flag                          
1654:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1655:FWLIB/src/stm32f4xx_adc.c ****   */
1656:FWLIB/src/stm32f4xx_adc.c **** void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
1657:FWLIB/src/stm32f4xx_adc.c **** {
 1472              		.loc 1 1657 0
 1473              		.cfi_startproc
 1474              		@ args = 0, pretend = 0, frame = 0
 1475              		@ frame_needed = 0, uses_anonymous_args = 0
 1476              		@ link register save eliminated.
 1477              	.LVL145:
1658:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1659:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1660:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
1661:FWLIB/src/stm32f4xx_adc.c **** 
1662:FWLIB/src/stm32f4xx_adc.c ****   /* Clear the selected ADC flags */
1663:FWLIB/src/stm32f4xx_adc.c ****   ADCx->SR = ~(uint32_t)ADC_FLAG;
 1478              		.loc 1 1663 0
 1479 0000 C943     		mvns	r1, r1
 1480              	.LVL146:
 1481 0002 0160     		str	r1, [r0]
 1482 0004 7047     		bx	lr
 1483              		.cfi_endproc
 1484              	.LFE158:
 1486              		.section	.text.ADC_GetITStatus,"ax",%progbits
 1487              		.align	1
 1488              		.global	ADC_GetITStatus
 1489              		.syntax unified
 1490              		.thumb
 1491              		.thumb_func
 1492              		.fpu fpv4-sp-d16
 1494              	ADC_GetITStatus:
 1495              	.LFB159:
1664:FWLIB/src/stm32f4xx_adc.c **** }
1665:FWLIB/src/stm32f4xx_adc.c **** 
1666:FWLIB/src/stm32f4xx_adc.c **** /**
ARM GAS  /tmp/ccFVxezZ.s 			page 56


1667:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Checks whether the specified ADC interrupt has occurred or not.
1668:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx:   where x can be 1, 2 or 3 to select the ADC peripheral.
1669:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_IT: specifies the ADC interrupt source to check. 
1670:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1671:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_EOC: End of conversion interrupt mask
1672:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_AWD: Analog watchdog interrupt mask
1673:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
1674:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_OVR: Overrun interrupt mask                        
1675:FWLIB/src/stm32f4xx_adc.c ****   * @retval The new state of ADC_IT (SET or RESET).
1676:FWLIB/src/stm32f4xx_adc.c ****   */
1677:FWLIB/src/stm32f4xx_adc.c **** ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
1678:FWLIB/src/stm32f4xx_adc.c **** {
 1496              		.loc 1 1678 0
 1497              		.cfi_startproc
 1498              		@ args = 0, pretend = 0, frame = 0
 1499              		@ frame_needed = 0, uses_anonymous_args = 0
 1500              		@ link register save eliminated.
 1501              	.LVL147:
 1502 0000 10B4     		push	{r4}
 1503              	.LCFI15:
 1504              		.cfi_def_cfa_offset 4
 1505              		.cfi_offset 4, -4
 1506              	.LVL148:
1679:FWLIB/src/stm32f4xx_adc.c ****   ITStatus bitstatus = RESET;
1680:FWLIB/src/stm32f4xx_adc.c ****   uint32_t itmask = 0, enablestatus = 0;
1681:FWLIB/src/stm32f4xx_adc.c **** 
1682:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1683:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1684:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_IT(ADC_IT));
1685:FWLIB/src/stm32f4xx_adc.c **** 
1686:FWLIB/src/stm32f4xx_adc.c ****   /* Get the ADC IT index */
1687:FWLIB/src/stm32f4xx_adc.c ****   itmask = ADC_IT >> 8;
1688:FWLIB/src/stm32f4xx_adc.c **** 
1689:FWLIB/src/stm32f4xx_adc.c ****   /* Get the ADC_IT enable bit status */
1690:FWLIB/src/stm32f4xx_adc.c ****   enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 1507              		.loc 1 1690 0
 1508 0002 4268     		ldr	r2, [r0, #4]
 1509 0004 CCB2     		uxtb	r4, r1
 1510 0006 0123     		movs	r3, #1
 1511 0008 A340     		lsls	r3, r3, r4
 1512 000a 1340     		ands	r3, r3, r2
 1513              	.LVL149:
1691:FWLIB/src/stm32f4xx_adc.c **** 
1692:FWLIB/src/stm32f4xx_adc.c ****   /* Check the status of the specified ADC interrupt */
1693:FWLIB/src/stm32f4xx_adc.c ****   if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 1514              		.loc 1 1693 0
 1515 000c 0268     		ldr	r2, [r0]
 1516 000e 12EA1122 		ands	r2, r2, r1, lsr #8
 1517 0012 02D0     		beq	.L113
 1518              		.loc 1 1693 0 is_stmt 0 discriminator 1
 1519 0014 2BB9     		cbnz	r3, .L114
1694:FWLIB/src/stm32f4xx_adc.c ****   {
1695:FWLIB/src/stm32f4xx_adc.c ****     /* ADC_IT is set */
1696:FWLIB/src/stm32f4xx_adc.c ****     bitstatus = SET;
1697:FWLIB/src/stm32f4xx_adc.c ****   }
1698:FWLIB/src/stm32f4xx_adc.c ****   else
1699:FWLIB/src/stm32f4xx_adc.c ****   {
ARM GAS  /tmp/ccFVxezZ.s 			page 57


1700:FWLIB/src/stm32f4xx_adc.c ****     /* ADC_IT is reset */
1701:FWLIB/src/stm32f4xx_adc.c ****     bitstatus = RESET;
 1520              		.loc 1 1701 0 is_stmt 1
 1521 0016 0020     		movs	r0, #0
 1522              	.LVL150:
 1523 0018 00E0     		b	.L112
 1524              	.LVL151:
 1525              	.L113:
 1526 001a 0020     		movs	r0, #0
 1527              	.LVL152:
 1528              	.L112:
1702:FWLIB/src/stm32f4xx_adc.c ****   }
1703:FWLIB/src/stm32f4xx_adc.c ****   /* Return the ADC_IT status */
1704:FWLIB/src/stm32f4xx_adc.c ****   return  bitstatus;
1705:FWLIB/src/stm32f4xx_adc.c **** }
 1529              		.loc 1 1705 0
 1530 001c 5DF8044B 		ldr	r4, [sp], #4
 1531              	.LCFI16:
 1532              		.cfi_remember_state
 1533              		.cfi_restore 4
 1534              		.cfi_def_cfa_offset 0
 1535 0020 7047     		bx	lr
 1536              	.LVL153:
 1537              	.L114:
 1538              	.LCFI17:
 1539              		.cfi_restore_state
1696:FWLIB/src/stm32f4xx_adc.c ****   }
 1540              		.loc 1 1696 0
 1541 0022 0120     		movs	r0, #1
 1542              	.LVL154:
 1543 0024 FAE7     		b	.L112
 1544              		.cfi_endproc
 1545              	.LFE159:
 1547              		.section	.text.ADC_ClearITPendingBit,"ax",%progbits
 1548              		.align	1
 1549              		.global	ADC_ClearITPendingBit
 1550              		.syntax unified
 1551              		.thumb
 1552              		.thumb_func
 1553              		.fpu fpv4-sp-d16
 1555              	ADC_ClearITPendingBit:
 1556              	.LFB160:
1706:FWLIB/src/stm32f4xx_adc.c **** 
1707:FWLIB/src/stm32f4xx_adc.c **** /**
1708:FWLIB/src/stm32f4xx_adc.c ****   * @brief  Clears the ADCx's interrupt pending bits.
1709:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1710:FWLIB/src/stm32f4xx_adc.c ****   * @param  ADC_IT: specifies the ADC interrupt pending bit to clear.
1711:FWLIB/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1712:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_EOC: End of conversion interrupt mask
1713:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_AWD: Analog watchdog interrupt mask
1714:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
1715:FWLIB/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_OVR: Overrun interrupt mask                         
1716:FWLIB/src/stm32f4xx_adc.c ****   * @retval None
1717:FWLIB/src/stm32f4xx_adc.c ****   */
1718:FWLIB/src/stm32f4xx_adc.c **** void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
1719:FWLIB/src/stm32f4xx_adc.c **** {
 1557              		.loc 1 1719 0
ARM GAS  /tmp/ccFVxezZ.s 			page 58


 1558              		.cfi_startproc
 1559              		@ args = 0, pretend = 0, frame = 0
 1560              		@ frame_needed = 0, uses_anonymous_args = 0
 1561              		@ link register save eliminated.
 1562              	.LVL155:
1720:FWLIB/src/stm32f4xx_adc.c ****   uint8_t itmask = 0;
1721:FWLIB/src/stm32f4xx_adc.c ****   /* Check the parameters */
1722:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1723:FWLIB/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_IT(ADC_IT)); 
1724:FWLIB/src/stm32f4xx_adc.c ****   /* Get the ADC IT index */
1725:FWLIB/src/stm32f4xx_adc.c ****   itmask = (uint8_t)(ADC_IT >> 8);
1726:FWLIB/src/stm32f4xx_adc.c ****   /* Clear the selected ADC interrupt pending bits */
1727:FWLIB/src/stm32f4xx_adc.c ****   ADCx->SR = ~(uint32_t)itmask;
 1563              		.loc 1 1727 0
 1564 0000 6FEA1121 		mvn	r1, r1, lsr #8
 1565              	.LVL156:
 1566 0004 0160     		str	r1, [r0]
 1567 0006 7047     		bx	lr
 1568              		.cfi_endproc
 1569              	.LFE160:
 1571              		.text
 1572              	.Letext0:
 1573              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1574              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1575              		.file 4 "F4_CORE/core_cm4.h"
 1576              		.file 5 "USER/system_stm32f4xx.h"
 1577              		.file 6 "USER/stm32f4xx.h"
 1578              		.file 7 "FWLIB/inc/stm32f4xx_adc.h"
 1579              		.file 8 "FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccFVxezZ.s 			page 59


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_adc.c
     /tmp/ccFVxezZ.s:18     .text.ADC_DeInit:0000000000000000 $t
     /tmp/ccFVxezZ.s:25     .text.ADC_DeInit:0000000000000000 ADC_DeInit
     /tmp/ccFVxezZ.s:52     .text.ADC_Init:0000000000000000 $t
     /tmp/ccFVxezZ.s:59     .text.ADC_Init:0000000000000000 ADC_Init
     /tmp/ccFVxezZ.s:140    .text.ADC_Init:000000000000004c $d
     /tmp/ccFVxezZ.s:145    .text.ADC_StructInit:0000000000000000 $t
     /tmp/ccFVxezZ.s:152    .text.ADC_StructInit:0000000000000000 ADC_StructInit
     /tmp/ccFVxezZ.s:181    .text.ADC_CommonInit:0000000000000000 $t
     /tmp/ccFVxezZ.s:188    .text.ADC_CommonInit:0000000000000000 ADC_CommonInit
     /tmp/ccFVxezZ.s:238    .text.ADC_CommonInit:0000000000000024 $d
     /tmp/ccFVxezZ.s:244    .text.ADC_CommonStructInit:0000000000000000 $t
     /tmp/ccFVxezZ.s:251    .text.ADC_CommonStructInit:0000000000000000 ADC_CommonStructInit
     /tmp/ccFVxezZ.s:273    .text.ADC_Cmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:280    .text.ADC_Cmd:0000000000000000 ADC_Cmd
     /tmp/ccFVxezZ.s:305    .text.ADC_AnalogWatchdogCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:312    .text.ADC_AnalogWatchdogCmd:0000000000000000 ADC_AnalogWatchdogCmd
     /tmp/ccFVxezZ.s:338    .text.ADC_AnalogWatchdogThresholdsConfig:0000000000000000 $t
     /tmp/ccFVxezZ.s:345    .text.ADC_AnalogWatchdogThresholdsConfig:0000000000000000 ADC_AnalogWatchdogThresholdsConfig
     /tmp/ccFVxezZ.s:362    .text.ADC_AnalogWatchdogSingleChannelConfig:0000000000000000 $t
     /tmp/ccFVxezZ.s:369    .text.ADC_AnalogWatchdogSingleChannelConfig:0000000000000000 ADC_AnalogWatchdogSingleChannelConfig
     /tmp/ccFVxezZ.s:393    .text.ADC_TempSensorVrefintCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:400    .text.ADC_TempSensorVrefintCmd:0000000000000000 ADC_TempSensorVrefintCmd
     /tmp/ccFVxezZ.s:426    .text.ADC_TempSensorVrefintCmd:000000000000001c $d
     /tmp/ccFVxezZ.s:431    .text.ADC_VBATCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:438    .text.ADC_VBATCmd:0000000000000000 ADC_VBATCmd
     /tmp/ccFVxezZ.s:464    .text.ADC_VBATCmd:000000000000001c $d
     /tmp/ccFVxezZ.s:469    .text.ADC_RegularChannelConfig:0000000000000000 $t
     /tmp/ccFVxezZ.s:476    .text.ADC_RegularChannelConfig:0000000000000000 ADC_RegularChannelConfig
     /tmp/ccFVxezZ.s:630    .text.ADC_SoftwareStartConv:0000000000000000 $t
     /tmp/ccFVxezZ.s:637    .text.ADC_SoftwareStartConv:0000000000000000 ADC_SoftwareStartConv
     /tmp/ccFVxezZ.s:654    .text.ADC_GetSoftwareStartConvStatus:0000000000000000 $t
     /tmp/ccFVxezZ.s:661    .text.ADC_GetSoftwareStartConvStatus:0000000000000000 ADC_GetSoftwareStartConvStatus
     /tmp/ccFVxezZ.s:688    .text.ADC_EOCOnEachRegularChannelCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:695    .text.ADC_EOCOnEachRegularChannelCmd:0000000000000000 ADC_EOCOnEachRegularChannelCmd
     /tmp/ccFVxezZ.s:720    .text.ADC_ContinuousModeCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:727    .text.ADC_ContinuousModeCmd:0000000000000000 ADC_ContinuousModeCmd
     /tmp/ccFVxezZ.s:752    .text.ADC_DiscModeChannelCountConfig:0000000000000000 $t
     /tmp/ccFVxezZ.s:759    .text.ADC_DiscModeChannelCountConfig:0000000000000000 ADC_DiscModeChannelCountConfig
     /tmp/ccFVxezZ.s:786    .text.ADC_DiscModeCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:793    .text.ADC_DiscModeCmd:0000000000000000 ADC_DiscModeCmd
     /tmp/ccFVxezZ.s:818    .text.ADC_GetConversionValue:0000000000000000 $t
     /tmp/ccFVxezZ.s:825    .text.ADC_GetConversionValue:0000000000000000 ADC_GetConversionValue
     /tmp/ccFVxezZ.s:843    .text.ADC_GetMultiModeConversionValue:0000000000000000 $t
     /tmp/ccFVxezZ.s:850    .text.ADC_GetMultiModeConversionValue:0000000000000000 ADC_GetMultiModeConversionValue
     /tmp/ccFVxezZ.s:865    .text.ADC_GetMultiModeConversionValue:0000000000000008 $d
     /tmp/ccFVxezZ.s:870    .text.ADC_DMACmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:877    .text.ADC_DMACmd:0000000000000000 ADC_DMACmd
     /tmp/ccFVxezZ.s:902    .text.ADC_DMARequestAfterLastTransferCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:909    .text.ADC_DMARequestAfterLastTransferCmd:0000000000000000 ADC_DMARequestAfterLastTransferCmd
     /tmp/ccFVxezZ.s:934    .text.ADC_MultiModeDMARequestAfterLastTransferCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:941    .text.ADC_MultiModeDMARequestAfterLastTransferCmd:0000000000000000 ADC_MultiModeDMARequestAfterLastTransferCmd
     /tmp/ccFVxezZ.s:967    .text.ADC_MultiModeDMARequestAfterLastTransferCmd:000000000000001c $d
     /tmp/ccFVxezZ.s:972    .text.ADC_InjectedChannelConfig:0000000000000000 $t
     /tmp/ccFVxezZ.s:979    .text.ADC_InjectedChannelConfig:0000000000000000 ADC_InjectedChannelConfig
     /tmp/ccFVxezZ.s:1084   .text.ADC_InjectedSequencerLengthConfig:0000000000000000 $t
ARM GAS  /tmp/ccFVxezZ.s 			page 60


     /tmp/ccFVxezZ.s:1091   .text.ADC_InjectedSequencerLengthConfig:0000000000000000 ADC_InjectedSequencerLengthConfig
     /tmp/ccFVxezZ.s:1118   .text.ADC_SetInjectedOffset:0000000000000000 $t
     /tmp/ccFVxezZ.s:1125   .text.ADC_SetInjectedOffset:0000000000000000 ADC_SetInjectedOffset
     /tmp/ccFVxezZ.s:1159   .text.ADC_ExternalTrigInjectedConvConfig:0000000000000000 $t
     /tmp/ccFVxezZ.s:1166   .text.ADC_ExternalTrigInjectedConvConfig:0000000000000000 ADC_ExternalTrigInjectedConvConfig
     /tmp/ccFVxezZ.s:1190   .text.ADC_ExternalTrigInjectedConvEdgeConfig:0000000000000000 $t
     /tmp/ccFVxezZ.s:1197   .text.ADC_ExternalTrigInjectedConvEdgeConfig:0000000000000000 ADC_ExternalTrigInjectedConvEdgeConfig
     /tmp/ccFVxezZ.s:1221   .text.ADC_SoftwareStartInjectedConv:0000000000000000 $t
     /tmp/ccFVxezZ.s:1228   .text.ADC_SoftwareStartInjectedConv:0000000000000000 ADC_SoftwareStartInjectedConv
     /tmp/ccFVxezZ.s:1245   .text.ADC_GetSoftwareStartInjectedConvCmdStatus:0000000000000000 $t
     /tmp/ccFVxezZ.s:1252   .text.ADC_GetSoftwareStartInjectedConvCmdStatus:0000000000000000 ADC_GetSoftwareStartInjectedConvCmdStatus
     /tmp/ccFVxezZ.s:1279   .text.ADC_AutoInjectedConvCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:1286   .text.ADC_AutoInjectedConvCmd:0000000000000000 ADC_AutoInjectedConvCmd
     /tmp/ccFVxezZ.s:1311   .text.ADC_InjectedDiscModeCmd:0000000000000000 $t
     /tmp/ccFVxezZ.s:1318   .text.ADC_InjectedDiscModeCmd:0000000000000000 ADC_InjectedDiscModeCmd
     /tmp/ccFVxezZ.s:1343   .text.ADC_GetInjectedConversionValue:0000000000000000 $t
     /tmp/ccFVxezZ.s:1350   .text.ADC_GetInjectedConversionValue:0000000000000000 ADC_GetInjectedConversionValue
     /tmp/ccFVxezZ.s:1387   .text.ADC_ITConfig:0000000000000000 $t
     /tmp/ccFVxezZ.s:1394   .text.ADC_ITConfig:0000000000000000 ADC_ITConfig
     /tmp/ccFVxezZ.s:1429   .text.ADC_GetFlagStatus:0000000000000000 $t
     /tmp/ccFVxezZ.s:1436   .text.ADC_GetFlagStatus:0000000000000000 ADC_GetFlagStatus
     /tmp/ccFVxezZ.s:1463   .text.ADC_ClearFlag:0000000000000000 $t
     /tmp/ccFVxezZ.s:1470   .text.ADC_ClearFlag:0000000000000000 ADC_ClearFlag
     /tmp/ccFVxezZ.s:1487   .text.ADC_GetITStatus:0000000000000000 $t
     /tmp/ccFVxezZ.s:1494   .text.ADC_GetITStatus:0000000000000000 ADC_GetITStatus
     /tmp/ccFVxezZ.s:1548   .text.ADC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccFVxezZ.s:1555   .text.ADC_ClearITPendingBit:0000000000000000 ADC_ClearITPendingBit
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
