

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Fri Jan 23 18:03:11 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    78658|    78658|  0.787 ms|  0.787 ms|  78659|  78659|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112  |top_kernel_Pipeline_VITIS_LOOP_16_2  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120  |top_kernel_Pipeline_VITIS_LOOP_26_3  |      107|      107|  1.070 us|  1.070 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130  |top_kernel_Pipeline_VITIS_LOOP_38_5  |      258|      258|  2.580 us|  2.580 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138  |top_kernel_Pipeline_VITIS_LOOP_48_6  |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |    45312|    45312|       177|          -|          -|   256|        no|
        |- VITIS_LOOP_33_4  |    33344|    33344|       521|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    234|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    3574|   3319|    -|
|Memory           |       22|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    149|    -|
|Register         |        -|    -|      84|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|    1|    3658|   3702|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|   ~0|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112  |top_kernel_Pipeline_VITIS_LOOP_16_2  |        0|   0|    34|   214|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120  |top_kernel_Pipeline_VITIS_LOOP_26_3  |        0|   0|  3397|  2658|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130  |top_kernel_Pipeline_VITIS_LOOP_38_5  |        0|   0|    36|   197|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138  |top_kernel_Pipeline_VITIS_LOOP_48_6  |        0|   1|   107|   250|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|   1|  3574|  3319|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |tmp_U  |tmp_RAM_AUTO_1R1W  |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                   |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_162_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln22_fu_198_p2     |         +|   0|  0|  32|          25|          15|
    |add_ln33_fu_268_p2     |         +|   0|  0|  14|           7|           1|
    |sub_ln44_1_fu_323_p2   |         -|   0|  0|  24|           1|          17|
    |sub_ln44_fu_303_p2     |         -|   0|  0|  45|           1|          38|
    |and_ln22_fu_230_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_156_p2    |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln33_fu_262_p2    |      icmp|   0|  0|  15|           7|           8|
    |denom_1_fu_250_p3      |    select|   0|  0|  24|           1|          24|
    |scale_fu_343_p3        |    select|   0|  0|  17|           1|          17|
    |select_ln22_fu_242_p3  |    select|   0|  0|  24|           1|          23|
    |xor_ln22_1_fu_236_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln22_fu_224_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 234|          65|         158|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_address0    |  14|          3|   14|         42|
    |A_ce0         |  14|          3|    1|          3|
    |ap_NS_fsm     |  54|         10|    1|         10|
    |i_fu_96       |   9|          2|    9|         18|
    |j_fu_108      |   9|          2|    7|         14|
    |tmp_address0  |  20|          4|   14|         56|
    |tmp_ce0       |  20|          4|    1|          4|
    |tmp_we0       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 149|         30|   48|        149|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   9|   0|    9|          0|
    |denom_1_reg_387                                              |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_96                                                      |   9|   0|    9|          0|
    |j_fu_108                                                     |   7|   0|    7|          0|
    |scale_reg_401                                                |  17|   0|   17|          0|
    |tmp_4_reg_374                                                |   8|   0|   14|          6|
    |trunc_ln33_reg_395                                           |   6|   0|    6|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  84|   0|   90|          6|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   24|   ap_memory|             A|         array|
|C_address0  |  out|   14|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   24|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

