<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Users\HUIP\Desktop\PMOD_LED_PWM\impl\gwsynthesis\PMOD_LED.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Users\HUIP\Desktop\PMOD_LED_PWM\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep 20 14:54:37 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>633</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>452</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>clk_update[20]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_update_20_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>102.819(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_update[20]</td>
<td>100.000(MHz)</td>
<td>407.117(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_update[20]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_update[20]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-38.019</td>
<td>d[4]_4_s0/Q</td>
<td>m4/pwm_out_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.319</td>
<td>47.629</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-37.741</td>
<td>d[6]_30_s0/Q</td>
<td>m6/pwm_out_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.319</td>
<td>47.351</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-37.500</td>
<td>d[2]_2_s0/Q</td>
<td>m2/pwm_out_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.319</td>
<td>47.111</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-37.382</td>
<td>d[3]_11_s0/Q</td>
<td>m3/pwm_out_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.319</td>
<td>46.993</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-35.772</td>
<td>d[5]_30_s0/Q</td>
<td>m5/pwm_out_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.319</td>
<td>45.383</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-35.743</td>
<td>d[7]_11_s0/Q</td>
<td>m7/pwm_out_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.319</td>
<td>45.354</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-30.295</td>
<td>m0/mult_13_s2/DOUT[28]</td>
<td>m0/pwm_out_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.319</td>
<td>39.906</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-29.290</td>
<td>m1/mult_13_s2/DOUT[29]</td>
<td>m1/pwm_out_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.319</td>
<td>38.900</td>
</tr>
<tr>
<td>9</td>
<td>2.462</td>
<td>rate_cnt_29_s0/Q</td>
<td>m5/pwm_out_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.503</td>
</tr>
<tr>
<td>10</td>
<td>2.462</td>
<td>rate_cnt_29_s0/Q</td>
<td>m2/pwm_out_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.503</td>
</tr>
<tr>
<td>11</td>
<td>2.532</td>
<td>rate_cnt_29_s0/Q</td>
<td>m4/pwm_out_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.433</td>
</tr>
<tr>
<td>12</td>
<td>2.532</td>
<td>rate_cnt_29_s0/Q</td>
<td>m3/pwm_out_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.433</td>
</tr>
<tr>
<td>13</td>
<td>2.541</td>
<td>rate_cnt_29_s0/Q</td>
<td>m6/pwm_out_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.424</td>
</tr>
<tr>
<td>14</td>
<td>2.541</td>
<td>rate_cnt_29_s0/Q</td>
<td>m1/pwm_out_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.424</td>
</tr>
<tr>
<td>15</td>
<td>2.553</td>
<td>rate_cnt_29_s0/Q</td>
<td>m7/pwm_out_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.412</td>
</tr>
<tr>
<td>16</td>
<td>2.553</td>
<td>rate_cnt_29_s0/Q</td>
<td>m0/pwm_out_s0/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.412</td>
</tr>
<tr>
<td>17</td>
<td>2.940</td>
<td>rate_cnt_29_s0/Q</td>
<td>rate_cnt_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.025</td>
</tr>
<tr>
<td>18</td>
<td>2.940</td>
<td>rate_cnt_29_s0/Q</td>
<td>rate_cnt_30_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.025</td>
</tr>
<tr>
<td>19</td>
<td>2.940</td>
<td>rate_cnt_29_s0/Q</td>
<td>rate_cnt_31_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.025</td>
</tr>
<tr>
<td>20</td>
<td>2.958</td>
<td>rate_cnt_29_s0/Q</td>
<td>rate_cnt_18_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.007</td>
</tr>
<tr>
<td>21</td>
<td>2.958</td>
<td>rate_cnt_29_s0/Q</td>
<td>rate_cnt_19_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.007</td>
</tr>
<tr>
<td>22</td>
<td>2.958</td>
<td>rate_cnt_29_s0/Q</td>
<td>rate_cnt_20_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.007</td>
</tr>
<tr>
<td>23</td>
<td>2.958</td>
<td>rate_cnt_29_s0/Q</td>
<td>rate_cnt_21_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.007</td>
</tr>
<tr>
<td>24</td>
<td>2.958</td>
<td>rate_cnt_29_s0/Q</td>
<td>rate_cnt_22_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.007</td>
</tr>
<tr>
<td>25</td>
<td>2.958</td>
<td>rate_cnt_29_s0/Q</td>
<td>rate_cnt_23_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.007</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.355</td>
<td>n17_s/I1</td>
<td>clk_update_20_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.860</td>
<td>1.260</td>
</tr>
<tr>
<td>2</td>
<td>0.424</td>
<td>clk_update_3_s0/Q</td>
<td>clk_update_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>3</td>
<td>0.424</td>
<td>clk_update_7_s0/Q</td>
<td>clk_update_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>4</td>
<td>0.424</td>
<td>clk_update_9_s0/Q</td>
<td>clk_update_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>5</td>
<td>0.424</td>
<td>clk_update_13_s0/Q</td>
<td>clk_update_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>6</td>
<td>0.424</td>
<td>clk_update_15_s0/Q</td>
<td>clk_update_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>7</td>
<td>0.424</td>
<td>clk_update_19_s0/Q</td>
<td>clk_update_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>rate_cnt_26_s0/Q</td>
<td>rate_cnt_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>rate_cnt_30_s0/Q</td>
<td>rate_cnt_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>clk_update_0_s0/Q</td>
<td>clk_update_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>rate_cnt_8_s0/Q</td>
<td>rate_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>rate_cnt_14_s0/Q</td>
<td>rate_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>rate_cnt_20_s0/Q</td>
<td>rate_cnt_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.428</td>
<td>rate_cnt_0_s0/Q</td>
<td>rate_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>15</td>
<td>0.428</td>
<td>rate_cnt_2_s0/Q</td>
<td>rate_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>rate_cnt_6_s0/Q</td>
<td>rate_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.429</td>
<td>rate_cnt_12_s0/Q</td>
<td>rate_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>18</td>
<td>0.429</td>
<td>rate_cnt_24_s0/Q</td>
<td>rate_cnt_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>19</td>
<td>0.430</td>
<td>rate_cnt_18_s0/Q</td>
<td>rate_cnt_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>20</td>
<td>0.539</td>
<td>d[1]_1_s0/Q</td>
<td>d[2]_1_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk_update[20]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>21</td>
<td>0.539</td>
<td>d[1]_5_s0/Q</td>
<td>d[2]_5_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk_update[20]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>22</td>
<td>0.539</td>
<td>d[1]_7_s0/Q</td>
<td>d[2]_7_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk_update[20]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>23</td>
<td>0.539</td>
<td>d[1]_8_s0/Q</td>
<td>d[2]_8_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk_update[20]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>24</td>
<td>0.539</td>
<td>d[1]_9_s0/Q</td>
<td>d[2]_9_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk_update[20]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>25</td>
<td>0.539</td>
<td>d[1]_10_s0/Q</td>
<td>d[2]_10_s0/D</td>
<td>clk_update[20]:[R]</td>
<td>clk_update[20]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[7]_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[7]_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[6]_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[6]_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[5]_28_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[5]_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[5]_25_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[1]_19_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[1]_20_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.409</td>
<td>4.409</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_update[20]</td>
<td>d[1]_22_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-38.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[4]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>1.245</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>d[4]_4_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">d[4]_4_s0/Q</td>
</tr>
<tr>
<td>2.933</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R37[3][B]</td>
<td>m4/mult_13_s2/B[4]</td>
</tr>
<tr>
<td>6.713</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>DSP_R37[3][B]</td>
<td style=" background: #97FFFF;">m4/mult_13_s2/DOUT[29]</td>
</tr>
<tr>
<td>8.144</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[1][B]</td>
<td>m4/n195_s32/I1</td>
</tr>
<tr>
<td>8.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C33[1][B]</td>
<td style=" background: #97FFFF;">m4/n195_s32/F</td>
</tr>
<tr>
<td>8.716</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][A]</td>
<td>m4/n195_s15/I0</td>
</tr>
<tr>
<td>9.271</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R38C33[2][A]</td>
<td style=" background: #97FFFF;">m4/n195_s15/F</td>
</tr>
<tr>
<td>9.698</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[2][A]</td>
<td>m4/n195_s30/I1</td>
</tr>
<tr>
<td>10.069</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">m4/n195_s30/F</td>
</tr>
<tr>
<td>10.082</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>m4/n195_s58/I3</td>
</tr>
<tr>
<td>10.535</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">m4/n195_s58/F</td>
</tr>
<tr>
<td>10.941</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>m4/n195_s121/I3</td>
</tr>
<tr>
<td>11.312</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][A]</td>
<td style=" background: #97FFFF;">m4/n195_s121/F</td>
</tr>
<tr>
<td>11.717</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td>m4/n195_s59/I0</td>
</tr>
<tr>
<td>12.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C35[3][A]</td>
<td style=" background: #97FFFF;">m4/n195_s59/F</td>
</tr>
<tr>
<td>12.535</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>m4/n195_s27/I0</td>
</tr>
<tr>
<td>12.988</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">m4/n195_s27/F</td>
</tr>
<tr>
<td>13.239</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>m4/n195_s114/I1</td>
</tr>
<tr>
<td>13.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C36[0][B]</td>
<td style=" background: #97FFFF;">m4/n195_s114/F</td>
</tr>
<tr>
<td>13.971</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][B]</td>
<td>m4/n195_s261/I0</td>
</tr>
<tr>
<td>14.526</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C34[0][B]</td>
<td style=" background: #97FFFF;">m4/n195_s261/F</td>
</tr>
<tr>
<td>14.940</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C33[0][B]</td>
<td>m4/n195_s263/I1</td>
</tr>
<tr>
<td>15.489</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C33[0][B]</td>
<td style=" background: #97FFFF;">m4/n195_s263/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[0][A]</td>
<td>m4/n195_s188/I1</td>
</tr>
<tr>
<td>16.045</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C33[0][A]</td>
<td style=" background: #97FFFF;">m4/n195_s188/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C33[2][A]</td>
<td>m4/n195_s109/I2</td>
</tr>
<tr>
<td>17.447</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R41C33[2][A]</td>
<td style=" background: #97FFFF;">m4/n195_s109/F</td>
</tr>
<tr>
<td>17.632</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[3][B]</td>
<td>m4/n195_s175/I3</td>
</tr>
<tr>
<td>18.181</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C33[3][B]</td>
<td style=" background: #97FFFF;">m4/n195_s175/F</td>
</tr>
<tr>
<td>18.357</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[2][A]</td>
<td>m4/n195_s100/I1</td>
</tr>
<tr>
<td>18.874</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R43C33[2][A]</td>
<td style=" background: #97FFFF;">m4/n195_s100/F</td>
</tr>
<tr>
<td>19.383</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C35[0][A]</td>
<td>m4/n195_s93/I1</td>
</tr>
<tr>
<td>19.845</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C35[0][A]</td>
<td style=" background: #97FFFF;">m4/n195_s93/F</td>
</tr>
<tr>
<td>20.022</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[0][B]</td>
<td>m4/n195_s45/I0</td>
</tr>
<tr>
<td>20.592</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C34[0][B]</td>
<td style=" background: #97FFFF;">m4/n195_s45/F</td>
</tr>
<tr>
<td>20.771</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[2][A]</td>
<td>m4/n195_s49/I2</td>
</tr>
<tr>
<td>21.288</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R42C34[2][A]</td>
<td style=" background: #97FFFF;">m4/n195_s49/F</td>
</tr>
<tr>
<td>22.136</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[2][A]</td>
<td>m4/n195_s172/I0</td>
</tr>
<tr>
<td>22.706</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C35[2][A]</td>
<td style=" background: #97FFFF;">m4/n195_s172/F</td>
</tr>
<tr>
<td>22.707</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[3][B]</td>
<td>m4/n195_s92/I3</td>
</tr>
<tr>
<td>23.160</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R43C35[3][B]</td>
<td style=" background: #97FFFF;">m4/n195_s92/F</td>
</tr>
<tr>
<td>23.625</td>
<td>0.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C36[0][B]</td>
<td>m4/n195_s432/I0</td>
</tr>
<tr>
<td>24.174</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C36[0][B]</td>
<td style=" background: #97FFFF;">m4/n195_s432/F</td>
</tr>
<tr>
<td>24.348</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35[2][A]</td>
<td>m4/n195_s166/I3</td>
</tr>
<tr>
<td>24.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R42C35[2][A]</td>
<td style=" background: #97FFFF;">m4/n195_s166/F</td>
</tr>
<tr>
<td>25.579</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C36[0][A]</td>
<td>m4/n195_s240/I1</td>
</tr>
<tr>
<td>26.032</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C36[0][A]</td>
<td style=" background: #97FFFF;">m4/n195_s240/F</td>
</tr>
<tr>
<td>26.050</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C36[2][A]</td>
<td>m4/n195_s158/I1</td>
</tr>
<tr>
<td>26.421</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n195_s158/F</td>
</tr>
<tr>
<td>27.245</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[3][A]</td>
<td>m4/n195_s371/I0</td>
</tr>
<tr>
<td>27.698</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C33[3][A]</td>
<td style=" background: #97FFFF;">m4/n195_s371/F</td>
</tr>
<tr>
<td>28.368</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C35[1][A]</td>
<td>m4/n195_s327/I1</td>
</tr>
<tr>
<td>28.821</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C35[1][A]</td>
<td style=" background: #97FFFF;">m4/n195_s327/F</td>
</tr>
<tr>
<td>29.242</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>m4/n195_s312/I0</td>
</tr>
<tr>
<td>29.812</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">m4/n195_s312/F</td>
</tr>
<tr>
<td>29.989</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[3][B]</td>
<td>m4/n195_s234/I1</td>
</tr>
<tr>
<td>30.544</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R48C33[3][B]</td>
<td style=" background: #97FFFF;">m4/n195_s234/F</td>
</tr>
<tr>
<td>30.969</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C34[1][B]</td>
<td>m4/n195_s230/I0</td>
</tr>
<tr>
<td>31.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C34[1][B]</td>
<td style=" background: #97FFFF;">m4/n195_s230/F</td>
</tr>
<tr>
<td>32.041</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C36[0][B]</td>
<td>m4/n195_s153/I0</td>
</tr>
<tr>
<td>32.596</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C36[0][B]</td>
<td style=" background: #97FFFF;">m4/n195_s153/F</td>
</tr>
<tr>
<td>33.515</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C37[0][B]</td>
<td>m4/n195_s228/I2</td>
</tr>
<tr>
<td>34.032</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C37[0][B]</td>
<td style=" background: #97FFFF;">m4/n195_s228/F</td>
</tr>
<tr>
<td>34.486</td>
<td>0.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[3][B]</td>
<td>m4/n195_s290/I1</td>
</tr>
<tr>
<td>35.041</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R48C37[3][B]</td>
<td style=" background: #97FFFF;">m4/n195_s290/F</td>
</tr>
<tr>
<td>35.658</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>m4/n195_s223/I3</td>
</tr>
<tr>
<td>36.213</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C38[1][A]</td>
<td style=" background: #97FFFF;">m4/n195_s223/F</td>
</tr>
<tr>
<td>37.144</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>m4/n195_s218/I0</td>
</tr>
<tr>
<td>37.699</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">m4/n195_s218/F</td>
</tr>
<tr>
<td>38.236</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][B]</td>
<td>m4/n195_s215/I3</td>
</tr>
<tr>
<td>38.806</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][B]</td>
<td style=" background: #97FFFF;">m4/n195_s215/F</td>
</tr>
<tr>
<td>38.980</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>m4/n195_s152/I2</td>
</tr>
<tr>
<td>39.529</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C34[0][A]</td>
<td style=" background: #97FFFF;">m4/n195_s152/F</td>
</tr>
<tr>
<td>39.709</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>m4/n195_s80/I1</td>
</tr>
<tr>
<td>40.080</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">m4/n195_s80/F</td>
</tr>
<tr>
<td>40.746</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>m4/n195_s135/I0</td>
</tr>
<tr>
<td>41.199</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n195_s135/F</td>
</tr>
<tr>
<td>41.606</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[1][B]</td>
<td>m4/n195_s130/I1</td>
</tr>
<tr>
<td>42.161</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C34[1][B]</td>
<td style=" background: #97FFFF;">m4/n195_s130/F</td>
</tr>
<tr>
<td>42.733</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[2][B]</td>
<td>m4/n195_s71/I2</td>
</tr>
<tr>
<td>43.288</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C37[2][B]</td>
<td style=" background: #97FFFF;">m4/n195_s71/F</td>
</tr>
<tr>
<td>43.950</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][B]</td>
<td>m4/n195_s35/I0</td>
</tr>
<tr>
<td>44.403</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][B]</td>
<td style=" background: #97FFFF;">m4/n195_s35/F</td>
</tr>
<tr>
<td>44.557</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[2][A]</td>
<td>m4/n195_s16/I2</td>
</tr>
<tr>
<td>45.019</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C37[2][A]</td>
<td style=" background: #97FFFF;">m4/n195_s16/F</td>
</tr>
<tr>
<td>45.191</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C36[3][B]</td>
<td>m4/n195_s7/I0</td>
</tr>
<tr>
<td>45.761</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C36[3][B]</td>
<td style=" background: #97FFFF;">m4/n195_s7/F</td>
</tr>
<tr>
<td>45.934</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C37[3][A]</td>
<td>m4/n195_s3/I0</td>
</tr>
<tr>
<td>46.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C37[3][A]</td>
<td style=" background: #97FFFF;">m4/n195_s3/F</td>
</tr>
<tr>
<td>46.902</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[2][B]</td>
<td>m4/n195_s2/I0</td>
</tr>
<tr>
<td>47.273</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n195_s2/F</td>
</tr>
<tr>
<td>48.874</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR53[A]</td>
<td style=" font-weight:bold;">m4/pwm_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR53[A]</td>
<td>m4/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/pwm_out_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR53[A]</td>
<td>m4/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.122, 54.844%; route: 21.275, 44.668%; tC2Q: 0.232, 0.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-37.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[6]_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m6/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>1.245</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[1][A]</td>
<td>d[6]_30_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C48[1][A]</td>
<td style=" font-weight:bold;">d[6]_30_s0/Q</td>
</tr>
<tr>
<td>2.677</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R37[3][A]</td>
<td>m6/mult_13_s2/B[30]</td>
</tr>
<tr>
<td>6.457</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>DSP_R37[3][A]</td>
<td style=" background: #97FFFF;">m6/mult_13_s2/DOUT[29]</td>
</tr>
<tr>
<td>7.907</td>
<td>1.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>m6/n195_s12/I1</td>
</tr>
<tr>
<td>8.456</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">m6/n195_s12/F</td>
</tr>
<tr>
<td>8.459</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td>m6/n195_s6/I0</td>
</tr>
<tr>
<td>9.014</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R32C34[1][A]</td>
<td style=" background: #97FFFF;">m6/n195_s6/F</td>
</tr>
<tr>
<td>9.211</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[2][B]</td>
<td>m6/n195_s105/I3</td>
</tr>
<tr>
<td>9.760</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C34[2][B]</td>
<td style=" background: #97FFFF;">m6/n195_s105/F</td>
</tr>
<tr>
<td>9.761</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[2][A]</td>
<td>m6/n195_s51/I2</td>
</tr>
<tr>
<td>10.278</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C34[2][A]</td>
<td style=" background: #97FFFF;">m6/n195_s51/F</td>
</tr>
<tr>
<td>10.712</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[2][A]</td>
<td>m6/n195_s24/I1</td>
</tr>
<tr>
<td>11.083</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C34[2][A]</td>
<td style=" background: #97FFFF;">m6/n195_s24/F</td>
</tr>
<tr>
<td>11.510</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>m6/n195_s184/I2</td>
</tr>
<tr>
<td>12.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C35[1][A]</td>
<td style=" background: #97FFFF;">m6/n195_s184/F</td>
</tr>
<tr>
<td>12.467</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>m6/n195_s96/I2</td>
</tr>
<tr>
<td>13.022</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C34[0][A]</td>
<td style=" background: #97FFFF;">m6/n195_s96/F</td>
</tr>
<tr>
<td>14.075</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>m6/n195_s46/I1</td>
</tr>
<tr>
<td>14.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">m6/n195_s46/F</td>
</tr>
<tr>
<td>14.887</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>m6/n195_s174/I0</td>
</tr>
<tr>
<td>15.349</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">m6/n195_s174/F</td>
</tr>
<tr>
<td>15.351</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>m6/n195_s88/I1</td>
</tr>
<tr>
<td>15.868</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">m6/n195_s88/F</td>
</tr>
<tr>
<td>16.564</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>m6/n195_s168/I3</td>
</tr>
<tr>
<td>17.134</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">m6/n195_s168/F</td>
</tr>
<tr>
<td>17.310</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>m6/n195_s85/I1</td>
</tr>
<tr>
<td>17.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">m6/n195_s85/F</td>
</tr>
<tr>
<td>18.454</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>m6/n195_s160/I1</td>
</tr>
<tr>
<td>19.009</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">m6/n195_s160/F</td>
</tr>
<tr>
<td>19.590</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>m6/n195_s78/I1</td>
</tr>
<tr>
<td>20.145</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">m6/n195_s78/F</td>
</tr>
<tr>
<td>20.589</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>m6/n195_s165/I1</td>
</tr>
<tr>
<td>21.106</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C36[1][B]</td>
<td style=" background: #97FFFF;">m6/n195_s165/F</td>
</tr>
<tr>
<td>21.530</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>m6/n195_s154/I0</td>
</tr>
<tr>
<td>22.079</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">m6/n195_s154/F</td>
</tr>
<tr>
<td>22.080</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>m6/n195_s73/I3</td>
</tr>
<tr>
<td>22.635</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">m6/n195_s73/F</td>
</tr>
<tr>
<td>23.454</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>m6/n195_s36/I0</td>
</tr>
<tr>
<td>23.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">m6/n195_s36/F</td>
</tr>
<tr>
<td>24.387</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>m6/n195_s245/I1</td>
</tr>
<tr>
<td>24.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">m6/n195_s245/F</td>
</tr>
<tr>
<td>25.130</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>m6/n195_s148/I3</td>
</tr>
<tr>
<td>25.679</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">m6/n195_s148/F</td>
</tr>
<tr>
<td>25.856</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>m6/n195_s249/I1</td>
</tr>
<tr>
<td>26.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">m6/n195_s249/F</td>
</tr>
<tr>
<td>26.814</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td>m6/n195_s151/I0</td>
</tr>
<tr>
<td>27.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C34[3][B]</td>
<td style=" background: #97FFFF;">m6/n195_s151/F</td>
</tr>
<tr>
<td>27.925</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>m6/n195_s206/I0</td>
</tr>
<tr>
<td>28.474</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">m6/n195_s206/F</td>
</tr>
<tr>
<td>28.476</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>m6/n195_s120/I0</td>
</tr>
<tr>
<td>28.993</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">m6/n195_s120/F</td>
</tr>
<tr>
<td>29.659</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>m6/n195_s117/I3</td>
</tr>
<tr>
<td>30.030</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">m6/n195_s117/F</td>
</tr>
<tr>
<td>30.469</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[2][A]</td>
<td>m6/n195_s56/I3</td>
</tr>
<tr>
<td>31.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C36[2][A]</td>
<td style=" background: #97FFFF;">m6/n195_s56/F</td>
</tr>
<tr>
<td>31.453</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>m6/n195_s107/I0</td>
</tr>
<tr>
<td>31.970</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">m6/n195_s107/F</td>
</tr>
<tr>
<td>32.546</td>
<td>0.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>m6/n195_s54/I0</td>
</tr>
<tr>
<td>32.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">m6/n195_s54/F</td>
</tr>
<tr>
<td>33.436</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td>m6/n195_s112/I3</td>
</tr>
<tr>
<td>33.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C34[3][A]</td>
<td style=" background: #97FFFF;">m6/n195_s112/F</td>
</tr>
<tr>
<td>34.374</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>m6/n195_s233/I1</td>
</tr>
<tr>
<td>34.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">m6/n195_s233/F</td>
</tr>
<tr>
<td>35.103</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>m6/n195_s330/I3</td>
</tr>
<tr>
<td>35.673</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">m6/n195_s330/F</td>
</tr>
<tr>
<td>35.819</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[3][A]</td>
<td>m6/n195_s293/I2</td>
</tr>
<tr>
<td>36.374</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C36[3][A]</td>
<td style=" background: #97FFFF;">m6/n195_s293/F</td>
</tr>
<tr>
<td>37.046</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td>m6/n195_s280/I1</td>
</tr>
<tr>
<td>37.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">m6/n195_s280/F</td>
</tr>
<tr>
<td>38.285</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td>m6/n195_s288/I0</td>
</tr>
<tr>
<td>38.802</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">m6/n195_s288/F</td>
</tr>
<tr>
<td>39.230</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>m6/n195_s213/I2</td>
</tr>
<tr>
<td>39.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">m6/n195_s213/F</td>
</tr>
<tr>
<td>40.212</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>m6/n195_s123/I3</td>
</tr>
<tr>
<td>40.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">m6/n195_s123/F</td>
</tr>
<tr>
<td>41.272</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>m6/n195_s223/I1</td>
</tr>
<tr>
<td>41.821</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">m6/n195_s223/F</td>
</tr>
<tr>
<td>41.825</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[3][A]</td>
<td>m6/n195_s129/I2</td>
</tr>
<tr>
<td>42.342</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C33[3][A]</td>
<td style=" background: #97FFFF;">m6/n195_s129/F</td>
</tr>
<tr>
<td>42.911</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>m6/n195_s61/I2</td>
</tr>
<tr>
<td>43.466</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">m6/n195_s61/F</td>
</tr>
<tr>
<td>43.863</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C37[1][B]</td>
<td>m6/n195_s28/I1</td>
</tr>
<tr>
<td>44.412</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C37[1][B]</td>
<td style=" background: #97FFFF;">m6/n195_s28/F</td>
</tr>
<tr>
<td>44.585</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td>m6/n195_s15/I0</td>
</tr>
<tr>
<td>45.134</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C38[0][A]</td>
<td style=" background: #97FFFF;">m6/n195_s15/F</td>
</tr>
<tr>
<td>45.306</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[2][B]</td>
<td>m6/n195_s7/I1</td>
</tr>
<tr>
<td>45.677</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C38[2][B]</td>
<td style=" background: #97FFFF;">m6/n195_s7/F</td>
</tr>
<tr>
<td>45.848</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[3][B]</td>
<td>m6/n195_s4/I0</td>
</tr>
<tr>
<td>46.403</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C37[3][B]</td>
<td style=" background: #97FFFF;">m6/n195_s4/F</td>
</tr>
<tr>
<td>46.816</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[3][B]</td>
<td>m6/n195_s2/I2</td>
</tr>
<tr>
<td>47.371</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C38[3][B]</td>
<td style=" background: #97FFFF;">m6/n195_s2/F</td>
</tr>
<tr>
<td>48.597</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR42[A]</td>
<td style=" font-weight:bold;">m6/pwm_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[A]</td>
<td>m6/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m6/pwm_out_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[A]</td>
<td>m6/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.880, 56.767%; route: 20.239, 42.743%; tC2Q: 0.232, 0.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-37.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>1.245</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>d[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R45C49[1][B]</td>
<td style=" font-weight:bold;">d[2]_2_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.743</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>m2/mult_13_s2/B[2]</td>
</tr>
<tr>
<td>7.001</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">m2/mult_13_s2/DOUT[27]</td>
</tr>
<tr>
<td>8.070</td>
<td>1.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>m2/n195_s45/I2</td>
</tr>
<tr>
<td>8.441</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">m2/n195_s45/F</td>
</tr>
<tr>
<td>8.455</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[3][B]</td>
<td>m2/n195_s17/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C40[3][B]</td>
<td style=" background: #97FFFF;">m2/n195_s17/F</td>
</tr>
<tr>
<td>9.009</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>m2/n195_s41/I2</td>
</tr>
<tr>
<td>9.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C41[0][B]</td>
<td style=" background: #97FFFF;">m2/n195_s41/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>m2/n195_s14/I2</td>
</tr>
<tr>
<td>10.275</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C42[0][B]</td>
<td style=" background: #97FFFF;">m2/n195_s14/F</td>
</tr>
<tr>
<td>10.716</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>m2/n195_s85/I2</td>
</tr>
<tr>
<td>11.233</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">m2/n195_s85/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>m2/n195_s83/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">m2/n195_s83/F</td>
</tr>
<tr>
<td>12.643</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>m2/n195_s36/I3</td>
</tr>
<tr>
<td>13.160</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C43[0][A]</td>
<td style=" background: #97FFFF;">m2/n195_s36/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>m2/n195_s76/I1</td>
</tr>
<tr>
<td>14.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">m2/n195_s76/F</td>
</tr>
<tr>
<td>14.533</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>m2/n195_s37/I1</td>
</tr>
<tr>
<td>14.986</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C43[2][A]</td>
<td style=" background: #97FFFF;">m2/n195_s37/F</td>
</tr>
<tr>
<td>15.188</td>
<td>0.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>m2/n195_s32/I2</td>
</tr>
<tr>
<td>15.743</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">m2/n195_s32/F</td>
</tr>
<tr>
<td>16.396</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>m2/n195_s11/I0</td>
</tr>
<tr>
<td>16.767</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">m2/n195_s11/F</td>
</tr>
<tr>
<td>17.199</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>m2/n195_s371/I1</td>
</tr>
<tr>
<td>17.570</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">m2/n195_s371/F</td>
</tr>
<tr>
<td>17.724</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>m2/n195_s227/I3</td>
</tr>
<tr>
<td>18.273</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">m2/n195_s227/F</td>
</tr>
<tr>
<td>18.455</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td>m2/n195_s222/I2</td>
</tr>
<tr>
<td>19.010</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">m2/n195_s222/F</td>
</tr>
<tr>
<td>19.685</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>m2/n195_s216/I2</td>
</tr>
<tr>
<td>20.234</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">m2/n195_s216/F</td>
</tr>
<tr>
<td>20.238</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>m2/n195_s136/I1</td>
</tr>
<tr>
<td>20.755</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C39[3][A]</td>
<td style=" background: #97FFFF;">m2/n195_s136/F</td>
</tr>
<tr>
<td>21.174</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>m2/n195_s207/I1</td>
</tr>
<tr>
<td>21.744</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">m2/n195_s207/F</td>
</tr>
<tr>
<td>21.748</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[3][B]</td>
<td>m2/n195_s129/I1</td>
</tr>
<tr>
<td>22.303</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C40[3][B]</td>
<td style=" background: #97FFFF;">m2/n195_s129/F</td>
</tr>
<tr>
<td>23.109</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td>m2/n195_s64/I1</td>
</tr>
<tr>
<td>23.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">m2/n195_s64/F</td>
</tr>
<tr>
<td>24.086</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][B]</td>
<td>m2/n195_s205/I1</td>
</tr>
<tr>
<td>24.457</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C42[1][B]</td>
<td style=" background: #97FFFF;">m2/n195_s205/F</td>
</tr>
<tr>
<td>25.123</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>m2/n195_s165/I0</td>
</tr>
<tr>
<td>25.678</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C41[3][A]</td>
<td style=" background: #97FFFF;">m2/n195_s165/F</td>
</tr>
<tr>
<td>26.110</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>m2/n195_s105/I1</td>
</tr>
<tr>
<td>26.627</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C41[2][B]</td>
<td style=" background: #97FFFF;">m2/n195_s105/F</td>
</tr>
<tr>
<td>27.405</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>m2/n195_s51/I2</td>
</tr>
<tr>
<td>27.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">m2/n195_s51/F</td>
</tr>
<tr>
<td>28.366</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>m2/n195_s49/I0</td>
</tr>
<tr>
<td>28.883</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C40[2][A]</td>
<td style=" background: #97FFFF;">m2/n195_s49/F</td>
</tr>
<tr>
<td>29.321</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td>m2/n195_s156/I0</td>
</tr>
<tr>
<td>29.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">m2/n195_s156/F</td>
</tr>
<tr>
<td>30.264</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][B]</td>
<td>m2/n195_s93/I1</td>
</tr>
<tr>
<td>30.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C42[2][B]</td>
<td style=" background: #97FFFF;">m2/n195_s93/F</td>
</tr>
<tr>
<td>31.369</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>m2/n195_s120/I2</td>
</tr>
<tr>
<td>31.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C43[0][A]</td>
<td style=" background: #97FFFF;">m2/n195_s120/F</td>
</tr>
<tr>
<td>32.426</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>m2/n195_s198/I1</td>
</tr>
<tr>
<td>32.943</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">m2/n195_s198/F</td>
</tr>
<tr>
<td>33.608</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>m2/n195_s268/I1</td>
</tr>
<tr>
<td>34.178</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">m2/n195_s268/F</td>
</tr>
<tr>
<td>34.353</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>m2/n195_s267/I2</td>
</tr>
<tr>
<td>34.870</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">m2/n195_s267/F</td>
</tr>
<tr>
<td>35.301</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>m2/n195_s308/I0</td>
</tr>
<tr>
<td>35.818</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C40[1][B]</td>
<td style=" background: #97FFFF;">m2/n195_s308/F</td>
</tr>
<tr>
<td>36.219</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>m2/n195_s260/I2</td>
</tr>
<tr>
<td>36.736</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C42[1][A]</td>
<td style=" background: #97FFFF;">m2/n195_s260/F</td>
</tr>
<tr>
<td>37.160</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>m2/n195_s294/I1</td>
</tr>
<tr>
<td>37.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C41[0][A]</td>
<td style=" background: #97FFFF;">m2/n195_s294/F</td>
</tr>
<tr>
<td>38.099</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td>m2/n195_s257/I2</td>
</tr>
<tr>
<td>38.654</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C40[2][A]</td>
<td style=" background: #97FFFF;">m2/n195_s257/F</td>
</tr>
<tr>
<td>39.086</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][B]</td>
<td>m2/n195_s256/I0</td>
</tr>
<tr>
<td>39.656</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C43[1][B]</td>
<td style=" background: #97FFFF;">m2/n195_s256/F</td>
</tr>
<tr>
<td>39.831</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[3][B]</td>
<td>m2/n195_s186/I2</td>
</tr>
<tr>
<td>40.202</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C44[3][B]</td>
<td style=" background: #97FFFF;">m2/n195_s186/F</td>
</tr>
<tr>
<td>40.628</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>m2/n195_s184/I0</td>
</tr>
<tr>
<td>41.145</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C41[2][A]</td>
<td style=" background: #97FFFF;">m2/n195_s184/F</td>
</tr>
<tr>
<td>41.568</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>m2/n195_s175/I1</td>
</tr>
<tr>
<td>42.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">m2/n195_s175/F</td>
</tr>
<tr>
<td>42.751</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td>m2/n195_s108/I2</td>
</tr>
<tr>
<td>43.306</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C44[2][A]</td>
<td style=" background: #97FFFF;">m2/n195_s108/F</td>
</tr>
<tr>
<td>43.829</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td>m2/n195_s55/I0</td>
</tr>
<tr>
<td>44.282</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td style=" background: #97FFFF;">m2/n195_s55/F</td>
</tr>
<tr>
<td>44.436</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>m2/n195_s22/I2</td>
</tr>
<tr>
<td>44.985</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">m2/n195_s22/F</td>
</tr>
<tr>
<td>44.986</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>m2/n195_s8/I0</td>
</tr>
<tr>
<td>45.448</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td style=" background: #97FFFF;">m2/n195_s8/F</td>
</tr>
<tr>
<td>45.621</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>m2/n195_s3/I1</td>
</tr>
<tr>
<td>46.170</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">m2/n195_s3/F</td>
</tr>
<tr>
<td>46.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>m2/n195_s2/I0</td>
</tr>
<tr>
<td>46.859</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">m2/n195_s2/F</td>
</tr>
<tr>
<td>48.356</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR29[A]</td>
<td style=" font-weight:bold;">m2/pwm_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>m2/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m2/pwm_out_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR29[A]</td>
<td>m2/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.087, 55.374%; route: 20.792, 44.134%; tC2Q: 0.232, 0.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-37.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[3]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m3/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>1.245</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>d[3]_11_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C45[0][A]</td>
<td style=" font-weight:bold;">d[3]_11_s0/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>1.609</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[5][A]</td>
<td>m3/mult_13_s2/B[11]</td>
</tr>
<tr>
<td>6.866</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[5][A]</td>
<td style=" background: #97FFFF;">m3/mult_13_s2/DOUT[30]</td>
</tr>
<tr>
<td>8.092</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>m3/n195_s47/I1</td>
</tr>
<tr>
<td>8.609</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C47[1][A]</td>
<td style=" background: #97FFFF;">m3/n195_s47/F</td>
</tr>
<tr>
<td>9.017</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[3][B]</td>
<td>m3/n195_s174/I3</td>
</tr>
<tr>
<td>9.479</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C46[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s174/F</td>
</tr>
<tr>
<td>9.654</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>m3/n195_s97/I2</td>
</tr>
<tr>
<td>10.203</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">m3/n195_s97/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[3][A]</td>
<td>m3/n195_s94/I1</td>
</tr>
<tr>
<td>10.931</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C46[3][A]</td>
<td style=" background: #97FFFF;">m3/n195_s94/F</td>
</tr>
<tr>
<td>10.935</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>m3/n195_s43/I1</td>
</tr>
<tr>
<td>11.388</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">m3/n195_s43/F</td>
</tr>
<tr>
<td>11.834</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>m3/n195_s40/I1</td>
</tr>
<tr>
<td>12.205</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">m3/n195_s40/F</td>
</tr>
<tr>
<td>12.623</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>m3/n195_s170/I1</td>
</tr>
<tr>
<td>13.178</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[1][A]</td>
<td style=" background: #97FFFF;">m3/n195_s170/F</td>
</tr>
<tr>
<td>13.587</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td>m3/n195_s248/I3</td>
</tr>
<tr>
<td>14.157</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s248/F</td>
</tr>
<tr>
<td>14.330</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[3][B]</td>
<td>m3/n195_s391/I3</td>
</tr>
<tr>
<td>14.879</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C48[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s391/F</td>
</tr>
<tr>
<td>15.056</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[2][A]</td>
<td>m3/n195_s84/I0</td>
</tr>
<tr>
<td>15.573</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R17C48[2][A]</td>
<td style=" background: #97FFFF;">m3/n195_s84/F</td>
</tr>
<tr>
<td>16.237</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td>m3/n195_s156/I1</td>
</tr>
<tr>
<td>16.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C49[1][B]</td>
<td style=" background: #97FFFF;">m3/n195_s156/F</td>
</tr>
<tr>
<td>16.962</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][A]</td>
<td>m3/n195_s80/I2</td>
</tr>
<tr>
<td>17.479</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C48[2][A]</td>
<td style=" background: #97FFFF;">m3/n195_s80/F</td>
</tr>
<tr>
<td>17.886</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[3][B]</td>
<td>m3/n195_s32/I2</td>
</tr>
<tr>
<td>18.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C47[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s32/F</td>
</tr>
<tr>
<td>18.858</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[3][B]</td>
<td>m3/n195_s81/I1</td>
</tr>
<tr>
<td>19.229</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C47[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s81/F</td>
</tr>
<tr>
<td>19.670</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>m3/n195_s146/I1</td>
</tr>
<tr>
<td>20.123</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C46[3][A]</td>
<td style=" background: #97FFFF;">m3/n195_s146/F</td>
</tr>
<tr>
<td>20.700</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>m3/n195_s238/I3</td>
</tr>
<tr>
<td>21.162</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">m3/n195_s238/F</td>
</tr>
<tr>
<td>21.337</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>m3/n195_s139/I1</td>
</tr>
<tr>
<td>21.892</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">m3/n195_s139/F</td>
</tr>
<tr>
<td>22.313</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>m3/n195_s72/I0</td>
</tr>
<tr>
<td>22.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s72/F</td>
</tr>
<tr>
<td>23.353</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[3][B]</td>
<td>m3/n195_s143/I1</td>
</tr>
<tr>
<td>23.724</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C47[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s143/F</td>
</tr>
<tr>
<td>23.921</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>m3/n195_s133/I0</td>
</tr>
<tr>
<td>24.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">m3/n195_s133/F</td>
</tr>
<tr>
<td>25.463</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>m3/n195_s234/I1</td>
</tr>
<tr>
<td>25.916</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">m3/n195_s234/F</td>
</tr>
<tr>
<td>26.342</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][B]</td>
<td>m3/n195_s303/I3</td>
</tr>
<tr>
<td>26.891</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C48[0][B]</td>
<td style=" background: #97FFFF;">m3/n195_s303/F</td>
</tr>
<tr>
<td>26.892</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>m3/n195_s221/I2</td>
</tr>
<tr>
<td>27.447</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C48[1][A]</td>
<td style=" background: #97FFFF;">m3/n195_s221/F</td>
</tr>
<tr>
<td>28.109</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[2][A]</td>
<td>m3/n195_s126/I1</td>
</tr>
<tr>
<td>28.562</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C47[2][A]</td>
<td style=" background: #97FFFF;">m3/n195_s126/F</td>
</tr>
<tr>
<td>28.963</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[1][A]</td>
<td>m3/n195_s207/I0</td>
</tr>
<tr>
<td>29.518</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C48[1][A]</td>
<td style=" background: #97FFFF;">m3/n195_s207/F</td>
</tr>
<tr>
<td>30.144</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[3][B]</td>
<td>m3/n195_s121/I0</td>
</tr>
<tr>
<td>30.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C47[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s121/F</td>
</tr>
<tr>
<td>30.930</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[1][B]</td>
<td>m3/n195_s358/I0</td>
</tr>
<tr>
<td>31.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C47[1][B]</td>
<td style=" background: #97FFFF;">m3/n195_s358/F</td>
</tr>
<tr>
<td>31.883</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>m3/n195_s298/I1</td>
</tr>
<tr>
<td>32.336</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td style=" background: #97FFFF;">m3/n195_s298/F</td>
</tr>
<tr>
<td>32.899</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>m3/n195_s217/I0</td>
</tr>
<tr>
<td>33.361</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">m3/n195_s217/F</td>
</tr>
<tr>
<td>33.362</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[2][A]</td>
<td>m3/n195_s123/I3</td>
</tr>
<tr>
<td>33.815</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C48[2][A]</td>
<td style=" background: #97FFFF;">m3/n195_s123/F</td>
</tr>
<tr>
<td>34.387</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>m3/n195_s62/I1</td>
</tr>
<tr>
<td>34.942</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">m3/n195_s62/F</td>
</tr>
<tr>
<td>35.368</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[3][B]</td>
<td>m3/n195_s324/I1</td>
</tr>
<tr>
<td>35.923</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s324/F</td>
</tr>
<tr>
<td>36.563</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[0][B]</td>
<td>m3/n195_s273/I3</td>
</tr>
<tr>
<td>37.118</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C48[0][B]</td>
<td style=" background: #97FFFF;">m3/n195_s273/F</td>
</tr>
<tr>
<td>37.548</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>m3/n195_s262/I3</td>
</tr>
<tr>
<td>38.065</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C46[2][B]</td>
<td style=" background: #97FFFF;">m3/n195_s262/F</td>
</tr>
<tr>
<td>38.753</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>m3/n195_s267/I3</td>
</tr>
<tr>
<td>39.323</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">m3/n195_s267/F</td>
</tr>
<tr>
<td>39.325</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td>m3/n195_s188/I0</td>
</tr>
<tr>
<td>39.880</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">m3/n195_s188/F</td>
</tr>
<tr>
<td>40.540</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>m3/n195_s186/I0</td>
</tr>
<tr>
<td>41.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" background: #97FFFF;">m3/n195_s186/F</td>
</tr>
<tr>
<td>41.233</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][B]</td>
<td>m3/n195_s105/I3</td>
</tr>
<tr>
<td>41.788</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C48[2][B]</td>
<td style=" background: #97FFFF;">m3/n195_s105/F</td>
</tr>
<tr>
<td>42.463</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[2][A]</td>
<td>m3/n195_s51/I1</td>
</tr>
<tr>
<td>43.018</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C50[2][A]</td>
<td style=" background: #97FFFF;">m3/n195_s51/F</td>
</tr>
<tr>
<td>43.468</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td>m3/n195_s57/I3</td>
</tr>
<tr>
<td>44.017</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">m3/n195_s57/F</td>
</tr>
<tr>
<td>44.019</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[3][A]</td>
<td>m3/n195_s22/I1</td>
</tr>
<tr>
<td>44.568</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C49[3][A]</td>
<td style=" background: #97FFFF;">m3/n195_s22/F</td>
</tr>
<tr>
<td>44.740</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td>m3/n195_s7/I3</td>
</tr>
<tr>
<td>45.289</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">m3/n195_s7/F</td>
</tr>
<tr>
<td>45.462</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[3][B]</td>
<td>m3/n195_s3/I0</td>
</tr>
<tr>
<td>45.924</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C49[3][B]</td>
<td style=" background: #97FFFF;">m3/n195_s3/F</td>
</tr>
<tr>
<td>45.925</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td>m3/n195_s2/I0</td>
</tr>
<tr>
<td>46.442</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">m3/n195_s2/F</td>
</tr>
<tr>
<td>48.238</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR53[B]</td>
<td style=" font-weight:bold;">m3/pwm_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>m3/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m3/pwm_out_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR53[B]</td>
<td>m3/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.152, 55.651%; route: 20.608, 43.855%; tC2Q: 0.232, 0.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[5]_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m5/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>1.245</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[0][B]</td>
<td>d[5]_30_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C48[0][B]</td>
<td style=" font-weight:bold;">d[5]_30_s0/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R37[4][A]</td>
<td>m5/mult_13_s2/B[30]</td>
</tr>
<tr>
<td>6.186</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">m5/mult_13_s2/DOUT[26]</td>
</tr>
<tr>
<td>7.087</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C44[3][B]</td>
<td>m5/n195_s104/I0</td>
</tr>
<tr>
<td>7.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C44[3][B]</td>
<td style=" background: #97FFFF;">m5/n195_s104/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[3][A]</td>
<td>m5/n195_s48/I3</td>
</tr>
<tr>
<td>8.155</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C44[3][A]</td>
<td style=" background: #97FFFF;">m5/n195_s48/F</td>
</tr>
<tr>
<td>8.596</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[1][B]</td>
<td>m5/n195_s101/I1</td>
</tr>
<tr>
<td>9.166</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C41[1][B]</td>
<td style=" background: #97FFFF;">m5/n195_s101/F</td>
</tr>
<tr>
<td>9.344</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td>m5/n195_s43/I3</td>
</tr>
<tr>
<td>9.914</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R38C42[2][B]</td>
<td style=" background: #97FFFF;">m5/n195_s43/F</td>
</tr>
<tr>
<td>9.920</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>m5/n195_s16/I0</td>
</tr>
<tr>
<td>10.437</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">m5/n195_s16/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[2][A]</td>
<td>m5/n195_s395/I1</td>
</tr>
<tr>
<td>11.163</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C41[2][A]</td>
<td style=" background: #97FFFF;">m5/n195_s395/F</td>
</tr>
<tr>
<td>11.564</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[1][A]</td>
<td>m5/n195_s166/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C43[1][A]</td>
<td style=" background: #97FFFF;">m5/n195_s166/F</td>
</tr>
<tr>
<td>13.022</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][B]</td>
<td>m5/n195_s87/I3</td>
</tr>
<tr>
<td>13.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C43[0][B]</td>
<td style=" background: #97FFFF;">m5/n195_s87/F</td>
</tr>
<tr>
<td>14.013</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[2][B]</td>
<td>m5/n195_s78/I1</td>
</tr>
<tr>
<td>14.475</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C42[2][B]</td>
<td style=" background: #97FFFF;">m5/n195_s78/F</td>
</tr>
<tr>
<td>14.648</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[3][A]</td>
<td>m5/n195_s32/I0</td>
</tr>
<tr>
<td>15.019</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C42[3][A]</td>
<td style=" background: #97FFFF;">m5/n195_s32/F</td>
</tr>
<tr>
<td>15.028</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][B]</td>
<td>m5/n195_s173/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C42[1][B]</td>
<td style=" background: #97FFFF;">m5/n195_s173/F</td>
</tr>
<tr>
<td>15.903</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>m5/n195_s94/I1</td>
</tr>
<tr>
<td>16.356</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">m5/n195_s94/F</td>
</tr>
<tr>
<td>16.935</td>
<td>0.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[2][A]</td>
<td>m5/n195_s39/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C42[2][A]</td>
<td style=" background: #97FFFF;">m5/n195_s39/F</td>
</tr>
<tr>
<td>17.814</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C41[2][B]</td>
<td>m5/n195_s170/I3</td>
</tr>
<tr>
<td>18.363</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C41[2][B]</td>
<td style=" background: #97FFFF;">m5/n195_s170/F</td>
</tr>
<tr>
<td>18.367</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[3][A]</td>
<td>m5/n195_s255/I1</td>
</tr>
<tr>
<td>18.884</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R34C41[3][A]</td>
<td style=" background: #97FFFF;">m5/n195_s255/F</td>
</tr>
<tr>
<td>19.295</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[3][B]</td>
<td>m5/n195_s258/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C41[3][B]</td>
<td style=" background: #97FFFF;">m5/n195_s258/F</td>
</tr>
<tr>
<td>20.018</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td>m5/n195_s248/I2</td>
</tr>
<tr>
<td>20.573</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R36C40[1][B]</td>
<td style=" background: #97FFFF;">m5/n195_s248/F</td>
</tr>
<tr>
<td>20.994</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[1][B]</td>
<td>m5/n195_s153/I0</td>
</tr>
<tr>
<td>21.511</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C39[1][B]</td>
<td style=" background: #97FFFF;">m5/n195_s153/F</td>
</tr>
<tr>
<td>21.784</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>m5/n195_s246/I1</td>
</tr>
<tr>
<td>22.333</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">m5/n195_s246/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[2][A]</td>
<td>m5/n195_s148/I1</td>
</tr>
<tr>
<td>23.032</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R38C39[2][A]</td>
<td style=" background: #97FFFF;">m5/n195_s148/F</td>
</tr>
<tr>
<td>23.704</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td>m5/n195_s70/I1</td>
</tr>
<tr>
<td>24.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">m5/n195_s70/F</td>
</tr>
<tr>
<td>24.517</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td>m5/n195_s28/I2</td>
</tr>
<tr>
<td>25.072</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">m5/n195_s28/F</td>
</tr>
<tr>
<td>25.509</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[2][A]</td>
<td>m5/n195_s141/I0</td>
</tr>
<tr>
<td>25.880</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C39[2][A]</td>
<td style=" background: #97FFFF;">m5/n195_s141/F</td>
</tr>
<tr>
<td>26.143</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>m5/n195_s66/I2</td>
</tr>
<tr>
<td>26.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">m5/n195_s66/F</td>
</tr>
<tr>
<td>27.264</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C39[1][B]</td>
<td>m5/n195_s319/I1</td>
</tr>
<tr>
<td>27.819</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C39[1][B]</td>
<td style=" background: #97FFFF;">m5/n195_s319/F</td>
</tr>
<tr>
<td>28.226</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td>m5/n195_s309/I0</td>
</tr>
<tr>
<td>28.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td style=" background: #97FFFF;">m5/n195_s309/F</td>
</tr>
<tr>
<td>28.990</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C39[3][A]</td>
<td>m5/n195_s225/I0</td>
</tr>
<tr>
<td>29.539</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R40C39[3][A]</td>
<td style=" background: #97FFFF;">m5/n195_s225/F</td>
</tr>
<tr>
<td>29.716</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>m5/n195_s223/I3</td>
</tr>
<tr>
<td>30.233</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">m5/n195_s223/F</td>
</tr>
<tr>
<td>31.124</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>m5/n195_s132/I2</td>
</tr>
<tr>
<td>31.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C39[1][A]</td>
<td style=" background: #97FFFF;">m5/n195_s132/F</td>
</tr>
<tr>
<td>32.068</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>m5/n195_s61/I3</td>
</tr>
<tr>
<td>32.623</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R42C41[1][A]</td>
<td style=" background: #97FFFF;">m5/n195_s61/F</td>
</tr>
<tr>
<td>33.059</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[2][B]</td>
<td>m5/n195_s203/I2</td>
</tr>
<tr>
<td>33.576</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C39[2][B]</td>
<td style=" background: #97FFFF;">m5/n195_s203/F</td>
</tr>
<tr>
<td>34.479</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][A]</td>
<td>m5/n195_s119/I2</td>
</tr>
<tr>
<td>35.034</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R41C41[0][A]</td>
<td style=" background: #97FFFF;">m5/n195_s119/F</td>
</tr>
<tr>
<td>35.813</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[3][B]</td>
<td>m5/n195_s281/I1</td>
</tr>
<tr>
<td>36.266</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C43[3][B]</td>
<td style=" background: #97FFFF;">m5/n195_s281/F</td>
</tr>
<tr>
<td>36.279</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C43[1][B]</td>
<td>m5/n195_s286/I1</td>
</tr>
<tr>
<td>36.796</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C43[1][B]</td>
<td style=" background: #97FFFF;">m5/n195_s286/F</td>
</tr>
<tr>
<td>37.193</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C43[3][B]</td>
<td>m5/n195_s196/I1</td>
</tr>
<tr>
<td>37.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C43[3][B]</td>
<td style=" background: #97FFFF;">m5/n195_s196/F</td>
</tr>
<tr>
<td>38.465</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C41[2][B]</td>
<td>m5/n195_s192/I3</td>
</tr>
<tr>
<td>39.014</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R48C41[2][B]</td>
<td style=" background: #97FFFF;">m5/n195_s192/F</td>
</tr>
<tr>
<td>39.193</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C41[0][A]</td>
<td>m5/n195_s275/I0</td>
</tr>
<tr>
<td>39.748</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C41[0][A]</td>
<td style=" background: #97FFFF;">m5/n195_s275/F</td>
</tr>
<tr>
<td>40.145</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C41[3][A]</td>
<td>m5/n195_s189/I1</td>
</tr>
<tr>
<td>40.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C41[3][A]</td>
<td style=" background: #97FFFF;">m5/n195_s189/F</td>
</tr>
<tr>
<td>41.067</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C43[2][A]</td>
<td>m5/n195_s110/I1</td>
</tr>
<tr>
<td>41.622</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C43[2][A]</td>
<td style=" background: #97FFFF;">m5/n195_s110/F</td>
</tr>
<tr>
<td>42.039</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C43[0][B]</td>
<td>m5/n195_s52/I1</td>
</tr>
<tr>
<td>42.609</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C43[0][B]</td>
<td style=" background: #97FFFF;">m5/n195_s52/F</td>
</tr>
<tr>
<td>42.782</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C44[2][A]</td>
<td>m5/n195_s20/I1</td>
</tr>
<tr>
<td>43.235</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C44[2][A]</td>
<td style=" background: #97FFFF;">m5/n195_s20/F</td>
</tr>
<tr>
<td>43.389</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td>m5/n195_s7/I1</td>
</tr>
<tr>
<td>43.906</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td style=" background: #97FFFF;">m5/n195_s7/F</td>
</tr>
<tr>
<td>44.303</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C42[2][A]</td>
<td>m5/n195_s3/I0</td>
</tr>
<tr>
<td>44.674</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C42[2][A]</td>
<td style=" background: #97FFFF;">m5/n195_s3/F</td>
</tr>
<tr>
<td>44.678</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C42[1][A]</td>
<td>m5/n195_s2/I0</td>
</tr>
<tr>
<td>45.131</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C42[1][A]</td>
<td style=" background: #97FFFF;">m5/n195_s2/F</td>
</tr>
<tr>
<td>46.628</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR29[B]</td>
<td style=" font-weight:bold;">m5/pwm_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[B]</td>
<td>m5/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m5/pwm_out_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR29[B]</td>
<td>m5/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.228, 57.793%; route: 18.923, 41.696%; tC2Q: 0.232, 0.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[7]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m7/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>1.245</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][B]</td>
<td>d[7]_11_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C30[2][B]</td>
<td style=" font-weight:bold;">d[7]_11_s0/Q</td>
</tr>
<tr>
<td>2.760</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R37[5][A]</td>
<td>m7/mult_13_s2/B[11]</td>
</tr>
<tr>
<td>6.540</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R37[5][A]</td>
<td style=" background: #97FFFF;">m7/mult_13_s2/DOUT[27]</td>
</tr>
<tr>
<td>7.532</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C48[1][B]</td>
<td>m7/n195_s28/I2</td>
</tr>
<tr>
<td>8.102</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C48[1][B]</td>
<td style=" background: #97FFFF;">m7/n195_s28/F</td>
</tr>
<tr>
<td>8.105</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[0][B]</td>
<td>m7/n195_s12/I3</td>
</tr>
<tr>
<td>8.660</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R32C48[0][B]</td>
<td style=" background: #97FFFF;">m7/n195_s12/F</td>
</tr>
<tr>
<td>8.929</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C48[2][B]</td>
<td>m7/n195_s30/I3</td>
</tr>
<tr>
<td>9.478</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C48[2][B]</td>
<td style=" background: #97FFFF;">m7/n195_s30/F</td>
</tr>
<tr>
<td>9.480</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[0][B]</td>
<td>m7/n195_s13/I1</td>
</tr>
<tr>
<td>9.997</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C48[0][B]</td>
<td style=" background: #97FFFF;">m7/n195_s13/F</td>
</tr>
<tr>
<td>10.433</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[0][B]</td>
<td>m7/n195_s34/I2</td>
</tr>
<tr>
<td>11.003</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C47[0][B]</td>
<td style=" background: #97FFFF;">m7/n195_s34/F</td>
</tr>
<tr>
<td>11.177</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[0][B]</td>
<td>m7/n195_s14/I1</td>
</tr>
<tr>
<td>11.630</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R33C47[0][B]</td>
<td style=" background: #97FFFF;">m7/n195_s14/F</td>
</tr>
<tr>
<td>12.201</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[1][B]</td>
<td>m7/n195_s343/I1</td>
</tr>
<tr>
<td>12.718</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C47[1][B]</td>
<td style=" background: #97FFFF;">m7/n195_s343/F</td>
</tr>
<tr>
<td>13.286</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[3][B]</td>
<td>m7/n195_s55/I3</td>
</tr>
<tr>
<td>13.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C46[3][B]</td>
<td style=" background: #97FFFF;">m7/n195_s55/F</td>
</tr>
<tr>
<td>14.165</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C45[0][B]</td>
<td>m7/n195_s70/I1</td>
</tr>
<tr>
<td>14.720</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C45[0][B]</td>
<td style=" background: #97FFFF;">m7/n195_s70/F</td>
</tr>
<tr>
<td>15.301</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[1][B]</td>
<td>m7/n195_s351/I3</td>
</tr>
<tr>
<td>15.850</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C46[1][B]</td>
<td style=" background: #97FFFF;">m7/n195_s351/F</td>
</tr>
<tr>
<td>15.852</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][A]</td>
<td>m7/n195_s76/I1</td>
</tr>
<tr>
<td>16.407</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R32C46[2][A]</td>
<td style=" background: #97FFFF;">m7/n195_s76/F</td>
</tr>
<tr>
<td>17.069</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>m7/n195_s40/I1</td>
</tr>
<tr>
<td>17.440</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C47[0][A]</td>
<td style=" background: #97FFFF;">m7/n195_s40/F</td>
</tr>
<tr>
<td>17.633</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>m7/n195_s176/I1</td>
</tr>
<tr>
<td>18.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s176/F</td>
</tr>
<tr>
<td>18.800</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49[2][B]</td>
<td>m7/n195_s133/I2</td>
</tr>
<tr>
<td>19.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C49[2][B]</td>
<td style=" background: #97FFFF;">m7/n195_s133/F</td>
</tr>
<tr>
<td>19.787</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>m7/n195_s82/I3</td>
</tr>
<tr>
<td>20.240</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C48[0][A]</td>
<td style=" background: #97FFFF;">m7/n195_s82/F</td>
</tr>
<tr>
<td>20.838</td>
<td>0.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[0][B]</td>
<td>m7/n195_s315/I1</td>
</tr>
<tr>
<td>21.408</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[0][B]</td>
<td style=" background: #97FFFF;">m7/n195_s315/F</td>
</tr>
<tr>
<td>21.409</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[3][B]</td>
<td>m7/n195_s263/I0</td>
</tr>
<tr>
<td>21.964</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C49[3][B]</td>
<td style=" background: #97FFFF;">m7/n195_s263/F</td>
</tr>
<tr>
<td>22.211</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[3][A]</td>
<td>m7/n195_s184/I0</td>
</tr>
<tr>
<td>22.781</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C49[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s184/F</td>
</tr>
<tr>
<td>22.954</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][A]</td>
<td>m7/n195_s123/I1</td>
</tr>
<tr>
<td>23.325</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R31C49[1][A]</td>
<td style=" background: #97FFFF;">m7/n195_s123/F</td>
</tr>
<tr>
<td>23.910</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>m7/n195_s191/I0</td>
</tr>
<tr>
<td>24.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R30C48[2][A]</td>
<td style=" background: #97FFFF;">m7/n195_s191/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C48[3][A]</td>
<td>m7/n195_s128/I1</td>
</tr>
<tr>
<td>25.487</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C48[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s128/F</td>
</tr>
<tr>
<td>26.059</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[3][A]</td>
<td>m7/n195_s357/I3</td>
</tr>
<tr>
<td>26.430</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C48[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s357/F</td>
</tr>
<tr>
<td>27.099</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[1][B]</td>
<td>m7/n195_s301/I1</td>
</tr>
<tr>
<td>27.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[1][B]</td>
<td style=" background: #97FFFF;">m7/n195_s301/F</td>
</tr>
<tr>
<td>27.483</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[3][A]</td>
<td>m7/n195_s243/I3</td>
</tr>
<tr>
<td>28.038</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C50[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s243/F</td>
</tr>
<tr>
<td>28.236</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[3][A]</td>
<td>m7/n195_s170/I1</td>
</tr>
<tr>
<td>28.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C49[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s170/F</td>
</tr>
<tr>
<td>29.192</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>m7/n195_s228/I1</td>
</tr>
<tr>
<td>29.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">m7/n195_s228/F</td>
</tr>
<tr>
<td>30.175</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>m7/n195_s162/I2</td>
</tr>
<tr>
<td>30.730</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s162/F</td>
</tr>
<tr>
<td>31.165</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>m7/n195_s168/I1</td>
</tr>
<tr>
<td>31.720</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C46[1][A]</td>
<td style=" background: #97FFFF;">m7/n195_s168/F</td>
</tr>
<tr>
<td>32.316</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C49[2][B]</td>
<td>m7/n195_s224/I3</td>
</tr>
<tr>
<td>32.778</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C49[2][B]</td>
<td style=" background: #97FFFF;">m7/n195_s224/F</td>
</tr>
<tr>
<td>32.952</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td>m7/n195_s160/I3</td>
</tr>
<tr>
<td>33.507</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R25C48[2][B]</td>
<td style=" background: #97FFFF;">m7/n195_s160/F</td>
</tr>
<tr>
<td>33.934</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td>m7/n195_s284/I3</td>
</tr>
<tr>
<td>34.489</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s284/F</td>
</tr>
<tr>
<td>34.902</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>m7/n195_s212/I2</td>
</tr>
<tr>
<td>35.273</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C46[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s212/F</td>
</tr>
<tr>
<td>35.685</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[0][B]</td>
<td>m7/n195_s157/I1</td>
</tr>
<tr>
<td>36.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C48[0][B]</td>
<td style=" background: #97FFFF;">m7/n195_s157/F</td>
</tr>
<tr>
<td>37.148</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>m7/n195_s203/I1</td>
</tr>
<tr>
<td>37.703</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C46[1][A]</td>
<td style=" background: #97FFFF;">m7/n195_s203/F</td>
</tr>
<tr>
<td>38.116</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>m7/n195_s155/I1</td>
</tr>
<tr>
<td>38.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C48[1][B]</td>
<td style=" background: #97FFFF;">m7/n195_s155/F</td>
</tr>
<tr>
<td>39.498</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>m7/n195_s149/I0</td>
</tr>
<tr>
<td>40.047</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">m7/n195_s149/F</td>
</tr>
<tr>
<td>40.191</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td>m7/n195_s89/I2</td>
</tr>
<tr>
<td>40.644</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">m7/n195_s89/F</td>
</tr>
<tr>
<td>41.061</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td>m7/n195_s96/I1</td>
</tr>
<tr>
<td>41.578</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C46[2][A]</td>
<td style=" background: #97FFFF;">m7/n195_s96/F</td>
</tr>
<tr>
<td>42.110</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C50[3][A]</td>
<td>m7/n195_s94/I2</td>
</tr>
<tr>
<td>42.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C50[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s94/F</td>
</tr>
<tr>
<td>42.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C50[3][B]</td>
<td>m7/n195_s47/I0</td>
</tr>
<tr>
<td>42.938</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C50[3][B]</td>
<td style=" background: #97FFFF;">m7/n195_s47/F</td>
</tr>
<tr>
<td>43.335</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C50[1][B]</td>
<td>m7/n195_s19/I3</td>
</tr>
<tr>
<td>43.797</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C50[1][B]</td>
<td style=" background: #97FFFF;">m7/n195_s19/F</td>
</tr>
<tr>
<td>43.799</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>m7/n195_s8/I0</td>
</tr>
<tr>
<td>44.369</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td style=" background: #97FFFF;">m7/n195_s8/F</td>
</tr>
<tr>
<td>44.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][A]</td>
<td>m7/n195_s3/I1</td>
</tr>
<tr>
<td>44.919</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][A]</td>
<td style=" background: #97FFFF;">m7/n195_s3/F</td>
</tr>
<tr>
<td>44.920</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>m7/n195_s2/I0</td>
</tr>
<tr>
<td>45.373</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">m7/n195_s2/F</td>
</tr>
<tr>
<td>46.599</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR38[A]</td>
<td style=" font-weight:bold;">m7/pwm_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR38[A]</td>
<td>m7/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m7/pwm_out_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR38[A]</td>
<td>m7/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.057, 57.453%; route: 19.065, 42.036%; tC2Q: 0.232, 0.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>m0/mult_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m0/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>1.245</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>m0/mult_13_s2/CLK</td>
</tr>
<tr>
<td>1.504</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">m0/mult_13_s2/DOUT[28]</td>
</tr>
<tr>
<td>2.624</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>m0/n195_s78/I1</td>
</tr>
<tr>
<td>3.173</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s78/F</td>
</tr>
<tr>
<td>3.176</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>m0/n195_s34/I2</td>
</tr>
<tr>
<td>3.547</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">m0/n195_s34/F</td>
</tr>
<tr>
<td>3.749</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>m0/n195_s151/I2</td>
</tr>
<tr>
<td>4.298</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s151/F</td>
</tr>
<tr>
<td>4.470</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td>m0/n195_s81/I2</td>
</tr>
<tr>
<td>5.025</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">m0/n195_s81/F</td>
</tr>
<tr>
<td>5.278</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>m0/n195_s35/I2</td>
</tr>
<tr>
<td>5.827</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s35/F</td>
</tr>
<tr>
<td>5.834</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>m0/n195_s75/I0</td>
</tr>
<tr>
<td>6.351</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">m0/n195_s75/F</td>
</tr>
<tr>
<td>6.759</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>m0/n195_s138/I3</td>
</tr>
<tr>
<td>7.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">m0/n195_s138/F</td>
</tr>
<tr>
<td>7.573</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>m0/n195_s67/I1</td>
</tr>
<tr>
<td>8.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">m0/n195_s67/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>m0/n195_s219/I2</td>
</tr>
<tr>
<td>9.358</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s219/F</td>
</tr>
<tr>
<td>9.531</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>m0/n195_s132/I2</td>
</tr>
<tr>
<td>10.101</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s132/F</td>
</tr>
<tr>
<td>10.279</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>m0/n195_s63/I1</td>
</tr>
<tr>
<td>10.849</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s63/F</td>
</tr>
<tr>
<td>11.022</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>m0/n195_s70/I1</td>
</tr>
<tr>
<td>11.475</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s70/F</td>
</tr>
<tr>
<td>11.667</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][B]</td>
<td>m0/n195_s130/I2</td>
</tr>
<tr>
<td>12.222</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C36[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s130/F</td>
</tr>
<tr>
<td>12.650</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>m0/n195_s129/I1</td>
</tr>
<tr>
<td>13.205</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C37[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s129/F</td>
</tr>
<tr>
<td>13.421</td>
<td>0.216</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>m0/n195_s196/I1</td>
</tr>
<tr>
<td>13.874</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">m0/n195_s196/F</td>
</tr>
<tr>
<td>14.547</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td>m0/n195_s112/I2</td>
</tr>
<tr>
<td>15.096</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">m0/n195_s112/F</td>
</tr>
<tr>
<td>15.100</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>m0/n195_s53/I0</td>
</tr>
<tr>
<td>15.655</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s53/F</td>
</tr>
<tr>
<td>16.242</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>m0/n195_s51/I2</td>
</tr>
<tr>
<td>16.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">m0/n195_s51/F</td>
</tr>
<tr>
<td>17.234</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>m0/n195_s56/I1</td>
</tr>
<tr>
<td>17.751</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C34[2][B]</td>
<td style=" background: #97FFFF;">m0/n195_s56/F</td>
</tr>
<tr>
<td>18.214</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>m0/n195_s125/I3</td>
</tr>
<tr>
<td>18.769</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">m0/n195_s125/F</td>
</tr>
<tr>
<td>19.414</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>m0/n195_s58/I2</td>
</tr>
<tr>
<td>19.969</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s58/F</td>
</tr>
<tr>
<td>20.501</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>m0/n195_s188/I1</td>
</tr>
<tr>
<td>20.954</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s188/F</td>
</tr>
<tr>
<td>21.377</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>m0/n195_s104/I2</td>
</tr>
<tr>
<td>21.947</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s104/F</td>
</tr>
<tr>
<td>22.127</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>m0/n195_s178/I1</td>
</tr>
<tr>
<td>22.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s178/F</td>
</tr>
<tr>
<td>23.123</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td>m0/n195_s275/I0</td>
</tr>
<tr>
<td>23.693</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C36[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s275/F</td>
</tr>
<tr>
<td>23.870</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>m0/n195_s312/I2</td>
</tr>
<tr>
<td>24.425</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">m0/n195_s312/F</td>
</tr>
<tr>
<td>24.826</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>m0/n195_s264/I2</td>
</tr>
<tr>
<td>25.279</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">m0/n195_s264/F</td>
</tr>
<tr>
<td>25.807</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>m0/n195_s176/I0</td>
</tr>
<tr>
<td>26.260</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s176/F</td>
</tr>
<tr>
<td>26.915</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>m0/n195_s252/I1</td>
</tr>
<tr>
<td>27.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">m0/n195_s252/F</td>
</tr>
<tr>
<td>27.308</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][B]</td>
<td>m0/n195_s245/I2</td>
</tr>
<tr>
<td>27.863</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C34[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s245/F</td>
</tr>
<tr>
<td>28.362</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>m0/n195_s240/I3</td>
</tr>
<tr>
<td>28.879</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s240/F</td>
</tr>
<tr>
<td>29.296</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>m0/n195_s166/I0</td>
</tr>
<tr>
<td>29.749</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C35[1][A]</td>
<td style=" background: #97FFFF;">m0/n195_s166/F</td>
</tr>
<tr>
<td>30.608</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>m0/n195_s227/I1</td>
</tr>
<tr>
<td>31.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s227/F</td>
</tr>
<tr>
<td>31.593</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[3][A]</td>
<td>m0/n195_s292/I1</td>
</tr>
<tr>
<td>32.148</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C36[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s292/F</td>
</tr>
<tr>
<td>32.810</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>m0/n195_s231/I0</td>
</tr>
<tr>
<td>33.272</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">m0/n195_s231/F</td>
</tr>
<tr>
<td>33.447</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>m0/n195_s234/I2</td>
</tr>
<tr>
<td>33.909</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">m0/n195_s234/F</td>
</tr>
<tr>
<td>33.910</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>m0/n195_s160/I0</td>
</tr>
<tr>
<td>34.465</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s160/F</td>
</tr>
<tr>
<td>34.896</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>m0/n195_s90/I1</td>
</tr>
<tr>
<td>35.466</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C37[1][B]</td>
<td style=" background: #97FFFF;">m0/n195_s90/F</td>
</tr>
<tr>
<td>35.468</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>m0/n195_s86/I3</td>
</tr>
<tr>
<td>36.023</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s86/F</td>
</tr>
<tr>
<td>36.586</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>m0/n195_s37/I3</td>
</tr>
<tr>
<td>37.048</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" background: #97FFFF;">m0/n195_s37/F</td>
</tr>
<tr>
<td>37.221</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>m0/n195_s17/I0</td>
</tr>
<tr>
<td>37.738</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">m0/n195_s17/F</td>
</tr>
<tr>
<td>37.985</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td>m0/n195_s7/I0</td>
</tr>
<tr>
<td>38.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">m0/n195_s7/F</td>
</tr>
<tr>
<td>38.360</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>m0/n195_s3/I0</td>
</tr>
<tr>
<td>38.877</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">m0/n195_s3/F</td>
</tr>
<tr>
<td>39.125</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][B]</td>
<td>m0/n195_s2/I0</td>
</tr>
<tr>
<td>39.578</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s2/F</td>
</tr>
<tr>
<td>41.151</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR38[B]</td>
<td style=" font-weight:bold;">m0/pwm_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>m0/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m0/pwm_out_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR38[B]</td>
<td>m0/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.713, 56.917%; route: 16.934, 42.435%; tC2Q: 0.259, 0.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/mult_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m1/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>1.245</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>m1/mult_13_s2/CLK</td>
</tr>
<tr>
<td>1.504</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>DSP_R19[4][B]</td>
<td style=" font-weight:bold;">m1/mult_13_s2/DOUT[29]</td>
</tr>
<tr>
<td>2.745</td>
<td>1.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[3][A]</td>
<td>m1/n195_s40/I3</td>
</tr>
<tr>
<td>3.294</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[3][A]</td>
<td style=" background: #97FFFF;">m1/n195_s40/F</td>
</tr>
<tr>
<td>3.295</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td>m1/n195_s17/I2</td>
</tr>
<tr>
<td>3.748</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">m1/n195_s17/F</td>
</tr>
<tr>
<td>4.430</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>m1/n195_s80/I1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">m1/n195_s80/F</td>
</tr>
<tr>
<td>5.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>m1/n195_s83/I1</td>
</tr>
<tr>
<td>5.552</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">m1/n195_s83/F</td>
</tr>
<tr>
<td>5.554</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[2][B]</td>
<td>m1/n195_s38/I2</td>
</tr>
<tr>
<td>6.109</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R22C43[2][B]</td>
<td style=" background: #97FFFF;">m1/n195_s38/F</td>
</tr>
<tr>
<td>6.136</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[2][A]</td>
<td>m1/n195_s36/I0</td>
</tr>
<tr>
<td>6.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C43[2][A]</td>
<td style=" background: #97FFFF;">m1/n195_s36/F</td>
</tr>
<tr>
<td>7.324</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][B]</td>
<td>m1/n195_s34/I2</td>
</tr>
<tr>
<td>7.879</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C44[3][B]</td>
<td style=" background: #97FFFF;">m1/n195_s34/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td>m1/n195_s12/I2</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">m1/n195_s12/F</td>
</tr>
<tr>
<td>9.149</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>m1/n195_s220/I3</td>
</tr>
<tr>
<td>9.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">m1/n195_s220/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>m1/n195_s142/I2</td>
</tr>
<tr>
<td>10.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">m1/n195_s142/F</td>
</tr>
<tr>
<td>10.650</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>m1/n195_s73/I1</td>
</tr>
<tr>
<td>11.199</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">m1/n195_s73/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>m1/n195_s61/I3</td>
</tr>
<tr>
<td>11.926</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">m1/n195_s61/F</td>
</tr>
<tr>
<td>12.102</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>m1/n195_s26/I2</td>
</tr>
<tr>
<td>12.619</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">m1/n195_s26/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>m1/n195_s133/I1</td>
</tr>
<tr>
<td>13.602</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">m1/n195_s133/F</td>
</tr>
<tr>
<td>14.023</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>m1/n195_s213/I3</td>
</tr>
<tr>
<td>14.476</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">m1/n195_s213/F</td>
</tr>
<tr>
<td>14.494</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>m1/n195_s208/I3</td>
</tr>
<tr>
<td>15.011</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">m1/n195_s208/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>m1/n195_s129/I1</td>
</tr>
<tr>
<td>15.967</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">m1/n195_s129/F</td>
</tr>
<tr>
<td>16.505</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][A]</td>
<td>m1/n195_s63/I1</td>
</tr>
<tr>
<td>17.060</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C40[3][A]</td>
<td style=" background: #97FFFF;">m1/n195_s63/F</td>
</tr>
<tr>
<td>17.601</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][B]</td>
<td>m1/n195_s197/I1</td>
</tr>
<tr>
<td>18.150</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C39[3][B]</td>
<td style=" background: #97FFFF;">m1/n195_s197/F</td>
</tr>
<tr>
<td>18.151</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>m1/n195_s118/I3</td>
</tr>
<tr>
<td>18.668</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">m1/n195_s118/F</td>
</tr>
<tr>
<td>19.334</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>m1/n195_s55/I2</td>
</tr>
<tr>
<td>19.851</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C39[1][A]</td>
<td style=" background: #97FFFF;">m1/n195_s55/F</td>
</tr>
<tr>
<td>20.461</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td>m1/n195_s331/I1</td>
</tr>
<tr>
<td>20.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">m1/n195_s331/F</td>
</tr>
<tr>
<td>20.986</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>m1/n195_s311/I0</td>
</tr>
<tr>
<td>21.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">m1/n195_s311/F</td>
</tr>
<tr>
<td>21.730</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>m1/n195_s312/I1</td>
</tr>
<tr>
<td>22.279</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">m1/n195_s312/F</td>
</tr>
<tr>
<td>22.281</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[3][A]</td>
<td>m1/n195_s261/I1</td>
</tr>
<tr>
<td>22.836</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C39[3][A]</td>
<td style=" background: #97FFFF;">m1/n195_s261/F</td>
</tr>
<tr>
<td>23.512</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[2][B]</td>
<td>m1/n195_s251/I2</td>
</tr>
<tr>
<td>24.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C39[2][B]</td>
<td style=" background: #97FFFF;">m1/n195_s251/F</td>
</tr>
<tr>
<td>24.493</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>m1/n195_s247/I0</td>
</tr>
<tr>
<td>25.042</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R33C41[2][A]</td>
<td style=" background: #97FFFF;">m1/n195_s247/F</td>
</tr>
<tr>
<td>25.223</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>m1/n195_s170/I2</td>
</tr>
<tr>
<td>25.740</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">m1/n195_s170/F</td>
</tr>
<tr>
<td>26.312</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td>m1/n195_s106/I0</td>
</tr>
<tr>
<td>26.861</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R33C42[2][A]</td>
<td style=" background: #97FFFF;">m1/n195_s106/F</td>
</tr>
<tr>
<td>27.042</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[3][B]</td>
<td>m1/n195_s299/I0</td>
</tr>
<tr>
<td>27.495</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R33C41[3][B]</td>
<td style=" background: #97FFFF;">m1/n195_s299/F</td>
</tr>
<tr>
<td>27.906</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[2][B]</td>
<td>m1/n195_s242/I3</td>
</tr>
<tr>
<td>28.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C41[2][B]</td>
<td style=" background: #97FFFF;">m1/n195_s242/F</td>
</tr>
<tr>
<td>28.836</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[3][B]</td>
<td>m1/n195_s238/I3</td>
</tr>
<tr>
<td>29.391</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R32C39[3][B]</td>
<td style=" background: #97FFFF;">m1/n195_s238/F</td>
</tr>
<tr>
<td>30.080</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[1][B]</td>
<td>m1/n195_s292/I2</td>
</tr>
<tr>
<td>30.650</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C42[1][B]</td>
<td style=" background: #97FFFF;">m1/n195_s292/F</td>
</tr>
<tr>
<td>30.652</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td>m1/n195_s236/I1</td>
</tr>
<tr>
<td>31.222</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R31C42[2][A]</td>
<td style=" background: #97FFFF;">m1/n195_s236/F</td>
</tr>
<tr>
<td>31.401</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[2][A]</td>
<td>m1/n195_s229/I3</td>
</tr>
<tr>
<td>31.918</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C41[2][A]</td>
<td style=" background: #97FFFF;">m1/n195_s229/F</td>
</tr>
<tr>
<td>32.805</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>m1/n195_s225/I2</td>
</tr>
<tr>
<td>33.354</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td style=" background: #97FFFF;">m1/n195_s225/F</td>
</tr>
<tr>
<td>33.355</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>m1/n195_s149/I2</td>
</tr>
<tr>
<td>33.726</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">m1/n195_s149/F</td>
</tr>
<tr>
<td>34.366</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][B]</td>
<td>m1/n195_s96/I3</td>
</tr>
<tr>
<td>34.936</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R27C43[1][B]</td>
<td style=" background: #97FFFF;">m1/n195_s96/F</td>
</tr>
<tr>
<td>35.113</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>m1/n195_s86/I0</td>
</tr>
<tr>
<td>35.662</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td style=" background: #97FFFF;">m1/n195_s86/F</td>
</tr>
<tr>
<td>35.835</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>m1/n195_s41/I1</td>
</tr>
<tr>
<td>36.405</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][A]</td>
<td style=" background: #97FFFF;">m1/n195_s41/F</td>
</tr>
<tr>
<td>36.581</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>m1/n195_s21/I0</td>
</tr>
<tr>
<td>37.043</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td style=" background: #97FFFF;">m1/n195_s21/F</td>
</tr>
<tr>
<td>37.044</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>m1/n195_s7/I1</td>
</tr>
<tr>
<td>37.614</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td style=" background: #97FFFF;">m1/n195_s7/F</td>
</tr>
<tr>
<td>37.615</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[3][A]</td>
<td>m1/n195_s3/I0</td>
</tr>
<tr>
<td>38.164</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C44[3][A]</td>
<td style=" background: #97FFFF;">m1/n195_s3/F</td>
</tr>
<tr>
<td>38.337</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>m1/n195_s2/I0</td>
</tr>
<tr>
<td>38.892</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" background: #97FFFF;">m1/n195_s2/F</td>
</tr>
<tr>
<td>40.146</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR42[B]</td>
<td style=" font-weight:bold;">m1/pwm_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[B]</td>
<td>m1/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m1/pwm_out_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[B]</td>
<td>m1/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.102, 59.388%; route: 15.540, 39.948%; tC2Q: 0.259, 0.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m5/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>8.429</td>
<td>1.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[B]</td>
<td style=" font-weight:bold;">m5/pwm_out_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[B]</td>
<td>m5/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR29[B]</td>
<td>m5/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 27.188%; route: 5.231, 69.720%; tC2Q: 0.232, 3.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>8.429</td>
<td>1.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td style=" font-weight:bold;">m2/pwm_out_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>m2/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR29[A]</td>
<td>m2/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 27.188%; route: 5.231, 69.720%; tC2Q: 0.232, 3.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>8.359</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR53[A]</td>
<td style=" font-weight:bold;">m4/pwm_out_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR53[A]</td>
<td>m4/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR53[A]</td>
<td>m4/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 27.446%; route: 5.161, 69.432%; tC2Q: 0.232, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m3/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>8.359</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td style=" font-weight:bold;">m3/pwm_out_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>m3/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR53[B]</td>
<td>m3/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 27.446%; route: 5.161, 69.432%; tC2Q: 0.232, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m6/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>8.350</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[A]</td>
<td style=" font-weight:bold;">m6/pwm_out_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[A]</td>
<td>m6/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[A]</td>
<td>m6/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 27.478%; route: 5.152, 69.397%; tC2Q: 0.232, 3.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m1/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>8.350</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[B]</td>
<td style=" font-weight:bold;">m1/pwm_out_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[B]</td>
<td>m1/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[B]</td>
<td>m1/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 27.478%; route: 5.152, 69.397%; tC2Q: 0.232, 3.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m7/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>8.337</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR38[A]</td>
<td style=" font-weight:bold;">m7/pwm_out_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR38[A]</td>
<td>m7/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR38[A]</td>
<td>m7/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 27.525%; route: 5.140, 69.345%; tC2Q: 0.232, 3.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m0/pwm_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>8.337</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td style=" font-weight:bold;">m0/pwm_out_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>m0/pwm_out_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR38[B]</td>
<td>m0/pwm_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 27.525%; route: 5.140, 69.345%; tC2Q: 0.232, 3.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>7.950</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>rate_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>rate_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 29.041%; route: 4.753, 67.657%; tC2Q: 0.232, 3.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>7.950</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>rate_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>rate_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 29.041%; route: 4.753, 67.657%; tC2Q: 0.232, 3.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>7.950</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" font-weight:bold;">rate_cnt_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>rate_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>rate_cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 29.041%; route: 4.753, 67.657%; tC2Q: 0.232, 3.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>7.933</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[0][A]</td>
<td>rate_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[0][A]</td>
<td>rate_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 29.113%; route: 4.735, 67.576%; tC2Q: 0.232, 3.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>7.933</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[0][B]</td>
<td style=" font-weight:bold;">rate_cnt_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[0][B]</td>
<td>rate_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[0][B]</td>
<td>rate_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 29.113%; route: 4.735, 67.576%; tC2Q: 0.232, 3.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>7.933</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>rate_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>rate_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 29.113%; route: 4.735, 67.576%; tC2Q: 0.232, 3.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>7.933</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td style=" font-weight:bold;">rate_cnt_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>rate_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>rate_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 29.113%; route: 4.735, 67.576%; tC2Q: 0.232, 3.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>7.933</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[2][A]</td>
<td style=" font-weight:bold;">rate_cnt_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[2][A]</td>
<td>rate_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[2][A]</td>
<td>rate_cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 29.113%; route: 4.735, 67.576%; tC2Q: 0.232, 3.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][B]</td>
<td>rate_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C49[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td>m0/n195_s16/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C49[3][A]</td>
<td style=" background: #97FFFF;">m0/n195_s16/F</td>
</tr>
<tr>
<td>1.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[3][B]</td>
<td>m0/n195_s6/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R48C49[3][B]</td>
<td style=" background: #97FFFF;">m0/n195_s6/F</td>
</tr>
<tr>
<td>4.404</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n362_s3/I1</td>
</tr>
<tr>
<td>4.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n362_s3/F</td>
</tr>
<tr>
<td>6.906</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>n362_s1/I2</td>
</tr>
<tr>
<td>7.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R47C45[0][A]</td>
<td style=" background: #97FFFF;">n362_s1/F</td>
</tr>
<tr>
<td>7.933</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[2][B]</td>
<td style=" font-weight:bold;">rate_cnt_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[2][B]</td>
<td>rate_cnt_23_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[2][B]</td>
<td>rate_cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.040, 29.113%; route: 4.735, 67.576%; tC2Q: 0.232, 3.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_update_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C51[0][B]</td>
<td style=" font-weight:bold;">n17_s/I1</td>
</tr>
<tr>
<td>1.260</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C51[0][B]</td>
<td style=" background: #97FFFF;">n17_s/SUM</td>
</tr>
<tr>
<td>1.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[0][B]</td>
<td style=" font-weight:bold;">clk_update_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_update_20_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 18.408%; route: 0.000, 0.000%; tC2Q: 1.028, 81.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_update_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_update_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td>clk_update_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td style=" font-weight:bold;">clk_update_3_s0/Q</td>
</tr>
<tr>
<td>1.063</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C48[1][A]</td>
<td>n34_s/I1</td>
</tr>
<tr>
<td>1.295</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td style=" background: #97FFFF;">n34_s/SUM</td>
</tr>
<tr>
<td>1.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td style=" font-weight:bold;">clk_update_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td>clk_update_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C48[1][A]</td>
<td>clk_update_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_update_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_update_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>clk_update_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" font-weight:bold;">clk_update_7_s0/Q</td>
</tr>
<tr>
<td>1.063</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C49[0][A]</td>
<td>n30_s/I1</td>
</tr>
<tr>
<td>1.295</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" background: #97FFFF;">n30_s/SUM</td>
</tr>
<tr>
<td>1.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" font-weight:bold;">clk_update_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>clk_update_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>clk_update_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_update_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_update_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>clk_update_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td style=" font-weight:bold;">clk_update_9_s0/Q</td>
</tr>
<tr>
<td>1.063</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C49[1][A]</td>
<td>n28_s/I1</td>
</tr>
<tr>
<td>1.295</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td style=" background: #97FFFF;">n28_s/SUM</td>
</tr>
<tr>
<td>1.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td style=" font-weight:bold;">clk_update_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>clk_update_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>clk_update_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_update_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_update_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>clk_update_13_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" font-weight:bold;">clk_update_13_s0/Q</td>
</tr>
<tr>
<td>1.063</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C50[0][A]</td>
<td>n24_s/I1</td>
</tr>
<tr>
<td>1.295</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" background: #97FFFF;">n24_s/SUM</td>
</tr>
<tr>
<td>1.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" font-weight:bold;">clk_update_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>clk_update_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>clk_update_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_update_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_update_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>clk_update_15_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">clk_update_15_s0/Q</td>
</tr>
<tr>
<td>1.063</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td>n22_s/I1</td>
</tr>
<tr>
<td>1.295</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>1.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">clk_update_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>clk_update_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>clk_update_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_update_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_update_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>clk_update_19_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td style=" font-weight:bold;">clk_update_19_s0/Q</td>
</tr>
<tr>
<td>1.063</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C51[0][A]</td>
<td>n18_s/I1</td>
</tr>
<tr>
<td>1.295</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td style=" background: #97FFFF;">n18_s/SUM</td>
</tr>
<tr>
<td>1.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td style=" font-weight:bold;">clk_update_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>clk_update_19_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>clk_update_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td>rate_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C49[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_26_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C49[1][A]</td>
<td>n335_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td style=" background: #97FFFF;">n335_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td>rate_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C49[1][A]</td>
<td>rate_cnt_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>rate_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C50[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_30_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C50[0][A]</td>
<td>n331_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" background: #97FFFF;">n331_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>rate_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>rate_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_update_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_update_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C50[0][A]</td>
<td>clk_update_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C50[0][A]</td>
<td style=" font-weight:bold;">clk_update_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C50[0][A]</td>
<td>n37_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C50[0][A]</td>
<td style=" background: #97FFFF;">n37_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C50[0][A]</td>
<td style=" font-weight:bold;">clk_update_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C50[0][A]</td>
<td>clk_update_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C50[0][A]</td>
<td>clk_update_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>rate_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R48C46[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C46[1][A]</td>
<td>n353_s/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td style=" background: #97FFFF;">n353_s/SUM</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>rate_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>rate_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>rate_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R48C47[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C47[1][A]</td>
<td>n347_s/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td style=" background: #97FFFF;">n347_s/SUM</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>rate_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>rate_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>rate_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R48C48[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_20_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td>n341_s/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">n341_s/SUM</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>rate_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>rate_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>rate_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>n361_s2/I0</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td style=" background: #97FFFF;">n361_s2/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>rate_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>rate_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>rate_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R48C45[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C45[1][A]</td>
<td>n359_s/I1</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td style=" background: #97FFFF;">n359_s/SUM</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td style=" font-weight:bold;">rate_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>rate_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>rate_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>rate_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R48C46[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C46[0][A]</td>
<td>n355_s/I1</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">n355_s/SUM</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>rate_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>rate_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td>rate_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R48C47[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C47[0][A]</td>
<td>n349_s/I1</td>
</tr>
<tr>
<td>1.300</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td style=" background: #97FFFF;">n349_s/SUM</td>
</tr>
<tr>
<td>1.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td>rate_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C47[0][A]</td>
<td>rate_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td>rate_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R48C49[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_24_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C49[0][A]</td>
<td>n337_s/I1</td>
</tr>
<tr>
<td>1.300</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td style=" background: #97FFFF;">n337_s/SUM</td>
</tr>
<tr>
<td>1.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td>rate_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C49[0][A]</td>
<td>rate_cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>rate_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rate_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[0][A]</td>
<td>rate_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R48C48[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_18_s0/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C48[0][A]</td>
<td>n343_s/I1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C48[0][A]</td>
<td style=" background: #97FFFF;">n343_s/SUM</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[0][A]</td>
<td style=" font-weight:bold;">rate_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[0][A]</td>
<td>rate_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C48[0][A]</td>
<td>rate_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[1]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>d[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>d[1]_1_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td style=" font-weight:bold;">d[1]_1_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td style=" font-weight:bold;">d[2]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td>d[2]_1_s0/CLK</td>
</tr>
<tr>
<td>0.902</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C48[2][B]</td>
<td>d[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[1]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>d[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td>d[1]_5_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C46[2][B]</td>
<td style=" font-weight:bold;">d[1]_5_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td style=" font-weight:bold;">d[2]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][B]</td>
<td>d[2]_5_s0/CLK</td>
</tr>
<tr>
<td>0.902</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C46[1][B]</td>
<td>d[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[1]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>d[2]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[2][B]</td>
<td>d[1]_7_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C45[2][B]</td>
<td style=" font-weight:bold;">d[1]_7_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[1][B]</td>
<td style=" font-weight:bold;">d[2]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][B]</td>
<td>d[2]_7_s0/CLK</td>
</tr>
<tr>
<td>0.902</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C45[1][B]</td>
<td>d[2]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[1]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>d[2]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[2][A]</td>
<td>d[1]_8_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C46[2][A]</td>
<td style=" font-weight:bold;">d[1]_8_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[2][B]</td>
<td style=" font-weight:bold;">d[2]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[2][B]</td>
<td>d[2]_8_s0/CLK</td>
</tr>
<tr>
<td>0.902</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C46[2][B]</td>
<td>d[2]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[1]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>d[2]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>d[1]_9_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td style=" font-weight:bold;">d[1]_9_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C49[2][B]</td>
<td style=" font-weight:bold;">d[2]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[2][B]</td>
<td>d[2]_9_s0/CLK</td>
</tr>
<tr>
<td>0.902</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C49[2][B]</td>
<td>d[2]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>d[1]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>d[2]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_update[20]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C47[2][A]</td>
<td>d[1]_10_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C47[2][A]</td>
<td style=" font-weight:bold;">d[1]_10_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[2][B]</td>
<td style=" font-weight:bold;">d[2]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>259</td>
<td>R44C51[0][B]</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C47[2][B]</td>
<td>d[2]_10_s0/CLK</td>
</tr>
<tr>
<td>0.902</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C47[2][B]</td>
<td>d[2]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[7]_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[7]_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[7]_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[7]_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[7]_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[7]_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[6]_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[6]_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[6]_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[6]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[6]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[6]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[5]_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[5]_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[5]_28_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[5]_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[5]_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[5]_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[5]_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[5]_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[5]_25_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[1]_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[1]_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[1]_19_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[1]_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[1]_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[1]_20_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.409</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_update[20]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d[1]_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>6.482</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>d[1]_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_update[20]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_update_20_s0/Q</td>
</tr>
<tr>
<td>10.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>d[1]_22_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>259</td>
<td>clk_update[20]</td>
<td>-38.019</td>
<td>1.648</td>
</tr>
<tr>
<td>61</td>
<td>clk_d</td>
<td>0.274</td>
<td>0.261</td>
</tr>
<tr>
<td>40</td>
<td>n362_5</td>
<td>2.462</td>
<td>1.363</td>
</tr>
<tr>
<td>21</td>
<td>rate_cnt[2]</td>
<td>2.901</td>
<td>1.957</td>
</tr>
<tr>
<td>19</td>
<td>rate_cnt[12]</td>
<td>2.250</td>
<td>2.246</td>
</tr>
<tr>
<td>19</td>
<td>rate_cnt[15]</td>
<td>1.357</td>
<td>1.873</td>
</tr>
<tr>
<td>18</td>
<td>rate_cnt[14]</td>
<td>1.733</td>
<td>1.803</td>
</tr>
<tr>
<td>18</td>
<td>rate_cnt[22]</td>
<td>2.259</td>
<td>2.035</td>
</tr>
<tr>
<td>18</td>
<td>rate_cnt[23]</td>
<td>3.164</td>
<td>2.083</td>
</tr>
<tr>
<td>18</td>
<td>rate_cnt[24]</td>
<td>3.447</td>
<td>1.975</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R48C47</td>
<td>90.28%</td>
</tr>
<tr>
<td>R48C46</td>
<td>84.72%</td>
</tr>
<tr>
<td>R20C45</td>
<td>81.94%</td>
</tr>
<tr>
<td>R48C48</td>
<td>81.94%</td>
</tr>
<tr>
<td>R48C49</td>
<td>81.94%</td>
</tr>
<tr>
<td>R38C49</td>
<td>80.56%</td>
</tr>
<tr>
<td>R34C48</td>
<td>80.56%</td>
</tr>
<tr>
<td>R35C46</td>
<td>80.56%</td>
</tr>
<tr>
<td>R36C30</td>
<td>80.56%</td>
</tr>
<tr>
<td>R20C44</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
