#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 27 11:34:23 2024
# Process ID: 34944
# Current directory: C:/Users/admin/Desktop/serial_to_parallel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23476 C:\Users\admin\Desktop\serial_to_parallel\serial_to_parallel.xpr
# Log file: C:/Users/admin/Desktop/serial_to_parallel/vivado.log
# Journal file: C:/Users/admin/Desktop/serial_to_parallel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Admin/Desktop/verilog/serial_to_parallel' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/admin/Desktop/parallel_to_serial/parallel_to_serial.srcs/sources_1/new/parallel_to_serial.v', nor could it be found using path 'C:/Users/Admin/Desktop/verilog/parallel_to_serial/parallel_to_serial.srcs/sources_1/new/parallel_to_serial.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 27 11:35:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon May 27 11:35:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ser2par_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ser2par_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.srcs/sources_1/new/serial_to_parallel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial2paralel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.srcs/sim_1/new/tb_serial_to_parallel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ser2par_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register sdi is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.srcs/sim_1/new/tb_serial_to_parallel.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sdi is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.srcs/sim_1/new/tb_serial_to_parallel.v:47]
ERROR: [VRFC 10-1040] module ser2par_tb ignored due to previous errors [C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.srcs/sim_1/new/tb_serial_to_parallel.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 27 11:40:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon May 27 11:40:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ser2par_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ser2par_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.srcs/sources_1/new/serial_to_parallel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial2paralel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.srcs/sim_1/new/tb_serial_to_parallel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ser2par_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e58edc3f949848a7806e644f627f8ae8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ser2par_tb_behav xil_defaultlib.ser2par_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <parallel_to_serial> not found while processing module instance <par2ser_inst> [C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.srcs/sim_1/new/tb_serial_to_parallel.v:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/Desktop/serial_to_parallel/serial_to_parallel.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 27 11:42:49 2024...
