#! 
:ivl_version "13.0 (devel)" "(s20221226-267-g77f7609b6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\eda\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\eda\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\eda\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\eda\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\eda\OSS-CA~1\lib\ivl\va_math.vpi";
S_00000000043317f0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v00000000062dac20_0 .var "clk", 0 0;
v00000000062dacc0_0 .var "rst", 0 0;
S_0000000004331980 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_00000000043317f0;
 .timescale 0 0;
v00000000042e3da0_0 .var/i "i", 31 0;
S_0000000004331b10 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 78, 2 78 0, S_00000000043317f0;
 .timescale 0 0;
v00000000042e3800_0 .var/i "i", 31 0;
S_00000000042e0900 .scope module, "cpu" "cpu" 2 7, 3 14 0, S_00000000043317f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
L_00000000062db0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000433f920 .functor AND 1, v00000000062dac20_0, L_00000000062db0f8, C4<1>, C4<1>;
v00000000062d8170_0 .net "clock", 0 0, v00000000062dac20_0;  1 drivers
v00000000062d74f0_0 .net "clock_real", 0 0, L_000000000433f920;  1 drivers
v00000000062d7090_0 .net "de_ex_AluControl", 3 0, v00000000042e22c0_0;  1 drivers
v00000000062d7db0_0 .net "de_ex_Branch", 0 0, v00000000042e31c0_0;  1 drivers
v00000000062d7630_0 .net "de_ex_MemRead", 0 0, v00000000042e3440_0;  1 drivers
v00000000062d8ad0_0 .net "de_ex_MemToReg", 0 0, v00000000042e3620_0;  1 drivers
v00000000062d78b0_0 .net "de_ex_MemWrite", 0 0, v00000000042e36c0_0;  1 drivers
v00000000062d8710_0 .net "de_ex_PCSrc", 0 0, v00000000042e3b20_0;  1 drivers
v00000000062d8f30_0 .net "de_ex_RegDataSrc", 0 0, v00000000042e3bc0_0;  1 drivers
v00000000062d87b0_0 .net "de_ex_RegDest", 4 0, L_00000000062d9c80;  1 drivers
v00000000062d8530_0 .net "de_ex_RegWrite", 0 0, v00000000042e2ae0_0;  1 drivers
v00000000062d7130_0 .net "de_ex_aluOp", 2 0, v00000000042e33a0_0;  1 drivers
v00000000062d7950_0 .net "de_ex_aluSrc", 0 0, v00000000042e3940_0;  1 drivers
v00000000062d8b70_0 .net "de_ex_imm", 31 0, v00000000042e2b80_0;  1 drivers
v00000000062d73b0_0 .net "enable", 0 0, L_00000000062db0f8;  1 drivers
v00000000062d7770_0 .net "ex_mem_MemRead", 0 0, v00000000062d3e60_0;  1 drivers
v00000000062d8d50_0 .net "ex_mem_MemToReg", 0 0, v00000000062d3dc0_0;  1 drivers
v00000000062d8df0_0 .net "ex_mem_MemWrite", 0 0, v00000000062d3460_0;  1 drivers
v00000000062d7c70_0 .net "ex_mem_PCSrc", 0 0, v00000000062d2ec0_0;  1 drivers
v00000000062d7450_0 .net "ex_mem_RegDataSrc", 0 0, v00000000062d2060_0;  1 drivers
v00000000062d76d0_0 .net "ex_mem_RegDest", 4 0, v00000000062d3500_0;  1 drivers
v00000000062d7810_0 .net "ex_mem_RegWrite", 0 0, v00000000062d35a0_0;  1 drivers
v00000000062d7a90_0 .net "ex_mem_result", 31 0, v00000000062d2560_0;  1 drivers
v00000000062d7b30_0 .net "if_de_instr", 31 0, L_0000000004340560;  1 drivers
v00000000062d79f0_0 .net "if_de_pc", 31 0, v00000000062d27e0_0;  1 drivers
v00000000062d7e50_0 .net "mem_wb_MemToReg", 0 0, v00000000062d5dd0_0;  1 drivers
v00000000062d7bd0_0 .net "mem_wb_PCSrc", 0 0, v00000000062d4c50_0;  1 drivers
v00000000062d9780_0 .net "mem_wb_RegDataSrc", 0 0, v00000000062d4b10_0;  1 drivers
v00000000062d9820_0 .net "mem_wb_RegDest", 4 0, v00000000062d50b0_0;  1 drivers
v00000000062d9a00_0 .net "mem_wb_RegWrite", 0 0, v00000000062d4390_0;  1 drivers
v00000000062da7c0_0 .net "mem_wb_data_out", 31 0, v00000000062d4250_0;  1 drivers
v00000000062da4a0_0 .net "mem_wb_mem_done", 0 0, v00000000062d5010_0;  1 drivers
v00000000062da5e0_0 .net "ram_address", 31 0, v00000000062d5e70_0;  1 drivers
v00000000062da360_0 .net "ram_data_in", 31 0, v00000000062d4610_0;  1 drivers
v00000000062da680_0 .net "ram_data_out", 31 0, L_00000000062d9aa0;  1 drivers
v00000000062da400_0 .net "ram_write_enable", 0 0, v00000000062d5510_0;  1 drivers
v00000000062d95a0_0 .net "rb_read_address1", 4 0, L_00000000062d9d20;  1 drivers
v00000000062dab80_0 .net "rb_read_address2", 4 0, L_00000000062d9140;  1 drivers
v00000000062d9960_0 .net "rb_value1", 31 0, v00000000062d4d90_0;  1 drivers
v00000000062da040_0 .net "rb_value2", 31 0, v00000000062d5b50_0;  1 drivers
v00000000062daea0_0 .net "rb_write_address", 4 0, v00000000062d7ef0_0;  1 drivers
v00000000062da0e0_0 .net "rb_write_enable", 0 0, v00000000062d8a30_0;  1 drivers
v00000000062d9460_0 .net "rb_write_value", 31 0, v00000000062d83f0_0;  1 drivers
v00000000062d9640_0 .net "reset", 0 0, v00000000062dacc0_0;  1 drivers
v00000000062d96e0_0 .net "rom_address", 31 0, L_00000000043405d0;  1 drivers
v00000000062da540_0 .net "rom_data", 31 0, L_00000000062dad60;  1 drivers
v00000000062da180_0 .net "wr_if_PCSrc", 0 0, v00000000062d80d0_0;  1 drivers
o0000000006291378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000062d93c0_0 .net "wr_if_branch_target", 31 0, o0000000006291378;  0 drivers
o0000000006291348 .functor BUFZ 1, C4<z>; HiZ drive
v00000000062d91e0_0 .net "wr_if_pc_src", 0 0, o0000000006291348;  0 drivers
S_00000000042e0a90 .scope module, "Decode" "decode" 3 130, 4 5 0, S_00000000042e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_instruction";
    .port_info 3 /OUTPUT 32 "imm";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 6 "shamt";
    .port_info 7 /OUTPUT 3 "func3";
    .port_info 8 /OUTPUT 7 "func7";
    .port_info 9 /OUTPUT 7 "opcode";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 1 "MemRead";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 5 "RegDest";
    .port_info 14 /OUTPUT 1 "AluSrc";
    .port_info 15 /OUTPUT 3 "AluOp";
    .port_info 16 /OUTPUT 4 "AluControl";
    .port_info 17 /OUTPUT 1 "Branch";
    .port_info 18 /OUTPUT 1 "MemToReg";
    .port_info 19 /OUTPUT 1 "RegDataSrc";
    .port_info 20 /OUTPUT 1 "PCSrc";
v00000000042e22c0_0 .var "AluControl", 3 0;
v00000000042e33a0_0 .var "AluOp", 2 0;
v00000000042e3940_0 .var "AluSrc", 0 0;
v00000000042e31c0_0 .var "Branch", 0 0;
v00000000042e3440_0 .var "MemRead", 0 0;
v00000000042e3620_0 .var "MemToReg", 0 0;
v00000000042e36c0_0 .var "MemWrite", 0 0;
v00000000042e3b20_0 .var "PCSrc", 0 0;
v00000000042e3bc0_0 .var "RegDataSrc", 0 0;
v00000000042e3c60_0 .net "RegDest", 4 0, L_00000000062d9c80;  alias, 1 drivers
v00000000042e2ae0_0 .var "RegWrite", 0 0;
v00000000042e25e0_0 .var "_instruction", 31 0;
L_00000000062db0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000042e2ea0_0 .net *"_ivl_13", 0 0, L_00000000062db0b0;  1 drivers
v00000000042e2720_0 .net *"_ivl_9", 4 0, L_00000000062dae00;  1 drivers
v00000000042e2900_0 .net "clk", 0 0, L_000000000433f920;  alias, 1 drivers
v00000000042e2860_0 .net "func3", 2 0, L_00000000062da220;  1 drivers
v00000000042e29a0_0 .net "func7", 6 0, L_00000000062d9dc0;  1 drivers
v00000000042e2b80_0 .var "imm", 31 0;
v00000000042e2c20_0 .net "next_instruction", 31 0, L_0000000004340560;  alias, 1 drivers
v00000000042e2e00_0 .net "opcode", 6 0, L_00000000062d9be0;  1 drivers
v00000000042e2f40_0 .net "rs1", 4 0, L_00000000062d9d20;  alias, 1 drivers
v00000000062d3a00_0 .net "rs2", 4 0, L_00000000062d9140;  alias, 1 drivers
v00000000062d3820_0 .net "rst", 0 0, v00000000062dacc0_0;  alias, 1 drivers
v00000000062d3320_0 .net "shamt", 5 0, L_00000000062d9500;  1 drivers
E_000000000435d3f0 .event anyedge, v00000000042e25e0_0, v00000000042e2e00_0, v00000000042e2860_0, v00000000042e29a0_0;
E_000000000435d5b0 .event posedge, v00000000062d3820_0, v00000000042e2900_0;
L_00000000062d9be0 .part v00000000042e25e0_0, 0, 7;
L_00000000062d9c80 .part v00000000042e25e0_0, 7, 5;
L_00000000062d9d20 .part v00000000042e25e0_0, 15, 5;
L_00000000062d9140 .part v00000000042e25e0_0, 20, 5;
L_00000000062dae00 .part v00000000042e25e0_0, 20, 5;
L_00000000062d9500 .concat [ 5 1 0 0], L_00000000062dae00, L_00000000062db0b0;
L_00000000062da220 .part v00000000042e25e0_0, 12, 3;
L_00000000062d9dc0 .part v00000000042e25e0_0, 25, 7;
S_00000000042e4800 .scope module, "Execute" "execute" 3 154, 5 5 0, S_00000000042e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rs1_value";
    .port_info 3 /INPUT 32 "rs2_value";
    .port_info 4 /INPUT 32 "imm";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 1 "AluSrc";
    .port_info 7 /INPUT 3 "AluOp";
    .port_info 8 /INPUT 4 "AluControl";
    .port_info 9 /INPUT 1 "in_MemWrite";
    .port_info 10 /INPUT 1 "Branch";
    .port_info 11 /INPUT 1 "in_MemRead";
    .port_info 12 /INPUT 1 "in_RegWrite";
    .port_info 13 /INPUT 5 "in_RegDest";
    .port_info 14 /INPUT 1 "in_MemToReg";
    .port_info 15 /INPUT 1 "in_RegDataSrc";
    .port_info 16 /INPUT 1 "in_PCSrc";
    .port_info 17 /OUTPUT 1 "out_MemWrite";
    .port_info 18 /OUTPUT 1 "out_MemRead";
    .port_info 19 /OUTPUT 1 "out_RegWrite";
    .port_info 20 /OUTPUT 5 "out_RegDest";
    .port_info 21 /OUTPUT 1 "out_MemToReg";
    .port_info 22 /OUTPUT 1 "out_RegDataSrc";
    .port_info 23 /OUTPUT 1 "out_PCSrc";
    .port_info 24 /OUTPUT 5 "rd_out";
    .port_info 25 /OUTPUT 32 "result";
    .port_info 26 /OUTPUT 32 "a";
    .port_info 27 /OUTPUT 32 "b";
v00000000062d3aa0_0 .net "AluControl", 3 0, v00000000042e22c0_0;  alias, 1 drivers
v00000000062d2f60_0 .net "AluOp", 2 0, v00000000042e33a0_0;  alias, 1 drivers
v00000000062d38c0_0 .net "AluSrc", 0 0, v00000000042e3940_0;  alias, 1 drivers
v00000000062d3f00_0 .net "Branch", 0 0, v00000000042e31c0_0;  alias, 1 drivers
o0000000006290b08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000062d30a0_0 .net "PC", 31 0, o0000000006290b08;  0 drivers
v00000000062d3140_0 .var "_AluSrc", 0 0;
v00000000062d2600_0 .var "_PC", 31 0;
v00000000062d3780_0 .var "_imm", 31 0;
v00000000062d2ba0_0 .var "_rd", 31 0;
v00000000062d3c80_0 .var "_rs1_value", 31 0;
v00000000062d29c0_0 .var "_rs2_value", 31 0;
v00000000062d2ce0_0 .var "a", 31 0;
v00000000062d3d20_0 .var "b", 31 0;
v00000000062d3280_0 .net "clk", 0 0, L_000000000433f920;  alias, 1 drivers
v00000000062d3640_0 .net "imm", 31 0, v00000000042e2b80_0;  alias, 1 drivers
v00000000062d33c0_0 .net "in_MemRead", 0 0, v00000000042e3440_0;  alias, 1 drivers
v00000000062d2240_0 .net "in_MemToReg", 0 0, v00000000042e3620_0;  alias, 1 drivers
v00000000062d26a0_0 .net "in_MemWrite", 0 0, v00000000042e36c0_0;  alias, 1 drivers
v00000000062d3b40_0 .net "in_PCSrc", 0 0, v00000000042e3b20_0;  alias, 1 drivers
v00000000062d2d80_0 .net "in_RegDataSrc", 0 0, v00000000042e3bc0_0;  alias, 1 drivers
v00000000062d2e20_0 .net "in_RegDest", 4 0, L_00000000062d9c80;  alias, 1 drivers
v00000000062d31e0_0 .net "in_RegWrite", 0 0, v00000000042e2ae0_0;  alias, 1 drivers
v00000000062d3e60_0 .var "out_MemRead", 0 0;
v00000000062d3dc0_0 .var "out_MemToReg", 0 0;
v00000000062d3460_0 .var "out_MemWrite", 0 0;
v00000000062d2ec0_0 .var "out_PCSrc", 0 0;
v00000000062d2060_0 .var "out_RegDataSrc", 0 0;
v00000000062d3500_0 .var "out_RegDest", 4 0;
v00000000062d35a0_0 .var "out_RegWrite", 0 0;
v00000000062d21a0_0 .var "rd_out", 4 0;
v00000000062d22e0_0 .net "result", 31 0, v00000000062d2560_0;  alias, 1 drivers
v00000000062d36e0_0 .net "rs1_value", 31 0, v00000000062d4d90_0;  alias, 1 drivers
v00000000062d3960_0 .net "rs2_value", 31 0, v00000000062d4d90_0;  alias, 1 drivers
v00000000062d2880_0 .net "rst", 0 0, v00000000062dacc0_0;  alias, 1 drivers
E_00000000043561f0/0 .event anyedge, v00000000042e33a0_0, v00000000062d3c80_0, v00000000062d3780_0, v00000000062d29c0_0;
E_00000000043561f0/1 .event anyedge, v00000000062d3140_0, v00000000062d2ba0_0, v00000000062d2600_0;
E_00000000043561f0 .event/or E_00000000043561f0/0, E_00000000043561f0/1;
S_00000000042db130 .scope module, "alu" "alu" 5 49, 6 6 0, S_00000000042e4800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "AluControl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000000042db2c0 .param/l "ADDITION" 1 6 16, C4<0010>;
P_00000000042db2f8 .param/l "ARIT_SRIGHT" 1 6 22, C4<1000>;
P_00000000042db330 .param/l "BITWISE_AND" 1 6 14, C4<0000>;
P_00000000042db368 .param/l "BITWISE_NOT" 1 6 19, C4<0101>;
P_00000000042db3a0 .param/l "BITWISE_OR" 1 6 15, C4<0001>;
P_00000000042db3d8 .param/l "BITWISE_XOR" 1 6 17, C4<0011>;
P_00000000042db410 .param/l "SHIFT_LEFT" 1 6 20, C4<0110>;
P_00000000042db448 .param/l "SHIFT_RIGHT" 1 6 21, C4<0111>;
P_00000000042db480 .param/l "SUBTRACTION" 1 6 18, C4<0100>;
v00000000062d2100_0 .net "AluControl", 3 0, v00000000042e22c0_0;  alias, 1 drivers
v00000000062d3000_0 .net "a", 31 0, v00000000062d2ce0_0;  1 drivers
v00000000062d2c40_0 .net "b", 31 0, v00000000062d3d20_0;  1 drivers
v00000000062d2560_0 .var "result", 31 0;
v00000000062d3be0_0 .var "zero", 0 0;
E_0000000004356230 .event anyedge, v00000000042e22c0_0, v00000000062d3000_0, v00000000062d2c40_0, v00000000062d2560_0;
S_0000000004325af0 .scope module, "Fetch" "fetch" 3 116, 7 4 0, S_00000000042e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "rom_data";
    .port_info 4 /INPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 32 "rom_address";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "instr";
L_0000000004340560 .functor BUFZ 32, L_00000000062dad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000043405d0 .functor BUFZ 32, v00000000062d27e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000062d2380_0 .net "PCSrc", 0 0, o0000000006291348;  alias, 0 drivers
v00000000062d24c0_0 .net "branch_target", 31 0, o0000000006291378;  alias, 0 drivers
v00000000062d2420_0 .net "clk", 0 0, L_000000000433f920;  alias, 1 drivers
v00000000062d2740_0 .net "instr", 31 0, L_0000000004340560;  alias, 1 drivers
v00000000062d27e0_0 .var "pc", 31 0;
v00000000062d2920_0 .var "pc_next", 31 0;
v00000000062d2a60_0 .net "rom_address", 31 0, L_00000000043405d0;  alias, 1 drivers
v00000000062d2b00_0 .net "rom_data", 31 0, L_00000000062dad60;  alias, 1 drivers
v00000000062d46b0_0 .net "rst", 0 0, v00000000062dacc0_0;  alias, 1 drivers
S_00000000042f0230 .scope module, "Memory" "memory" 3 187, 8 4 0, S_00000000042e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 32 "mem_read_data";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "in_MemToReg";
    .port_info 8 /INPUT 1 "in_RegWrite";
    .port_info 9 /INPUT 5 "in_RegDest";
    .port_info 10 /INPUT 1 "in_RegDataSrc";
    .port_info 11 /INPUT 1 "in_PCSrc";
    .port_info 12 /OUTPUT 32 "data_out";
    .port_info 13 /OUTPUT 1 "mem_done";
    .port_info 14 /OUTPUT 1 "out_MemToReg";
    .port_info 15 /OUTPUT 1 "out_RegWrite";
    .port_info 16 /OUTPUT 5 "out_RegDest";
    .port_info 17 /OUTPUT 1 "out_RegDataSrc";
    .port_info 18 /OUTPUT 1 "out_PCSrc";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_write_data";
    .port_info 21 /OUTPUT 1 "mem_write_enable";
v00000000062d56f0_0 .net "MemRead", 0 0, v00000000062d3e60_0;  alias, 1 drivers
v00000000062d41b0_0 .net "MemWrite", 0 0, v00000000062d3460_0;  alias, 1 drivers
v00000000062d4110_0 .var "_addr", 31 0;
v00000000062d49d0_0 .var "_data_in", 31 0;
v00000000062d5790_0 .var "_load", 0 0;
v00000000062d5470_0 .var "_store", 0 0;
v00000000062d55b0_0 .net "addr", 31 0, v00000000062d2560_0;  alias, 1 drivers
v00000000062d5330_0 .net "clk", 0 0, L_000000000433f920;  alias, 1 drivers
v00000000062d5650_0 .net "data_in", 31 0, v00000000062d5b50_0;  alias, 1 drivers
v00000000062d4250_0 .var "data_out", 31 0;
v00000000062d4570_0 .net "in_MemToReg", 0 0, v00000000062d3dc0_0;  alias, 1 drivers
v00000000062d5bf0_0 .net "in_PCSrc", 0 0, v00000000062d2ec0_0;  alias, 1 drivers
v00000000062d4750_0 .net "in_RegDataSrc", 0 0, v00000000062d2060_0;  alias, 1 drivers
v00000000062d4930_0 .net "in_RegDest", 4 0, v00000000062d3500_0;  alias, 1 drivers
v00000000062d42f0_0 .net "in_RegWrite", 0 0, v00000000062d35a0_0;  alias, 1 drivers
v00000000062d5e70_0 .var "mem_addr", 31 0;
v00000000062d5010_0 .var "mem_done", 0 0;
v00000000062d4bb0_0 .net "mem_read_data", 31 0, L_00000000062d9aa0;  alias, 1 drivers
v00000000062d4610_0 .var "mem_write_data", 31 0;
v00000000062d5510_0 .var "mem_write_enable", 0 0;
v00000000062d5dd0_0 .var "out_MemToReg", 0 0;
v00000000062d4c50_0 .var "out_PCSrc", 0 0;
v00000000062d4b10_0 .var "out_RegDataSrc", 0 0;
v00000000062d50b0_0 .var "out_RegDest", 4 0;
v00000000062d4390_0 .var "out_RegWrite", 0 0;
v00000000062d5c90_0 .net "rst", 0 0, v00000000062dacc0_0;  alias, 1 drivers
E_00000000043569b0/0 .event anyedge, v00000000062d5790_0, v00000000062d4110_0, v00000000062d4bb0_0, v00000000062d5470_0;
E_00000000043569b0/1 .event anyedge, v00000000062d49d0_0;
E_00000000043569b0 .event/or E_00000000043569b0/0, E_00000000043569b0/1;
S_00000000042f03c0 .scope module, "Ram" "ram" 3 36, 9 6 0, S_00000000042e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out";
v00000000062d58d0_0 .net *"_ivl_0", 255 0, L_00000000062d98c0;  1 drivers
v00000000062d5f10_0 .net "address", 31 0, v00000000062d5e70_0;  alias, 1 drivers
v00000000062d4a70_0 .net "clk", 0 0, L_000000000433f920;  alias, 1 drivers
v00000000062d4cf0_0 .net "data_in", 31 0, v00000000062d4610_0;  alias, 1 drivers
v00000000062d5d30_0 .net "data_out", 31 0, L_00000000062d9aa0;  alias, 1 drivers
v00000000062d5290_0 .var/i "i", 31 0;
v00000000062d51f0_0 .net "reset", 0 0, v00000000062dacc0_0;  alias, 1 drivers
v00000000062d5830 .array "storage", 0 31, 255 0;
v00000000062d5150_0 .net "write_enable", 0 0, v00000000062d5510_0;  alias, 1 drivers
E_0000000004356670 .event posedge, v00000000042e2900_0;
E_0000000004356a30 .event anyedge, v00000000062d3820_0;
L_00000000062d98c0 .array/port v00000000062d5830, v00000000062d5e70_0;
L_00000000062d9aa0 .part L_00000000062d98c0, 0, 32;
S_00000000042f0550 .scope module, "RegisterBank" "register_bank" 3 50, 10 5 0, S_00000000042e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 32 "write_value";
    .port_info 5 /INPUT 5 "read_address1";
    .port_info 6 /INPUT 5 "read_address2";
    .port_info 7 /OUTPUT 32 "value1";
    .port_info 8 /OUTPUT 32 "value2";
v00000000062d4070_0 .net "clk", 0 0, L_000000000433f920;  alias, 1 drivers
v00000000062d4430_0 .var/i "i", 31 0;
v00000000062d53d0_0 .net "read_address1", 4 0, L_00000000062d9d20;  alias, 1 drivers
v00000000062d5970_0 .net "read_address2", 4 0, L_00000000062d9140;  alias, 1 drivers
v00000000062d5a10 .array "register", 1 31, 31 0;
v00000000062d44d0_0 .net "reset", 0 0, v00000000062dacc0_0;  alias, 1 drivers
v00000000062d4d90_0 .var "value1", 31 0;
v00000000062d5b50_0 .var "value2", 31 0;
v00000000062d4e30_0 .net "write_address", 4 0, v00000000062d7ef0_0;  alias, 1 drivers
v00000000062d4ed0_0 .net "write_enable", 0 0, v00000000062d8a30_0;  alias, 1 drivers
v00000000062d4890_0 .net "write_value", 31 0, v00000000062d83f0_0;  alias, 1 drivers
S_0000000004314c10 .scope module, "Rom" "rom" 3 45, 11 9 0, S_00000000042e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data";
L_00000000062db068 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000000062d4f70_0 .net/2u *"_ivl_0", 31 0, L_00000000062db068;  1 drivers
v00000000062d5ab0_0 .net *"_ivl_2", 0 0, L_00000000062da720;  1 drivers
v00000000062d8350_0 .net *"_ivl_4", 31 0, L_00000000062d9b40;  1 drivers
o0000000006292188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000062d8c10_0 name=_ivl_6
v00000000062d82b0_0 .net "address", 31 0, L_00000000043405d0;  alias, 1 drivers
v00000000062d8210_0 .net "data", 31 0, L_00000000062dad60;  alias, 1 drivers
v00000000062d7270 .array "memory", 0 255, 31 0;
L_00000000062da720 .cmp/ge 32, L_00000000062db068, L_00000000043405d0;
L_00000000062d9b40 .array/port v00000000062d7270, L_00000000043405d0;
L_00000000062dad60 .functor MUXZ 32, o0000000006292188, L_00000000062d9b40, L_00000000062da720, C4<>;
S_0000000004314da0 .scope module, "Writeback" "writeback" 3 226, 12 4 0, S_00000000042e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_done";
    .port_info 3 /INPUT 32 "data_mem";
    .port_info 4 /INPUT 32 "result_alu";
    .port_info 5 /INPUT 1 "MemToReg";
    .port_info 6 /INPUT 1 "in_RegWrite";
    .port_info 7 /INPUT 5 "in_RegDest";
    .port_info 8 /INPUT 1 "in_PCSrc";
    .port_info 9 /OUTPUT 32 "data_wb";
    .port_info 10 /OUTPUT 1 "out_RegWrite";
    .port_info 11 /OUTPUT 5 "out_RegDest";
    .port_info 12 /OUTPUT 1 "out_PCSrc";
v00000000062d7f90_0 .net "MemToReg", 0 0, v00000000062d5dd0_0;  alias, 1 drivers
v00000000062d8e90_0 .var "_MemToReg", 0 0;
v00000000062d71d0_0 .var "_data_mem", 31 0;
v00000000062d7310_0 .var "_mem_done", 0 0;
v00000000062d85d0_0 .var "_rd", 4 0;
v00000000062d8030_0 .var "_result_alu", 31 0;
v00000000062d88f0_0 .net "clk", 0 0, L_000000000433f920;  alias, 1 drivers
v00000000062d7590_0 .net "data_mem", 31 0, v00000000062d4250_0;  alias, 1 drivers
v00000000062d83f0_0 .var "data_wb", 31 0;
v00000000062d8670_0 .net "in_PCSrc", 0 0, v00000000062d4c50_0;  alias, 1 drivers
v00000000062d8990_0 .net "in_RegDest", 4 0, v00000000062d50b0_0;  alias, 1 drivers
v00000000062d8490_0 .net "in_RegWrite", 0 0, v00000000062d4390_0;  alias, 1 drivers
v00000000062d8cb0_0 .net "mem_done", 0 0, v00000000062d5010_0;  alias, 1 drivers
v00000000062d80d0_0 .var "out_PCSrc", 0 0;
v00000000062d7ef0_0 .var "out_RegDest", 4 0;
v00000000062d8a30_0 .var "out_RegWrite", 0 0;
v00000000062d7d10_0 .net "result_alu", 31 0, v00000000062d2560_0;  alias, 1 drivers
v00000000062d8850_0 .net "rst", 0 0, v00000000062dacc0_0;  alias, 1 drivers
E_0000000004356270 .event anyedge, v00000000062d7310_0, v00000000062d8e90_0, v00000000062d71d0_0, v00000000062d8030_0;
    .scope S_00000000042f03c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d5290_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v00000000062d5290_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v00000000062d5290_0;
    %store/vec4a v00000000062d5830, 4, 0;
T_0.2 ; for-loop step statement
    %load/vec4 v00000000062d5290_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d5290_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
    .thread T_0;
    .scope S_00000000042f03c0;
T_1 ;
    %wait E_0000000004356a30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d5290_0, 0, 32;
T_1.0 ; Top of for-loop 
    %load/vec4 v00000000062d5290_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v00000000062d5290_0;
    %store/vec4a v00000000062d5830, 4, 0;
T_1.2 ; for-loop step statement
    %load/vec4 v00000000062d5290_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d5290_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000042f03c0;
T_2 ;
    %wait E_0000000004356670;
    %load/vec4 v00000000062d5150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000062d4cf0_0;
    %pad/u 256;
    %ix/getv 3, v00000000062d5f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000062d5830, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000004314c10;
T_3 ;
    %vpi_call 11 18 "$display", "../testbenches/instruction_tb_rom.txt" {0 0 0};
    %vpi_call 11 19 "$readmemh", "../testbenches/instruction_tb_rom.txt", v00000000062d7270, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000042f0550;
T_4 ;
    %wait E_0000000004356670;
    %load/vec4 v00000000062d4ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000062d4e30_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000000062d4890_0;
    %load/vec4 v00000000062d4e30_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v00000000062d5a10, 4, 0;
T_4.2 ;
T_4.0 ;
    %load/vec4 v00000000062d44d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000062d4430_0, 0, 32;
T_4.6 ; Top of for-loop 
    %load/vec4 v00000000062d4430_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000062d4430_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000000062d5a10, 4, 0;
T_4.8 ; for-loop step statement
    %load/vec4 v00000000062d4430_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d4430_0, 0, 32;
    %jmp T_4.6;
T_4.7 ; for-loop exit label
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000000062d53d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d4d90_0, 0, 32;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v00000000062d53d0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000062d5a10, 4;
    %store/vec4 v00000000062d4d90_0, 0, 32;
T_4.10 ;
    %load/vec4 v00000000062d5970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d5b50_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v00000000062d5970_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000062d5a10, 4;
    %store/vec4 v00000000062d5b50_0, 0, 32;
T_4.12 ;
T_4.5 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000004325af0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d27e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2920_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000000004325af0;
T_6 ;
    %wait E_000000000435d5b0;
    %load/vec4 v00000000062d46b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2920_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000062d2380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000000062d24c0_0;
    %store/vec4 v00000000062d2920_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000062d27e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d2920_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %load/vec4 v00000000062d2920_0;
    %store/vec4 v00000000062d27e0_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000042e0a90;
T_7 ;
    %wait E_000000000435d5b0;
    %load/vec4 v00000000062d3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042e25e0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000042e2c20_0;
    %store/vec4 v00000000042e25e0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000042e0a90;
T_8 ;
    %wait E_000000000435d3f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3b20_0, 0, 1;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 12, 20, 6;
    %concati/vec4 0, 0, 21;
    %pad/u 32;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %load/vec4 v00000000042e2e00_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e31c0_0, 0, 1;
    %vpi_call 4 308 "$display", "INSTRU\303\207\303\203O INV\303\201LIDA! INSTRU\303\207\303\203O INV\303\201LIDA!" {0 0 0};
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e31c0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e36c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e31c0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e36c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e31c0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %load/vec4 v00000000042e2860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e36c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e31c0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 4, 8, 5;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000042e25e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000042e25e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e2ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e31c0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e31c0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 5, 7, 4;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e31c0_0, 0, 1;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %load/vec4 v00000000042e2860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v00000000042e2860_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v00000000042e2860_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_8.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000042e2860_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_8.20;
    %jmp/0xz  T_8.18, 4;
T_8.18 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042e2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042e31c0_0, 0, 1;
    %load/vec4 v00000000042e2860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %jmp T_8.25;
T_8.21 ;
    %load/vec4 v00000000042e29a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %jmp T_8.28;
T_8.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %jmp T_8.28;
T_8.28 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %jmp T_8.25;
T_8.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000042e22c0_0, 0, 4;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000042e33a0_0, 0, 3;
    %load/vec4 v00000000042e25e0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000042e2b80_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000042db130;
T_9 ;
    %wait E_0000000004356230;
    %load/vec4 v00000000062d2100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v00000000062d3000_0;
    %load/vec4 v00000000062d2c40_0;
    %and;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v00000000062d3000_0;
    %load/vec4 v00000000062d2c40_0;
    %or;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v00000000062d3000_0;
    %load/vec4 v00000000062d2c40_0;
    %add;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v00000000062d3000_0;
    %load/vec4 v00000000062d2c40_0;
    %xor;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v00000000062d3000_0;
    %load/vec4 v00000000062d2c40_0;
    %sub;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v00000000062d3000_0;
    %inv;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v00000000062d3000_0;
    %ix/getv 4, v00000000062d2c40_0;
    %shiftl 4;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v00000000062d3000_0;
    %ix/getv 4, v00000000062d2c40_0;
    %shiftr 4;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v00000000062d3000_0;
    %ix/getv 4, v00000000062d2c40_0;
    %shiftr 4;
    %store/vec4 v00000000062d2560_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %load/vec4 v00000000062d2560_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000000062d3be0_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000042e4800;
T_10 ;
    %wait E_000000000435d5b0;
    %load/vec4 v00000000062d2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d3d20_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062d21a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d3c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d29c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d3780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2600_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d3140_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000062d26a0_0;
    %store/vec4 v00000000062d3460_0, 0, 1;
    %load/vec4 v00000000062d33c0_0;
    %store/vec4 v00000000062d3e60_0, 0, 1;
    %load/vec4 v00000000062d31e0_0;
    %store/vec4 v00000000062d35a0_0, 0, 1;
    %load/vec4 v00000000062d2e20_0;
    %store/vec4 v00000000062d3500_0, 0, 5;
    %load/vec4 v00000000062d2240_0;
    %store/vec4 v00000000062d3dc0_0, 0, 1;
    %load/vec4 v00000000062d2d80_0;
    %store/vec4 v00000000062d2060_0, 0, 1;
    %load/vec4 v00000000062d3b40_0;
    %store/vec4 v00000000062d2ec0_0, 0, 1;
    %load/vec4 v00000000062d2e20_0;
    %store/vec4 v00000000062d21a0_0, 0, 5;
    %load/vec4 v00000000062d2e20_0;
    %pad/u 32;
    %store/vec4 v00000000062d2ba0_0, 0, 32;
    %load/vec4 v00000000062d36e0_0;
    %store/vec4 v00000000062d3c80_0, 0, 32;
    %load/vec4 v00000000062d3960_0;
    %store/vec4 v00000000062d29c0_0, 0, 32;
    %load/vec4 v00000000062d3640_0;
    %store/vec4 v00000000062d3780_0, 0, 32;
    %load/vec4 v00000000062d30a0_0;
    %store/vec4 v00000000062d2600_0, 0, 32;
    %load/vec4 v00000000062d38c0_0;
    %store/vec4 v00000000062d3140_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000042e4800;
T_11 ;
    %wait E_00000000043561f0;
    %load/vec4 v00000000062d2f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v00000000062d3c80_0;
    %store/vec4 v00000000062d2ce0_0, 0, 32;
    %load/vec4 v00000000062d3780_0;
    %store/vec4 v00000000062d3d20_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v00000000062d3c80_0;
    %store/vec4 v00000000062d2ce0_0, 0, 32;
    %load/vec4 v00000000062d29c0_0;
    %store/vec4 v00000000062d3d20_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v00000000062d3c80_0;
    %store/vec4 v00000000062d2ce0_0, 0, 32;
    %load/vec4 v00000000062d3140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v00000000062d3780_0;
    %store/vec4 v00000000062d3d20_0, 0, 32;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v00000000062d29c0_0;
    %store/vec4 v00000000062d3d20_0, 0, 32;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v00000000062d2ba0_0;
    %store/vec4 v00000000062d2ce0_0, 0, 32;
    %load/vec4 v00000000062d3780_0;
    %store/vec4 v00000000062d3d20_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v00000000062d2600_0;
    %store/vec4 v00000000062d2ce0_0, 0, 32;
    %load/vec4 v00000000062d3780_0;
    %store/vec4 v00000000062d3d20_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v00000000062d2600_0;
    %store/vec4 v00000000062d2ce0_0, 0, 32;
    %load/vec4 v00000000062d3780_0;
    %store/vec4 v00000000062d3d20_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v00000000062d2600_0;
    %store/vec4 v00000000062d2ce0_0, 0, 32;
    %load/vec4 v00000000062d3780_0;
    %store/vec4 v00000000062d3d20_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000042f0230;
T_12 ;
    %wait E_000000000435d5b0;
    %load/vec4 v00000000062d5c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d4110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d49d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d5790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d5470_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062d50b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d4390_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062d50b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d4b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d4c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d5e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d4610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d5510_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000062d55b0_0;
    %store/vec4 v00000000062d4110_0, 0, 32;
    %load/vec4 v00000000062d5650_0;
    %store/vec4 v00000000062d49d0_0, 0, 32;
    %load/vec4 v00000000062d56f0_0;
    %store/vec4 v00000000062d5790_0, 0, 1;
    %load/vec4 v00000000062d41b0_0;
    %store/vec4 v00000000062d5470_0, 0, 1;
    %load/vec4 v00000000062d42f0_0;
    %store/vec4 v00000000062d4390_0, 0, 1;
    %load/vec4 v00000000062d4930_0;
    %store/vec4 v00000000062d50b0_0, 0, 5;
    %load/vec4 v00000000062d4750_0;
    %store/vec4 v00000000062d4b10_0, 0, 1;
    %load/vec4 v00000000062d5bf0_0;
    %store/vec4 v00000000062d4c50_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000042f0230;
T_13 ;
    %wait E_00000000043569b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d5010_0, 0, 1;
    %load/vec4 v00000000062d5790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d5510_0, 0, 1;
    %load/vec4 v00000000062d4110_0;
    %store/vec4 v00000000062d5e70_0, 0, 32;
    %load/vec4 v00000000062d4bb0_0;
    %store/vec4 v00000000062d4250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d5010_0, 0, 1;
T_13.0 ;
    %load/vec4 v00000000062d5470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d5510_0, 0, 1;
    %load/vec4 v00000000062d4110_0;
    %store/vec4 v00000000062d5e70_0, 0, 32;
    %load/vec4 v00000000062d49d0_0;
    %store/vec4 v00000000062d4610_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d5010_0, 0, 1;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000004314da0;
T_14 ;
    %wait E_000000000435d5b0;
    %load/vec4 v00000000062d8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d7310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d8e90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d71d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d8030_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062d85d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062d7ef0_0, 0, 5;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000062d8cb0_0;
    %store/vec4 v00000000062d7310_0, 0, 1;
    %load/vec4 v00000000062d7f90_0;
    %store/vec4 v00000000062d8e90_0, 0, 1;
    %load/vec4 v00000000062d7590_0;
    %store/vec4 v00000000062d71d0_0, 0, 32;
    %load/vec4 v00000000062d7d10_0;
    %store/vec4 v00000000062d8030_0, 0, 32;
    %load/vec4 v00000000062d8990_0;
    %store/vec4 v00000000062d7ef0_0, 0, 5;
    %load/vec4 v00000000062d8670_0;
    %store/vec4 v00000000062d80d0_0, 0, 1;
    %load/vec4 v00000000062d8490_0;
    %store/vec4 v00000000062d8a30_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000004314da0;
T_15 ;
    %wait E_0000000004356270;
    %load/vec4 v00000000062d7310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v00000000062d8e90_0;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000000062d71d0_0;
    %store/vec4 v00000000062d83f0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000062d8030_0;
    %store/vec4 v00000000062d83f0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000043317f0;
T_16 ;
    %delay 10, 0;
    %fork t_1, S_0000000004331980;
    %jmp t_0;
    .scope S_0000000004331980;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042e3da0_0, 0, 32;
T_16.0 ; Top of for-loop 
    %load/vec4 v00000000042e3da0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_16.1, 5;
    %vpi_call 2 15 "$display", "#STEP_START" {0 0 0};
    %vpi_call 2 16 "$display", "Step %0d", v00000000042e3da0_0 {0 0 0};
    %vpi_call 2 18 "$display", "IF %0d", v00000000042e3da0_0 {0 0 0};
    %vpi_call 2 19 "$display", "instr: %h", v00000000062d2740_0 {0 0 0};
    %vpi_call 2 21 "$display", "\000" {0 0 0};
    %load/vec4 v00000000042e3da0_0;
    %subi 1, 0, 32;
    %vpi_call 2 23 "$display", "Decode %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 24 "$display", "IN" {0 0 0};
    %vpi_call 2 25 "$display", "_instruction: | %h", v00000000042e25e0_0 {0 0 0};
    %vpi_call 2 26 "$display", "OUT" {0 0 0};
    %vpi_call 2 27 "$display", "RegWrite: %b", v00000000042e2ae0_0 {0 0 0};
    %vpi_call 2 28 "$display", "RegDest: %0d", v00000000042e3c60_0 {0 0 0};
    %vpi_call 2 35 "$display", "\000" {0 0 0};
    %load/vec4 v00000000042e3da0_0;
    %subi 2, 0, 32;
    %vpi_call 2 37 "$display", "Execute %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 38 "$display", "in_RegWrite %b", v00000000062d31e0_0 {0 0 0};
    %vpi_call 2 39 "$display", "in_RegDest %0d", v00000000062d2e20_0 {0 0 0};
    %vpi_call 2 40 "$display", "out_RegWrite %b", v00000000062d35a0_0 {0 0 0};
    %vpi_call 2 41 "$display", "out_RegDest %0d", v00000000062d3500_0 {0 0 0};
    %vpi_call 2 43 "$display", "\000" {0 0 0};
    %load/vec4 v00000000042e3da0_0;
    %subi 3, 0, 32;
    %vpi_call 2 45 "$display", "Memory %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 46 "$display", "in_RegWrite %b", v00000000062d42f0_0 {0 0 0};
    %vpi_call 2 47 "$display", "in_RegDest %0d", v00000000062d4930_0 {0 0 0};
    %vpi_call 2 48 "$display", "out_RegWrite %b", v00000000062d4390_0 {0 0 0};
    %vpi_call 2 49 "$display", "out_RegDest %0d", v00000000062d50b0_0 {0 0 0};
    %vpi_call 2 51 "$display", "\000" {0 0 0};
    %load/vec4 v00000000042e3da0_0;
    %subi 4, 0, 32;
    %vpi_call 2 53 "$display", "WB %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 54 "$display", "in_RegWrite %b", v00000000062d8490_0 {0 0 0};
    %vpi_call 2 55 "$display", "in_RegDest %0d", v00000000062d8990_0 {0 0 0};
    %vpi_call 2 56 "$display", "out_RegWrite %b", v00000000062d8a30_0 {0 0 0};
    %vpi_call 2 57 "$display", "out_RegDest %0d", v00000000062d7ef0_0 {0 0 0};
    %vpi_call 2 59 "$display", "\000" {0 0 0};
    %vpi_call 2 61 "$display", "Register bank" {0 0 0};
    %vpi_call 2 62 "$display", "Write enable %0d", v00000000062d4ed0_0 {0 0 0};
    %vpi_call 2 63 "$display", "Write address %0d", v00000000062d4e30_0 {0 0 0};
    %vpi_call 2 64 "$display", "Write value %0d", v00000000062d4890_0 {0 0 0};
    %vpi_call 2 65 "$display", "a0=x10 %0d", &A<v00000000062d5a10, 9> {0 0 0};
    %vpi_call 2 67 "$display", "\000" {0 0 0};
    %vpi_call 2 68 "$display", "#STEP_END" {0 0 0};
    %vpi_call 2 69 "$display", "\012\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062dac20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062dac20_0, 0, 1;
    %delay 10, 0;
T_16.2 ; for-loop step statement
    %load/vec4 v00000000042e3da0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000042e3da0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ; for-loop exit label
    %end;
    .scope S_00000000043317f0;
t_0 %join;
    %vpi_call 2 77 "$display", "#RESULT" {0 0 0};
    %fork t_3, S_0000000004331b10;
    %jmp t_2;
    .scope S_0000000004331b10;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000042e3800_0, 0, 32;
T_16.3 ; Top of for-loop 
    %load/vec4 v00000000042e3800_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.4, 5;
    %load/vec4 v00000000042e3800_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000062d5a10, 4;
    %vpi_call 2 80 "$display", "%0d %0d", v00000000042e3800_0, S<0,vec4,u32> {1 0 0};
T_16.5 ; for-loop step statement
    %load/vec4 v00000000042e3800_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000042e3800_0, 0, 32;
    %jmp T_16.3;
T_16.4 ; for-loop exit label
    %end;
    .scope S_00000000043317f0;
t_2 %join;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../testbenches/instruction_tb.v";
    "cpu.v";
    "./cpu/decode.v";
    "./cpu/execute.v";
    "./cpu/alu.v";
    "./cpu/fetch.v";
    "./cpu/memory.v";
    "./ram.v";
    "./cpu/register_bank.v";
    "./rom.v";
    "./cpu/writeback.v";
