Analysis & Synthesis report for MAXII_PicoBlaze
Mon Jun 02 10:25:02 2008
Quartus II Version 7.0 Build 33 02/05/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Jun 02 10:25:02 2008   ;
; Quartus II Version          ; 7.0 Build 33 02/05/2007 SJ Full Version ;
; Revision Name               ; MAXII_PicoBlaze                         ;
; Top-level Entity Name       ; MAXII_PicoBlaze                         ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 375                                     ;
; Total pins                  ; 10                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 0                                       ;
+-----------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EPM570T144C5       ;                    ;
; Top-level entity name                                              ; MAXII_PicoBlaze    ; MAXII_PicoBlaze    ;
; Family name                                                        ; MAX II             ; Stratix            ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Safe State Machine                                                 ; Off                ; Off                ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Ignore Verilog initial constructs                                  ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- MAX II                                   ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                  ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                    ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report           ; 100                ; 100                ;
; Use smart compilation                                              ; Off                ; Off                ;
+--------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                        ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------+
; ROM_test.vhd                     ; yes             ; User VHDL File                     ; C:/altera/work/MAXII_PicoBlaze1/ROM_test.vhd        ;
; PicoBlaze.vqm                    ; yes             ; User Verilog Quartus Mapping File  ; C:/altera/work/MAXII_PicoBlaze1/PicoBlaze.vqm       ;
; MAXII_PicoBlaze.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/altera/work/MAXII_PicoBlaze1/MAXII_PicoBlaze.bdf ;
; clkdiv.vhd                       ; yes             ; User VHDL File                     ; C:/altera/work/MAXII_PicoBlaze1/clkdiv.vhd          ;
; leddriver.vhd                    ; yes             ; User VHDL File                     ; C:/altera/work/MAXII_PicoBlaze1/leddriver.vhd       ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 375                 ;
;     -- Combinational with no register       ; 221                 ;
;     -- Register only                        ; 49                  ;
;     -- Combinational with a register        ; 105                 ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 103                 ;
;     -- 3 input functions                    ; 63                  ;
;     -- 2 input functions                    ; 114                 ;
;     -- 1 input functions                    ; 12                  ;
;     -- 0 input functions                    ; 0                   ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 348                 ;
;     -- arithmetic mode                      ; 27                  ;
;     -- qfbk mode                            ; 9                   ;
;     -- register cascade mode                ; 0                   ;
;     -- synchronous clear/load mode          ; 9                   ;
;     -- asynchronous clear/load mode         ; 32                  ;
;                                             ;                     ;
; Total registers                             ; 154                 ;
; Total logic cells in carry chains           ; 30                  ;
; I/O pins                                    ; 10                  ;
; Maximum fan-out node                        ; clkdiv:inst17|s_clk ;
; Maximum fan-out                             ; 132                 ;
; Total fan-out                               ; 1199                ;
; Average fan-out                             ; 3.11                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                              ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                       ;
+---------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------+
; |MAXII_PicoBlaze                                        ; 375 (1)     ; 154          ; 0          ; 10   ; 0            ; 221 (1)      ; 49 (0)            ; 105 (0)          ; 30 (0)          ; 9 (0)      ; |MAXII_PicoBlaze                                                                                          ;
;    |ROM_test:inst1|                                     ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|ROM_test:inst1                                                                           ;
;    |clkdiv:inst17|                                      ; 49 (49)     ; 22           ; 0          ; 0    ; 0            ; 27 (27)      ; 14 (14)           ; 8 (8)            ; 21 (21)         ; 0 (0)      ; |MAXII_PicoBlaze|clkdiv:inst17                                                                            ;
;    |leddriver:inst18|                                   ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|leddriver:inst18                                                                         ;
;    |picoblaze:inst|                                     ; 306 (40)    ; 118          ; 0          ; 0    ; 0            ; 188 (40)     ; 34 (0)            ; 84 (0)           ; 9 (0)           ; 9 (0)      ; |MAXII_PicoBlaze|picoblaze:inst                                                                           ;
;       |IO_strobe_logic:IO_strobes|                      ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|IO_strobe_logic:IO_strobes                                                ;
;       |T_state_and_Reset:basic_control|                 ; 3 (3)       ; 3            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|T_state_and_Reset:basic_control                                           ;
;       |arithmetic_process:arithmetic_group|             ; 39 (2)      ; 9            ; 0          ; 0    ; 0            ; 30 (1)       ; 0 (0)             ; 9 (1)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|arithmetic_process:arithmetic_group                                       ;
;          |addsub8:add_sub_module|                       ; 37 (37)     ; 8            ; 0          ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|arithmetic_process:arithmetic_group|addsub8:add_sub_module                ;
;       |carry_flag_logic:carry_logic|                    ; 4 (4)       ; 1            ; 0          ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|carry_flag_logic:carry_logic                                              ;
;       |interrupt_logic:interrupt_control|               ; 2 (2)       ; 1            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |MAXII_PicoBlaze|picoblaze:inst|interrupt_logic:interrupt_control                                         ;
;       |logical_bus_processing:logical_group|            ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|logical_bus_processing:logical_group                                      ;
;       |program_counter:prog_count|                      ; 39 (39)     ; 8            ; 0          ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 8 (8)            ; 9 (9)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|program_counter:prog_count                                                ;
;       |register_and_flag_enable:reg_and_flag_enables|   ; 4 (4)       ; 3            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_and_flag_enable:reg_and_flag_enables                             ;
;       |register_bank:data_registers|                    ; 94 (0)      ; 32           ; 0          ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 32 (0)           ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_bank:data_registers                                              ;
;          |ram_Nx1:bus_width_loop_0_data_register_bit|   ; 13 (13)     ; 4            ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_bank:data_registers|ram_Nx1:bus_width_loop_0_data_register_bit   ;
;          |ram_Nx1_1:bus_width_loop_3_data_register_bit| ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_bank:data_registers|ram_Nx1_1:bus_width_loop_3_data_register_bit ;
;          |ram_Nx1_2:bus_width_loop_2_data_register_bit| ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_bank:data_registers|ram_Nx1_2:bus_width_loop_2_data_register_bit ;
;          |ram_Nx1_3:bus_width_loop_1_data_register_bit| ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_bank:data_registers|ram_Nx1_3:bus_width_loop_1_data_register_bit ;
;          |ram_Nx1_4:bus_width_loop_4_data_register_bit| ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_bank:data_registers|ram_Nx1_4:bus_width_loop_4_data_register_bit ;
;          |ram_Nx1_5:bus_width_loop_7_data_register_bit| ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_bank:data_registers|ram_Nx1_5:bus_width_loop_7_data_register_bit ;
;          |ram_Nx1_6:bus_width_loop_6_data_register_bit| ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_bank:data_registers|ram_Nx1_6:bus_width_loop_6_data_register_bit ;
;          |ram_Nx1_7:bus_width_loop_5_data_register_bit| ; 15 (15)     ; 4            ; 0          ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|register_bank:data_registers|ram_Nx1_7:bus_width_loop_5_data_register_bit ;
;       |shift_rotate:shift_group|                        ; 20 (20)     ; 9            ; 0          ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|shift_rotate:shift_group                                                  ;
;       |stack_counter:stack_control|                     ; 5 (5)       ; 2            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_counter:stack_control                                               ;
;       |stack_ram:stack_memory|                          ; 44 (8)      ; 40           ; 0          ; 0    ; 0            ; 4 (0)        ; 24 (0)            ; 16 (8)           ; 0 (0)           ; 8 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_ram:stack_memory                                                    ;
;          |ram_x1s:bus_width_loop_0_stack_ram_bit|       ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_ram:stack_memory|ram_x1s:bus_width_loop_0_stack_ram_bit             ;
;          |ram_x1s_1:bus_width_loop_3_stack_ram_bit|     ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_ram:stack_memory|ram_x1s_1:bus_width_loop_3_stack_ram_bit           ;
;          |ram_x1s_2:bus_width_loop_2_stack_ram_bit|     ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_ram:stack_memory|ram_x1s_2:bus_width_loop_2_stack_ram_bit           ;
;          |ram_x1s_3:bus_width_loop_1_stack_ram_bit|     ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_ram:stack_memory|ram_x1s_3:bus_width_loop_1_stack_ram_bit           ;
;          |ram_x1s_4:bus_width_loop_4_stack_ram_bit|     ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_ram:stack_memory|ram_x1s_4:bus_width_loop_4_stack_ram_bit           ;
;          |ram_x1s_5:bus_width_loop_7_stack_ram_bit|     ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_ram:stack_memory|ram_x1s_5:bus_width_loop_7_stack_ram_bit           ;
;          |ram_x1s_6:bus_width_loop_6_stack_ram_bit|     ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_ram:stack_memory|ram_x1s_6:bus_width_loop_6_stack_ram_bit           ;
;          |ram_x1s_7:bus_width_loop_5_stack_ram_bit|     ; 8 (8)       ; 4            ; 0          ; 0    ; 0            ; 4 (4)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |MAXII_PicoBlaze|picoblaze:inst|stack_ram:stack_memory|ram_x1s_7:bus_width_loop_5_stack_ram_bit           ;
;       |zero_flag_logic:zero_logic|                      ; 3 (3)       ; 1            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |MAXII_PicoBlaze|picoblaze:inst|zero_flag_logic:zero_logic                                                ;
+---------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+--------------------------------------------------------------------------+----------------------------------------+
; Register name                                                            ; Reason for Removal                     ;
+--------------------------------------------------------------------------+----------------------------------------+
; inst1/dout[3]                                                            ; Stuck at GND due to stuck port data_in ;
; inst1/dout[4]                                                            ; Stuck at GND due to stuck port data_in ;
; inst1/dout[5]                                                            ; Stuck at GND due to stuck port data_in ;
; inst1/dout[6]                                                            ; Stuck at GND due to stuck port data_in ;
; inst1/dout[7]                                                            ; Stuck at GND due to stuck port data_in ;
; inst1/dout[14]                                                           ; Merged with inst1/dout[1]              ;
; inst1/dout[12]                                                           ; Merged with inst1/dout[1]              ;
; inst1/dout[13]                                                           ; Merged with inst1/dout[2]              ;
; inst1/dout[10]                                                           ; Merged with inst1/dout[8]              ;
; inst1/dout[9]                                                            ; Merged with inst1/dout[8]              ;
; inst/get_interrupt/clean_interrupt                                       ; Stuck at GND due to stuck port reg_out ;
; inst/get_interrupt/active_interrupt_pulse                                ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_7_data_register_bit/rambit_1_ram4_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_0_data_register_bit/rambit_1_ram4_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_6_data_register_bit/rambit_1_ram4_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_5_data_register_bit/rambit_1_ram4_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_4_data_register_bit/rambit_1_ram4_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_3_data_register_bit/rambit_1_ram4_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_2_data_register_bit/rambit_1_ram4_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_1_data_register_bit/rambit_1_ram4_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/interrupt_control/shaddow_carry                                     ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_7_data_register_bit/rambit_1_ram6_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_0_data_register_bit/rambit_1_ram6_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_6_data_register_bit/rambit_1_ram6_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_5_data_register_bit/rambit_1_ram6_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_4_data_register_bit/rambit_1_ram6_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_3_data_register_bit/rambit_1_ram6_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_2_data_register_bit/rambit_1_ram6_[0] ; Stuck at GND due to stuck port reg_out ;
; inst/data_registers/bus_width_loop_1_data_register_bit/rambit_1_ram6_[0] ; Stuck at GND due to stuck port reg_out ;
; Total Number of Removed Registers = 29                                   ;                                        ;
+--------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 154   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 82    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; leddriver:inst18|led[7]                ; 1       ;
; leddriver:inst18|led[6]                ; 1       ;
; leddriver:inst18|led[5]                ; 1       ;
; leddriver:inst18|led[4]                ; 1       ;
; leddriver:inst18|led[3]                ; 1       ;
; leddriver:inst18|led[2]                ; 1       ;
; leddriver:inst18|led[1]                ; 1       ;
; leddriver:inst18|led[0]                ; 1       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.0 Build 33 02/05/2007 SJ Full Version
    Info: Processing started: Mon Jun 02 10:24:59 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze
Info: Found 2 design units, including 1 entities, in source file ROM_test.vhd
    Info: Found design unit 1: ROM_test-v1
    Info: Found entity 1: ROM_test
Info: Found 32 design units, including 32 entities, in source file PicoBlaze.vqm
    Info: Found entity 1: IO_strobe_logic
    Info: Found entity 2: addsub8
    Info: Found entity 3: arithmetic_process
    Info: Found entity 4: shift_rotate
    Info: Found entity 5: logical_bus_processing
    Info: Found entity 6: T_state_and_Reset
    Info: Found entity 7: register_and_flag_enable
    Info: Found entity 8: carry_flag_logic
    Info: Found entity 9: zero_flag_logic
    Info: Found entity 10: program_counter
    Info: Found entity 11: ram_Nx1
    Info: Found entity 12: ram_Nx1_1
    Info: Found entity 13: ram_Nx1_2
    Info: Found entity 14: ram_Nx1_3
    Info: Found entity 15: ram_Nx1_4
    Info: Found entity 16: ram_Nx1_5
    Info: Found entity 17: ram_Nx1_6
    Info: Found entity 18: ram_Nx1_7
    Info: Found entity 19: register_bank
    Info: Found entity 20: ram_x1s
    Info: Found entity 21: ram_x1s_1
    Info: Found entity 22: ram_x1s_2
    Info: Found entity 23: ram_x1s_3
    Info: Found entity 24: ram_x1s_4
    Info: Found entity 25: ram_x1s_5
    Info: Found entity 26: ram_x1s_6
    Info: Found entity 27: ram_x1s_7
    Info: Found entity 28: stack_ram
    Info: Found entity 29: stack_counter
    Info: Found entity 30: interrupt_capture
    Info: Found entity 31: interrupt_logic
    Info: Found entity 32: picoblaze
Info: Found 1 design units, including 1 entities, in source file MAXII_PicoBlaze.bdf
    Info: Found entity 1: MAXII_PicoBlaze
Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info: Found design unit 1: clkdiv-fun
    Info: Found entity 1: clkdiv
Info: Found 2 design units, including 1 entities, in source file leddriver.vhd
    Info: Found design unit 1: leddriver-fun
    Info: Found entity 1: leddriver
Info: Elaborating entity "MAXII_PicoBlaze" for the top level hierarchy
Info: Elaborating entity "leddriver" for hierarchy "leddriver:inst18"
Info: Elaborating entity "clkdiv" for hierarchy "clkdiv:inst17"
Info: Elaborating entity "picoblaze" for hierarchy "picoblaze:inst"
Info: Elaborating entity "IO_strobe_logic" for hierarchy "picoblaze:inst|IO_strobe_logic:IO_strobes"
Info: Elaborating entity "arithmetic_process" for hierarchy "picoblaze:inst|arithmetic_process:arithmetic_group"
Info: Elaborating entity "addsub8" for hierarchy "picoblaze:inst|arithmetic_process:arithmetic_group|addsub8:add_sub_module"
Info: Elaborating entity "shift_rotate" for hierarchy "picoblaze:inst|shift_rotate:shift_group"
Info: Elaborating entity "logical_bus_processing" for hierarchy "picoblaze:inst|logical_bus_processing:logical_group"
Info: Elaborating entity "T_state_and_Reset" for hierarchy "picoblaze:inst|T_state_and_Reset:basic_control"
Info: Elaborating entity "register_and_flag_enable" for hierarchy "picoblaze:inst|register_and_flag_enable:reg_and_flag_enables"
Info: Elaborating entity "carry_flag_logic" for hierarchy "picoblaze:inst|carry_flag_logic:carry_logic"
Info: Elaborating entity "zero_flag_logic" for hierarchy "picoblaze:inst|zero_flag_logic:zero_logic"
Info: Elaborating entity "program_counter" for hierarchy "picoblaze:inst|program_counter:prog_count"
Info: Elaborating entity "register_bank" for hierarchy "picoblaze:inst|register_bank:data_registers"
Info: Elaborating entity "ram_Nx1" for hierarchy "picoblaze:inst|register_bank:data_registers|ram_Nx1:bus_width_loop_0_data_register_bit"
Info: Elaborating entity "ram_Nx1_1" for hierarchy "picoblaze:inst|register_bank:data_registers|ram_Nx1_1:bus_width_loop_3_data_register_bit"
Info: Elaborating entity "ram_Nx1_2" for hierarchy "picoblaze:inst|register_bank:data_registers|ram_Nx1_2:bus_width_loop_2_data_register_bit"
Info: Elaborating entity "ram_Nx1_3" for hierarchy "picoblaze:inst|register_bank:data_registers|ram_Nx1_3:bus_width_loop_1_data_register_bit"
Info: Elaborating entity "ram_Nx1_4" for hierarchy "picoblaze:inst|register_bank:data_registers|ram_Nx1_4:bus_width_loop_4_data_register_bit"
Info: Elaborating entity "ram_Nx1_5" for hierarchy "picoblaze:inst|register_bank:data_registers|ram_Nx1_5:bus_width_loop_7_data_register_bit"
Info: Elaborating entity "ram_Nx1_6" for hierarchy "picoblaze:inst|register_bank:data_registers|ram_Nx1_6:bus_width_loop_6_data_register_bit"
Info: Elaborating entity "ram_Nx1_7" for hierarchy "picoblaze:inst|register_bank:data_registers|ram_Nx1_7:bus_width_loop_5_data_register_bit"
Info: Elaborating entity "stack_ram" for hierarchy "picoblaze:inst|stack_ram:stack_memory"
Info: Elaborating entity "ram_x1s" for hierarchy "picoblaze:inst|stack_ram:stack_memory|ram_x1s:bus_width_loop_0_stack_ram_bit"
Info: Elaborating entity "ram_x1s_1" for hierarchy "picoblaze:inst|stack_ram:stack_memory|ram_x1s_1:bus_width_loop_3_stack_ram_bit"
Info: Elaborating entity "ram_x1s_2" for hierarchy "picoblaze:inst|stack_ram:stack_memory|ram_x1s_2:bus_width_loop_2_stack_ram_bit"
Info: Elaborating entity "ram_x1s_3" for hierarchy "picoblaze:inst|stack_ram:stack_memory|ram_x1s_3:bus_width_loop_1_stack_ram_bit"
Info: Elaborating entity "ram_x1s_4" for hierarchy "picoblaze:inst|stack_ram:stack_memory|ram_x1s_4:bus_width_loop_4_stack_ram_bit"
Info: Elaborating entity "ram_x1s_5" for hierarchy "picoblaze:inst|stack_ram:stack_memory|ram_x1s_5:bus_width_loop_7_stack_ram_bit"
Info: Elaborating entity "ram_x1s_6" for hierarchy "picoblaze:inst|stack_ram:stack_memory|ram_x1s_6:bus_width_loop_6_stack_ram_bit"
Info: Elaborating entity "ram_x1s_7" for hierarchy "picoblaze:inst|stack_ram:stack_memory|ram_x1s_7:bus_width_loop_5_stack_ram_bit"
Info: Elaborating entity "stack_counter" for hierarchy "picoblaze:inst|stack_counter:stack_control"
Info: Elaborating entity "interrupt_capture" for hierarchy "picoblaze:inst|interrupt_capture:get_interrupt"
Info: Elaborating entity "interrupt_logic" for hierarchy "picoblaze:inst|interrupt_logic:interrupt_control"
Info: Elaborating entity "ROM_test" for hierarchy "ROM_test:inst1"
Warning: Reduced register "ROM_test:inst1|dout[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "ROM_test:inst1|dout[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "ROM_test:inst1|dout[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "ROM_test:inst1|dout[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "ROM_test:inst1|dout[7]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "ROM_test:inst1|dout[14]" merged to single register "ROM_test:inst1|dout[1]"
    Info: Duplicate register "ROM_test:inst1|dout[12]" merged to single register "ROM_test:inst1|dout[1]"
    Info: Duplicate register "ROM_test:inst1|dout[13]" merged to single register "ROM_test:inst1|dout[2]"
    Info: Duplicate register "ROM_test:inst1|dout[10]" merged to single register "ROM_test:inst1|dout[8]"
    Info: Duplicate register "ROM_test:inst1|dout[9]" merged to single register "ROM_test:inst1|dout[8]"
Info: WYSIWYG I/O primitives converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|out_port[7]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|write_strobe" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|port_id[0]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|out_port[6]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|out_port[5]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|out_port[4]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|out_port[3]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|out_port[2]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|out_port[1]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|out_port[0]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_10_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|clk_in" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_12_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_7_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_14_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_9_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_11_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_15_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_13_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_6_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_0_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|address[7]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|address[6]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|address[5]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|address[4]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|address[3]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|address[2]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|in_port_in_7_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_8_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|address[1]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|address[0]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|interrupt_in" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|reset_in" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|in_port_in_0_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_5_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|in_port_in_6_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|in_port_in_5_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|in_port_in_4_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|in_port_in_3_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|in_port_in_2_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|in_port_in_1_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_3_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_1_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_2_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "picoblaze:inst|instruction_in_4_" converted to equivalent logic
Info: Registers with preset signals will power-up high
Info: Found the following redundant logic cells in design
    Info: Logic cell "picoblaze:inst|port_idz[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_5:bus_width_loop_7_data_register_bit|ramout_6_c_0[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1:bus_width_loop_0_data_register_bit|ramout_3_0"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_6:bus_width_loop_6_data_register_bit|ramout_6_i_m2_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_7:bus_width_loop_5_data_register_bit|ramout_6_i_m2_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_4:bus_width_loop_4_data_register_bit|ramout_6_c_0[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_1:bus_width_loop_3_data_register_bit|ramout_6_i_m2_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_2:bus_width_loop_2_data_register_bit|ramout_6_c_0[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_3:bus_width_loop_1_data_register_bit|ramout_6_i_m2_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1:bus_width_loop_0_data_register_bit|ramout_6_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1:bus_width_loop_0_data_register_bit|ramout_3_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1:bus_width_loop_0_data_register_bit|awe2_0_a2_1_x"
    Info: Logic cell "picoblaze:inst|port_idz[6]"
    Info: Logic cell "picoblaze:inst|port_idz[5]"
    Info: Logic cell "picoblaze:inst|port_idz[4]"
    Info: Logic cell "picoblaze:inst|port_idz[3]"
    Info: Logic cell "picoblaze:inst|port_idz[2]"
    Info: Logic cell "picoblaze:inst|port_idz[1]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_5:bus_width_loop_7_data_register_bit|ramout_3_0_0"
    Info: Logic cell "picoblaze:inst|shift_rotate:shift_group|shift_in_bit_i_m4_2_x"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_5:bus_width_loop_7_data_register_bit|ramout_3_c_0[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_6:bus_width_loop_6_data_register_bit|ramout_3_0"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_7:bus_width_loop_5_data_register_bit|ramout_3_0"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_4:bus_width_loop_4_data_register_bit|ramout_3_0_0"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_1:bus_width_loop_3_data_register_bit|ramout_3_0"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_2:bus_width_loop_2_data_register_bit|ramout_3_0"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_3:bus_width_loop_1_data_register_bit|ramout_3_0"
    Info: Logic cell "picoblaze:inst|shift_group_shift_in_bit_i_m4_1_x"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_6:bus_width_loop_6_data_register_bit|ramout_3_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_7:bus_width_loop_5_data_register_bit|ramout_3_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_4:bus_width_loop_4_data_register_bit|ramout_3_c_0[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_1:bus_width_loop_3_data_register_bit|ramout_3_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_2:bus_width_loop_2_data_register_bit|ramout_3_c[0]"
    Info: Logic cell "picoblaze:inst|register_bank:data_registers|ram_Nx1_3:bus_width_loop_1_data_register_bit|ramout_3_c[0]"
    Info: Logic cell "picoblaze:inst|stack_counter:stack_control|m3"
Info: Implemented 385 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 8 output pins
    Info: Implemented 375 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Allocated 141 megabytes of memory during processing
    Info: Processing ended: Mon Jun 02 10:25:02 2008
    Info: Elapsed time: 00:00:03


