Analysis & Synthesis report for aulaPsdAlarme
Tue Apr 21 21:59:11 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+-----------------------------+-----------------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Apr 21 21:59:11 2020                         ;
; Quartus II 64-Bit Version   ; 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name               ; aulaPsdAlarme                                             ;
; Top-level Entity Name       ; aulaPsdAlarme                                             ;
; Family                      ; Cyclone V                                                 ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                                 ;
; Total registers             ; N/A until Partition Merge                                 ;
; Total pins                  ; N/A until Partition Merge                                 ;
; Total virtual pins          ; N/A until Partition Merge                                 ;
; Total block memory bits     ; N/A until Partition Merge                                 ;
; Total PLLs                  ; N/A until Partition Merge                                 ;
; Total DLLs                  ; N/A until Partition Merge                                 ;
+-----------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; aulaPsdAlarme      ; aulaPsdAlarme      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Tue Apr 21 21:58:41 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aulaPsdAlarme -c aulaPsdAlarme
Warning (20028): Parallel compilation is not licensed and has been disabled
Error (10500): VHDL syntax error at aulaPsdAlarme.vhd(16) near text "process";  expecting "begin", or a declaration statement File: C:/altera/15.0/PSD/aulaPsdAlarme.vhd Line: 16
Error (10500): VHDL syntax error at aulaPsdAlarme.vhd(18) near text "and";  expecting "(", or "'", or "." File: C:/altera/15.0/PSD/aulaPsdAlarme.vhd Line: 18
Error (10500): VHDL syntax error at aulaPsdAlarme.vhd(20) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/aulaPsdAlarme.vhd Line: 20
Error (10500): VHDL syntax error at aulaPsdAlarme.vhd(22) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: C:/altera/15.0/PSD/aulaPsdAlarme.vhd Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file aulapsdalarme.vhd
Error (10500): VHDL syntax error at master_mind.vhd(12) near text "process";  expecting "begin", or a declaration statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 12
Error (10500): VHDL syntax error at master_mind.vhd(14) near text "then";  expecting "<=" File: C:/altera/15.0/PSD/master_mind.vhd Line: 14
Error (10500): VHDL syntax error at master_mind.vhd(17) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 17
Error (10500): VHDL syntax error at master_mind.vhd(20) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 20
Error (10500): VHDL syntax error at master_mind.vhd(20) near text "then";  expecting "<=" File: C:/altera/15.0/PSD/master_mind.vhd Line: 20
Error (10500): VHDL syntax error at master_mind.vhd(23) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 23
Error (10500): VHDL syntax error at master_mind.vhd(26) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 26
Error (10500): VHDL syntax error at master_mind.vhd(26) near text "then";  expecting "<=" File: C:/altera/15.0/PSD/master_mind.vhd Line: 26
Error (10500): VHDL syntax error at master_mind.vhd(29) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 29
Error (10500): VHDL syntax error at master_mind.vhd(32) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 32
Error (10500): VHDL syntax error at master_mind.vhd(32) near text "then";  expecting "<=" File: C:/altera/15.0/PSD/master_mind.vhd Line: 32
Error (10500): VHDL syntax error at master_mind.vhd(35) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 35
Error (10500): VHDL syntax error at master_mind.vhd(38) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 38
Error (10500): VHDL syntax error at master_mind.vhd(38) near text "then";  expecting "<=" File: C:/altera/15.0/PSD/master_mind.vhd Line: 38
Error (10500): VHDL syntax error at master_mind.vhd(41) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/master_mind.vhd Line: 41
Error (10500): VHDL syntax error at master_mind.vhd(44) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: C:/altera/15.0/PSD/master_mind.vhd Line: 44
Info (12021): Found 0 design units, including 0 entities, in source file master_mind.vhd
Error (10500): VHDL syntax error at Beep.vhd(10) near text "process";  expecting "begin", or a declaration statement File: C:/altera/15.0/PSD/Beep.vhd Line: 10
Error (10500): VHDL syntax error at Beep.vhd(12) near text "and";  expecting "<=" File: C:/altera/15.0/PSD/Beep.vhd Line: 12
Error (10500): VHDL syntax error at Beep.vhd(12) near text ";";  expecting "<=" File: C:/altera/15.0/PSD/Beep.vhd Line: 12
Error (10500): VHDL syntax error at Beep.vhd(14) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a concurrent statement File: C:/altera/15.0/PSD/Beep.vhd Line: 14
Error (10500): VHDL syntax error at Beep.vhd(16) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: C:/altera/15.0/PSD/Beep.vhd Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file beep.vhd
Error (10430): VHDL Primary Unit Declaration error at beep_clock.vhd(4): primary unit "Beep" already exists in library "work" File: C:/altera/15.0/PSD/beep_clock.vhd Line: 4
Error (10784): HDL error at Beep.vhd(4): see declaration for object "Beep" File: C:/altera/15.0/PSD/Beep.vhd Line: 4
Error (10500): VHDL syntax error at beep_clock.vhd(20) near text "end";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/altera/15.0/PSD/beep_clock.vhd Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file beep_clock.vhd
Error (10500): VHDL syntax error at jogogalo.vhd(5) near text "entity";  expecting "(", or "'", or "." File: C:/altera/15.0/PSD/jogogalo.vhd Line: 5
Error (10500): VHDL syntax error at jogogalo.vhd(39) near text ";";  expecting "end", or "(", or an identifier, or a sequential statement File: C:/altera/15.0/PSD/jogogalo.vhd Line: 39
Error (10500): VHDL syntax error at jogogalo.vhd(61) near text "end";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/altera/15.0/PSD/jogogalo.vhd Line: 61
Info (12021): Found 0 design units, including 0 entities, in source file jogogalo.vhd
Error (10500): VHDL syntax error at Tetris.vhd(5) near text "entity";  expecting "(", or "'", or "." File: C:/altera/15.0/PSD/Tetris.vhd Line: 5
Error (10500): VHDL syntax error at Tetris.vhd(20) near text "end";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/altera/15.0/PSD/Tetris.vhd Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file tetris.vhd
Warning (12019): Can't analyze file -- file muv.v is missing
Warning (12019): Can't analyze file -- file testbench_example.v is missing
Error (10500): VHDL syntax error at ADN.vhd(5) near text "is";  expecting an identifier File: C:/altera/15.0/PSD/ADN.vhd Line: 5
Error (10500): VHDL syntax error at ADN.vhd(17) near text "end";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/altera/15.0/PSD/ADN.vhd Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file adn.vhd
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 35 errors, 3 warnings
    Error: Peak virtual memory: 4889 megabytes
    Error: Processing ended: Tue Apr 21 21:59:11 2020
    Error: Elapsed time: 00:00:30
    Error: Total CPU time (on all processors): 00:01:01


