// Seed: 1807866564
module module_0 #(
    parameter id_7 = 32'd35
);
  final $display(id_1, -1'b0);
  wor  id_2, id_3 = id_1;
  wire id_4;
  wire id_5;
  assign module_1.id_1 = 0;
  genvar id_6;
  defparam id_7 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output logic id_2,
    output tri1 id_3,
    output supply1 id_4,
    input logic id_5,
    output logic id_6,
    output tri0 id_7,
    input tri id_8
);
  assign id_6 = -1;
  always @(1)
    if (id_0)
      if (id_0) foreach (id_10) id_6 = -1;
      else id_3 = id_8 == id_8;
  wire id_11;
  always_latch id_2 <= id_5;
  always_latch id_6 <= 1;
  module_0 modCall_1 ();
  always $display(id_11 == id_11, id_8);
endmodule
