#:C69    
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   D:\Shichen Lu\MB_top_syncedClocks
#Date/Time:
#:T   Thu Jun 01 16:24:52 2017
#------------------------------
	#Reading top_map.ncd...
	#Loading device for application Rf_Device from file '6slx25t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
	#   "top" is an NCD, version 3.2, device xc6slx25t, package fgg484, speed -3
	#Design creation date: 2017.06.01.20.23.44
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
select -k net 'highfreq_temp'
	#3
unselect -all
	#4
select -k net 'GLOBAL_LOGIC0'
	#5
unselect net 'GLOBAL_LOGIC0'
	#6
select -k net 'highfreq_temp'
	#7
unselect -all
	#8
select -k net 'highfreq_temp'
	#9
unselect -all
	#10
select -k net 'highfreq_temp'
	#11
unselect -all
	#12
select -k net 'highfreq_temp'
	#13
unselect -all
	#14
unselect -all
	#15
select -k net 'highfreq_temp'
	#16
unselect -all
	#17
unselect -all
	#18
select net 'highfreq_temp'
	#net "highfreq_temp"
	#19
unselect -all
	#20
select net 'LOCKED'
	#net "LOCKED"
	#21
unselect -all
	#22
select comp 'BUFPLL_inst'
	#comp "BUFPLL_inst",  site "BUFPLL_X0Y2",  type = BUFPLL  (RPM grid X3Y160)
	#23
unselect -all
	#24
select net 'USER_CLOCK_IBUFG'
	#net "USER_CLOCK_IBUFG"
	#25
unselect -all
	#26
select wire 'OUTPUT(-88902,955)'
	#node = OUTPUT(-88902,955)
	#27
unselect -all
	#28
select net 'LOCKED'
	#net "LOCKED"
	#29
unselect -all
	#30
select pin 'BUFPLL_X0Y2.PLLIN'
	#site.pin = BUFPLL_X0Y2.PLLIN, comp.pin = BUFPLL_inst.PLLIN, delay = ~1.555ns on net "highfreq_temp"
	#31
unselect pin 'BUFPLL_X0Y2.PLLIN'
	#32
select -k net 'highfreq_temp'
	#33
unselect net 'highfreq_temp'
	#34
select -k net 'W_PHASE_SEL_4_IBUF'
	#35
unselect net 'W_PHASE_SEL_4_IBUF'
	#36
select -k net 'W_SELECTED_FREQ'
	#37
unselect -all
	#38
select pin 'BUFPLL_X0Y2.IOCLK'
	#site.pin = BUFPLL_X0Y2.IOCLK, comp.pin = BUFPLL_inst.IOCLK, delay = driver on net "W_SELECTED_FREQ"
	#39
unselect -all
	#40
select pin 'BUFPLL_X0Y2.IOCLK'
	#site.pin = BUFPLL_X0Y2.IOCLK, comp.pin = BUFPLL_inst.IOCLK, delay = driver on net "W_SELECTED_FREQ"
	#41
post block
	#ERROR:FPGAEditor:79 - The "post block" command without any other arguments cannot
	#be performed unless the selection contains only a single site
	#or single component.  Change the selection and try again.
	#42
unselect pin 'BUFPLL_X0Y2.IOCLK'
	#43
select -k net 'W_SELECTED_FREQ'
	#44
unselect -all
	#45
select comp 'nonoverlap_clkgen/count<3>'
	#comp "nonoverlap_clkgen/count<3>",  site "SLICE_X28Y5",  type = SLICEX  (RPM grid X73Y20)
	#46
unselect comp 'nonoverlap_clkgen/count<3>'
	#47
select -k net 'W_SELECTED_FREQ'
	#48
unselect -all
	#49
select -k net 'W_PHASE_SEL_1_IBUF'
	#50
unselect -all
	#51
select -k net 'W_DUTY_SEL_2_IBUF'
	#52
unselect net 'W_DUTY_SEL_2_IBUF'
	#53
select -k net 'W_SELECTED_FREQ'
	#54
unselect -all
	#55
select -k net 'W_SELECTED_FREQ'
	#56
unselect -all
	#57
unselect -all
	#58
select net 'W_SELECTED_FREQ'
	#net "W_SELECTED_FREQ"
	#59
unselect -all
	#60
select comp 'nonoverlap_clkgen/count<3>'
	#comp "nonoverlap_clkgen/count<3>",  site "SLICE_X28Y5",  type = SLICEX  (RPM grid X73Y20)
	#61
unselect -all
	#62
select net 'W_DUTY_SEL_2_IBUF'
	#net "W_DUTY_SEL_2_IBUF"
	#63
unselect -all
	#64
select comp 'nonoverlap_clkgen/CLK_OUT_MOD'
	#comp "nonoverlap_clkgen/CLK_OUT_MOD",  site "SLICE_X29Y5",  type = SLICEX  (RPM grid X75Y20)
	#65
unselect -all
	#66
select comp 'N2'
	#comp "N2",  site "SLICE_X29Y4",  type = SLICEX  (RPM grid X75Y16)
	#67
unselect comp 'N2'
	#68
select -k net 'W_SELECTED_FREQ'
	#69
unselect -all
	#70
select comp 'nonoverlap_clkgen/CLK_OUT_MODL'
