[{"DBLP title": "The Long Arc Behind Bill Gates' Wealth.", "DBLP authors": ["Shane Greenstein"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.17", "OA papers": [{"PaperId": "https://openalex.org/W2082684520", "PaperTitle": "The Long Arc Behind Bill Gates' Wealth", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kellogg's (Canada)": 1.0}, "Authors": ["Shane Greenstein"]}]}, {"DBLP title": "Revisiting the Sequential Programming Model for the Multicore Era.", "DBLP authors": ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.13", "OA papers": [{"PaperId": "https://openalex.org/W2056702832", "PaperTitle": "Revisiting the Sequential Programming Model for the Multicore Era", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Princeton University": 5.0}, "Authors": ["Matthew J. Bridges", "Neeta Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"]}]}, {"DBLP title": "Hardware Atomicity: An Effective Abstraction for Reliable Software Speculation.", "DBLP authors": ["Naveen Neelakantam", "Ravi Rajwar", "Suresh Srinivas", "Uma Srinivasan", "Craig B. Zilles"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.7", "OA papers": [{"PaperId": "https://openalex.org/W2051875751", "PaperTitle": "Hardware Atomicity: An Effective Abstraction for Reliable Software Speculation", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Intel (United States)": 3.0}, "Authors": ["Naveen Neelakantam", "Craig Zilles", "Ravi Rajwar", "Sujay Srinivas", "U. Srinivasan"]}]}, {"DBLP title": "Performance Pathologies in Hardware Transactional Memory.", "DBLP authors": ["Jayaram Bobba", "Kevin E. Moore", "Haris Volos", "Luke Yen", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.11", "OA papers": [{"PaperId": "https://openalex.org/W2102805144", "PaperTitle": "Performance Pathologies in Hardware Transactional Memory", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Wisconsin System": 1.0, "Oracle (United States)": 0.5, "Microsystems (United Kingdom)": 0.5, "University of Wisconsin\u2013Madison": 5.0}, "Authors": ["Jayaram Bobba", "Kathleen N. Moore", "Haris Volos", "Linnette Yen", "Michael D. Hill", "Michael M. Swift", "Darien Wood"]}]}, {"DBLP title": "MetaTM/TxLinux: Transactional Memory for an Operating System.", "DBLP authors": ["Hany E. Ramadan", "Christopher J. Rossbach", "Donald E. Porter", "Owen S. Hofmann", "Bhandari Aditya", "Emmett Witchel"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.10", "OA papers": [{"PaperId": "https://openalex.org/W1967925841", "PaperTitle": "MetaTM/TxLinux: Transactional Memory for an Operating System", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"The University of Texas at Austin": 6.0}, "Authors": ["Hiba Ramadan", "Christopher J. Rossbach", "Donald E. Porter", "Owen S. Hofmann", "Aditya Bhandari", "Emmett Witchel"]}]}, {"DBLP title": "Argus: Low-Cost, Comprehensive Error Detection in Simple Cores.", "DBLP authors": ["Albert Meixner", "Michael E. Bauer", "Daniel J. Sorin"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.3", "OA papers": [{"PaperId": "https://openalex.org/W2275606101", "PaperTitle": "Argus: Low-Cost, Comprehensive Error Detection in Simple Cores", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Duke University": 3.0}, "Authors": ["Albert Meixner", "Michael Bauer", "Daniel J. Sorin"]}]}, {"DBLP title": "Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability.", "DBLP authors": ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David M. Brooks"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.12", "OA papers": [{"PaperId": "https://openalex.org/W1966565831", "PaperTitle": "Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Harvard University Press": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Architecting Efficient Interconnects for Large Caches with CACTI 6.0.", "DBLP authors": ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norman P. Jouppi"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.2", "OA papers": [{"PaperId": "https://openalex.org/W2072730350", "PaperTitle": "Architecting Efficient Interconnects for Large Caches with CACTI 6.0", "Year": 2008, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"University of Utah": 2.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norman P. Jouppi"]}]}, {"DBLP title": "Toward Ideal On-Chip Communication Using Express Virtual Channels.", "DBLP authors": ["Amit Kumar", "Li-Shiuan Peh", "Partha Kundu", "Niraj K. Jha"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.18", "OA papers": [{"PaperId": "https://openalex.org/W2056620549", "PaperTitle": "Toward Ideal On-Chip Communication Using Express Virtual Channels", "Year": 2008, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"Princeton University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Ashok Kumar", "Li-Shiuan Peh", "Patit Paban Kundu", "Niraj K. Jha"]}]}, {"DBLP title": "Set-Dueling-Controlled Adaptive Insertion for High-Performance Caching.", "DBLP authors": ["Moinuddin K. Qureshi", "Aamer Jaleel", "Yale N. Patt", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.14", "OA papers": [{"PaperId": "https://openalex.org/W2159222581", "PaperTitle": "Set-Dueling-Controlled Adaptive Insertion for High-Performance Caching", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"IBM Research - Austin": 1.0, "Intel (United States)": 3.0, "The University of Texas at Austin": 1.0}, "Authors": ["Muhammad M. Qureshi", "Aamer Jaleel", "Yale N. Patt", "Simon C. Steely", "Joel Emer"]}]}, {"DBLP title": "Virtual Hierarchies.", "DBLP authors": ["Michael R. Marty", "Mark D. Hill"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.19", "OA papers": [{"PaperId": "https://openalex.org/W2293299982", "PaperTitle": "Virtual Hierarchies", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Michael R. Marty", "Michael D. Hill"]}]}, {"DBLP title": "The Long Arc Behind Bill Gates' Wealth, Part 2.", "DBLP authors": ["Shane Greenstein"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.33", "OA papers": [{"PaperId": "https://openalex.org/W2049897518", "PaperTitle": "The Long Arc Behind Bill Gates' Wealth, Part 2", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kellogg's (Canada)": 1.0}, "Authors": ["Shane Greenstein"]}]}, {"DBLP title": "Northbridge Architecture of AMD's Griffin Microprocessor Family.", "DBLP authors": ["Jonathan Owen", "Maurice Steinman"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.29", "OA papers": [{"PaperId": "https://openalex.org/W2083474035", "PaperTitle": "Northbridge Architecture of AMD's Griffin Microprocessor Family", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"AMD": 2.0}, "Authors": ["J. Michael Owen", "M. Steinman"]}]}, {"DBLP title": "IBM z10: The Next-Generation Mainframe Microprocessor.", "DBLP authors": ["Charles F. Webb"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.26", "OA papers": [{"PaperId": "https://openalex.org/W2057975896", "PaperTitle": "IBM z10: The Next-Generation Mainframe Microprocessor", "Year": 2008, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"IBM (United States)": 1.0}, "Authors": ["C. F. Webb"]}]}, {"DBLP title": "Fault-Tolerant Design of the IBM Power6 Microprocessor.", "DBLP authors": ["Kevin Reick", "Pia N. Sanda", "Scott B. Swaney", "Jeffrey W. Kellington", "Michael J. Mack", "Michael S. Floyd", "Daniel Henderson"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.22", "OA papers": [{"PaperId": "https://openalex.org/W2045115736", "PaperTitle": "Fault-Tolerant Design of the IBM Power6 Microprocessor", "Year": 2008, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Syracuse University": 1.0, "IBM SYSTEMS AND TECHNOLOGY GROUP#TAB#": 6.0}, "Authors": ["Kevin F. Reick", "P. N. Sanda", "S Swaney", "Jeffrey William Kellington", "M. G. Mack", "Michael Stephen Floyd", "D. J. Henderson"]}]}, {"DBLP title": "NVIDIA Tesla: A Unified Graphics and Computing Architecture.", "DBLP authors": ["Erik Lindholm", "John Nickolls", "Stuart F. Oberman", "John Montrym"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.31", "OA papers": [{"PaperId": "https://openalex.org/W2155503253", "PaperTitle": "NVIDIA Tesla: A Unified Graphics and Computing Architecture", "Year": 2008, "CitationCount": 1143, "EstimatedCitation": 1143, "Affiliations": {"Nvidia (United States)": 4.0}, "Authors": ["Einar Lindholm", "John R. Nickolls", "Stuart F. Oberman", "John S. Montrym"]}]}, {"DBLP title": "A 4-Gbps Uncompressed Wireless HD A/V Transceiver Chipset.", "DBLP authors": ["Jeffrey M. Gilbert", "Chinh H. Doan", "Sohrab Emami", "C. Bernard Shung"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.20", "OA papers": [{"PaperId": "https://openalex.org/W2163701202", "PaperTitle": "A 4-Gbps Uncompressed Wireless HD A/V Transceiver Chipset", "Year": 2008, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"University of California, Berkeley": 2.0, "SiBEAM": 2.0}, "Authors": ["Joseph Henry Gilbert", "C.H. Doan", "Shahin Emami", "C.B. Shung"]}]}, {"DBLP title": "FTC Sues N-Data for Violating Standards Commitment to IEEE.", "DBLP authors": ["Richard H. Stern"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.24", "OA papers": [{"PaperId": "https://openalex.org/W2009432695", "PaperTitle": "FTC Sues N-Data for Violating Standards Commitment to IEEE", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Robert J. Stern"]}]}, {"DBLP title": "Multicore Resource Management.", "DBLP authors": ["Kyle J. Nesbit", "Miquel Moret\u00f3", "Francisco J. Cazorla", "Alex Ram\u00edrez", "Mateo Valero", "James E. Smith"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.43", "OA papers": [{"PaperId": "https://openalex.org/W2011079817", "PaperTitle": "Multicore Resource Management", "Year": 2008, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Universitat Polit\u00e8cnica de Catalunya": 2.0, "Barcelona Supercomputing Center": 2.0}, "Authors": ["Kyle J. Nesbit", "Miquel Moreto", "Francisco M. Cazorla", "Arthur P. Ramirez", "Mateo Valero", "J. G. Smith"]}]}, {"DBLP title": "The Impact of Dynamically Heterogeneous Multicore Processors on Thread Scheduling.", "DBLP authors": ["Fred A. Bower", "Daniel J. Sorin", "Landon P. Cox"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.46", "OA papers": [{"PaperId": "https://openalex.org/W1971053635", "PaperTitle": "The Impact of Dynamically Heterogeneous Multicore Processors on Thread Scheduling", "Year": 2008, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Duke University": 3.0}, "Authors": ["Fred A. Bower", "Daniel J. Sorin", "Landon P. Cox"]}]}, {"DBLP title": "Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems.", "DBLP authors": ["Jeffrey C. Mogul", "Jayaram Mudigonda", "Nathan L. Binkert", "Parthasarathy Ranganathan", "Vanish Talwar"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.47", "OA papers": [{"PaperId": "https://openalex.org/W2038322990", "PaperTitle": "Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems", "Year": 2008, "CitationCount": 86, "EstimatedCitation": 86, "Affiliations": {"Hewlett-Packard (United States)": 5.0}, "Authors": ["Jeffrey C. Mogul", "Jayaram Mudigonda", "Nathan Binkert", "Parthasarathy Ranganathan", "Vanish Talwar"]}]}, {"DBLP title": "System-Level Performance Metrics for Multiprogram Workloads.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.44", "OA papers": [{"PaperId": "https://openalex.org/W2129381159", "PaperTitle": "System-Level Performance Metrics for Multiprogram Workloads", "Year": 2008, "CitationCount": 390, "EstimatedCitation": 390, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Stijn Eyerman", "Lieven Eeckhout"]}]}, {"DBLP title": "Using OS Observations to Improve Performance in Multicore Systems.", "DBLP authors": ["Rob C. Knauerhase", "Paul Brett", "Barbara Hohlt", "Tong Li", "Scott Hahn"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.48", "OA papers": [{"PaperId": "https://openalex.org/W2059290792", "PaperTitle": "Using OS Observations to Improve Performance in Multicore Systems", "Year": 2008, "CitationCount": 212, "EstimatedCitation": 212, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Robert Knauerhase", "Peter Brett", "Barbara Hohlt", "Tong Li", "S. R. Hahn"]}]}, {"DBLP title": "Parallel Computing Experiences with CUDA.", "DBLP authors": ["Michael Garland", "Scott Le Grand", "John Nickolls", "Joshua Anderson", "Jim Hardwick", "Scott Morton", "Everett H. Phillips", "Yao Zhang", "Vasily Volkov"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.57", "OA papers": [{"PaperId": "https://openalex.org/W2016939324", "PaperTitle": "Parallel Computing Experiences with CUDA", "Year": 2008, "CitationCount": 427, "EstimatedCitation": 427, "Affiliations": {"Nvidia (United States)": 1.0, "Nvidia (United Kingdom)": 2.0, "Iowa State University": 0.5, "Ames Laboratory": 0.5, "TechniScan (United States)": 1.0, "Hess (United States)": 2.0, "Mechanical and aeronautical engineering and electrical and computer engineering": 1.0, "Gangwon Provincial University": 1.0}, "Authors": ["Marc Garland", "S. Le Grand", "John R. Nickolls", "J. Anderson", "Janis Hardwick", "Sarah Morton", "Elizabeth J. Phillips", "Yao Zhang", "V. Volkov"]}]}, {"DBLP title": "POD: A 3D-Integrated Broad-Purpose Acceleration Layer.", "DBLP authors": ["Dong Hyuk Woo", "Hsien-Hsin S. Lee", "Joshua B. Fryman", "Allan D. Knies", "Marsha Eng"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.58", "OA papers": [{"PaperId": "https://openalex.org/W2129270189", "PaperTitle": "POD: A 3D-Integrated Broad-Purpose Acceleration Layer", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 2.0, "Intel (United States)": 3.0}, "Authors": ["Dong Ho Woo", "H. Lee", "Joshua B. Fryman", "Allan D. Knies", "M.Eng"]}]}, {"DBLP title": "A Coarse-Grained Array Accelerator for Software-Defined Radio Baseband Processing.", "DBLP authors": ["Bruno Bougard", "Bjorn De Sutter", "Diederik Verkest", "Liesbet Van der Perre", "Rudy Lauwereins"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.49", "OA papers": [{"PaperId": "https://openalex.org/W2034919602", "PaperTitle": "A Coarse-Grained Array Accelerator for Software-Defined Radio Baseband Processing", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"IMEC": 1.0, "Ghent University Hospital": 1.0, "imec": 3.0}, "Authors": ["Bruno Bougard", "Bjorn De Sutter", "Diederik Verkest", "L. Van der Perre", "Rudy Lauwereins"]}]}, {"DBLP title": "On-Chip Memory System Optimization Design for the FT64 Scientific Stream Accelerator.", "DBLP authors": ["Mei Wen", "Nan Wu", "Chunyuan Zhang", "Qianming Yang", "Ju Ren", "Yi He", "Wei Wu", "Jun Chai", "Maolin Guan", "Changqing Xun"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.56", "OA papers": [{"PaperId": "https://openalex.org/W2089690415", "PaperTitle": "On-Chip Memory System Optimization Design for the FT64 Scientific Stream Accelerator", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National University of Defense Technology": 10.0}, "Authors": ["Mei Wen", "Nan Wu", "Chunyuan Zhang", "Qianming Yang", "Jun Ren", "Yi He", "Wei Wu", "Jun Chai", "Maolin Guan", "Changqing Xun"]}]}, {"DBLP title": "ImplantBench: Characterizing and Projecting Representative Benchmarks for Emerging Bioimplantable Computing.", "DBLP authors": ["Zhanpeng Jin", "Allen C. Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.55", "OA papers": [{"PaperId": "https://openalex.org/W2093114905", "PaperTitle": "ImplantBench: Characterizing and Projecting Representative Benchmarks for Emerging Bioimplantable Computing", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Zhanpeng Jin", "Andrew F. Cheng"]}]}, {"DBLP title": "What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part I.", "DBLP authors": ["Richard H. Stern"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.62", "OA papers": [{"PaperId": "https://openalex.org/W2017208815", "PaperTitle": "What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part I", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Richard M. Stern"]}]}, {"DBLP title": "Accelerating Video-Mining Applications Using Many Small, General-Purpose Cores.", "DBLP authors": ["Eric Q. Li", "Wenlong Li", "Xiaofeng Tong", "Jianguo Li", "Yurong Chen", "Tao Wang", "Patricia P. Wang", "Wei Hu", "Yangzhou Du", "Yimin Zhang", "Yen-Kuang Chen"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.64", "OA papers": [{"PaperId": "https://openalex.org/W2064069342", "PaperTitle": "Accelerating Video-Mining Applications Using Many Small, General-Purpose Cores", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Intel (United States)": 11.0}, "Authors": ["E. Herbert Li", "Wenlong Li", "Xiaofeng Tong", "Jianguo Li", "Yurong Chen", "Tao Wang", "Pu Wang", "Wei Hu", "Yangzhou Du", "Yimin D. Zhang", "Yen-Kuang Chen"]}]}, {"DBLP title": "Optisim: A System Simulation Methodology for Optically Interconnected HPC Systems.", "DBLP authors": ["Avinash Karanth Kodi", "Ahmed Louri"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.76", "OA papers": [{"PaperId": "https://openalex.org/W2059435122", "PaperTitle": "Optisim: A System Simulation Methodology for Optically Interconnected HPC Systems", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ohio University": 1.0, "University of Arizona": 1.0}, "Authors": ["Avinash Kodi", "Ahmed Louri"]}]}, {"DBLP title": "A High-Performance FPGA-Based Fuzzy Processor Architecture for Medical Diagnosis.", "DBLP authors": ["Shubhajit Roy Chowdhury", "Hiranmay Saha"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.63", "OA papers": [{"PaperId": "https://openalex.org/W2049101802", "PaperTitle": "A High-Performance FPGA-Based Fuzzy Processor Architecture for Medical Diagnosis", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Jadavpur University": 2.0}, "Authors": ["S. Roy Chowdhury", "Himel Kumar Saha"]}]}, {"DBLP title": "Multitasking Parallel Method for High-End Embedded Appliances.", "DBLP authors": ["Junji Sakai", "Hiroaki Inoue", "Sunao Torii", "Masato Edahiro"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.75", "OA papers": [{"PaperId": "https://openalex.org/W1971159744", "PaperTitle": "Multitasking Parallel Method for High-End Embedded Appliances", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NEC (Japan)": 4.0}, "Authors": ["Jun-Ichi Sakai", "I. Hiroaki", "S. Torii", "Masato Edahiro"]}]}, {"DBLP title": "What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part II: The \"Useful Arts\" Requirement.", "DBLP authors": ["Richard H. Stern"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.81", "OA papers": [{"PaperId": "https://openalex.org/W2057604787", "PaperTitle": "What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part II: The \"Useful Arts\" Requirement", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Robert J. Stern"]}]}, {"DBLP title": "Nanoscale Optical Computing Using Resonance Energy Transfer Logic.", "DBLP authors": ["Constantin Pistol", "Chris Dwyer", "Alvin R. Lebeck"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.91", "OA papers": [{"PaperId": "https://openalex.org/W2139524927", "PaperTitle": "Nanoscale Optical Computing Using Resonance Energy Transfer Logic", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Duke University": 3.0}, "Authors": ["Constantin Pistol", "Claire Dwyer", "Alvin R. Lebeck"]}]}, {"DBLP title": "Evolutionary Benchmark Subsetting.", "DBLP authors": ["Zhanpeng Jin", "Allen C. Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.87", "OA papers": [{"PaperId": "https://openalex.org/W1974764041", "PaperTitle": "Evolutionary Benchmark Subsetting", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Zhanpeng Jin", "Andrew F. Cheng"]}]}, {"DBLP title": "Refueling: Preventing Wire Degradation due to Electromigration.", "DBLP authors": ["Jaume Abella", "Xavier Vera", "Osman S. Unsal", "Oguz Ergin", "Antonio Gonz\u00e1lez", "James W. Tschanz"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.92", "OA papers": [{"PaperId": "https://openalex.org/W1974192606", "PaperTitle": "Refueling: Preventing Wire Degradation due to Electromigration", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Intel (United Kingdom)": 4.0, "Universitat Polit\u00e8cnica de Catalunya": 0.5, "Intel (United States)": 1.5}, "Authors": ["Jaume Abella", "Xavier Vera", "Osman Unsal", "Oguz Ergin", "Anthony H. Gonzalez", "J. Tschanz"]}]}, {"DBLP title": "Rethinking Refresh: Increasing Availability and Reducing Power in DRAM for Cache Applications.", "DBLP authors": ["Philip G. Emma", "William R. Reohr", "Mesut Meterelliyoz"], "year": 2008, "doi": "https://doi.org/10.1109/MM.2008.93", "OA papers": [{"PaperId": "https://openalex.org/W1988664198", "PaperTitle": "Rethinking Refresh: Increasing Availability and Reducing Power in DRAM for Cache Applications", "Year": 2008, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"IBM (United States)": 3.0}, "Authors": ["Philip G. Emma", "William Robert Reohr", "Mesut Meterelliyoz"]}]}]