

================================================================
== Vitis HLS Report for 'out_stream_merge'
================================================================
* Date:           Tue Nov 19 23:14:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_conv_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.50 ns|  4.980 ns|     2.03 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  60.000 ns|  60.000 ns|    6|    6|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 9, States = { 1 2 3 5 6 7 8 9 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 
4 --> 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_ch_idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %input_ch_idx"   --->   Operation 10 'read' 'input_ch_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %input_ch_idx_read, i3 0"   --->   Operation 11 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_shl2_cast3 = zext i7 %p_shl2"   --->   Operation 12 'zext' 'p_shl2_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %p_shl2"   --->   Operation 13 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %input_ch_idx_read, i1 0"   --->   Operation 14 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %p_shl3"   --->   Operation 15 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%kernel_idx = sub i8 %p_shl2_cast, i8 %p_shl3_cast"   --->   Operation 16 'sub' 'kernel_idx' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %input_ch_idx_read, i5 0" [src/yolo_conv.cpp:299]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i9 %shl_ln" [src/yolo_conv.cpp:299]   --->   Operation 18 'zext' 'zext_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%sub_ln299 = sub i10 %zext_ln299, i10 %p_shl2_cast3" [src/yolo_conv.cpp:299]   --->   Operation 19 'sub' 'sub_ln299' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %sub_ln299, i32 5, i32 9" [src/yolo_conv.cpp:299]   --->   Operation 20 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln299 = icmp_slt  i5 %tmp_236, i5 1" [src/yolo_conv.cpp:299]   --->   Operation 21 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299, void %for.inc, void %if.then" [src/yolo_conv.cpp:299]   --->   Operation 22 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln300 = icmp_eq  i4 %input_ch_idx_read, i4 0" [src/yolo_conv.cpp:300]   --->   Operation 23 'icmp' 'icmp_ln300' <Predicate = (icmp_ln299)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void %V.i1221.case.24, void %V.i1221.case.0" [src/yolo_conv.cpp:300]   --->   Operation 24 'br' 'br_ln300' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_24, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 25 'nbreadreq' 'tmp_s' <Predicate = (icmp_ln299 & !icmp_ln300)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%br_ln300 = br void %V.i1221.exit" [src/yolo_conv.cpp:300]   --->   Operation 26 'br' 'br_ln300' <Predicate = (icmp_ln299 & !icmp_ln300)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_0, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 27 'nbreadreq' 'tmp' <Predicate = (icmp_ln299 & icmp_ln300)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln300 = br void %V.i1221.exit" [src/yolo_conv.cpp:300]   --->   Operation 28 'br' 'br_ln300' <Predicate = (icmp_ln299 & icmp_ln300)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = phi i1 %tmp, void %V.i1221.case.0, i1 %tmp_s, void %V.i1221.case.24" [src/yolo_conv.cpp:300]   --->   Operation 29 'phi' 'empty' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %empty, void %if.end47, void %if.then4" [src/yolo_conv.cpp:300]   --->   Operation 30 'br' 'br_ln300' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_118 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_27, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 31 'nbreadreq' 'tmp_118' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_117 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_3, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 32 'nbreadreq' 'tmp_117' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln299 = or i10 %sub_ln299, i10 4" [src/yolo_conv.cpp:299]   --->   Operation 33 'or' 'or_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln299 = sext i10 %or_ln299" [src/yolo_conv.cpp:299]   --->   Operation 34 'sext' 'sext_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %or_ln299, i32 5, i32 9" [src/yolo_conv.cpp:299]   --->   Operation 35 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln299_1 = icmp_slt  i5 %tmp_237, i5 1" [src/yolo_conv.cpp:299]   --->   Operation 36 'icmp' 'icmp_ln299_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_1, void %for.inc.1, void %if.then.1" [src/yolo_conv.cpp:299]   --->   Operation 37 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln300_1 = icmp_eq  i4 %input_ch_idx_read, i4 0" [src/yolo_conv.cpp:300]   --->   Operation 38 'icmp' 'icmp_ln300_1' <Predicate = (icmp_ln299_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300_1, void %V.i12.117.case.28, void %V.i12.117.case.4" [src/yolo_conv.cpp:300]   --->   Operation 39 'br' 'br_ln300' <Predicate = (icmp_ln299_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_120 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_28, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 40 'nbreadreq' 'tmp_120' <Predicate = (icmp_ln299_1 & !icmp_ln300_1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln300 = br void %V.i12.117.exit" [src/yolo_conv.cpp:300]   --->   Operation 41 'br' 'br_ln300' <Predicate = (icmp_ln299_1 & !icmp_ln300_1)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_119 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_4, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 42 'nbreadreq' 'tmp_119' <Predicate = (icmp_ln299_1 & icmp_ln300_1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln300 = br void %V.i12.117.exit" [src/yolo_conv.cpp:300]   --->   Operation 43 'br' 'br_ln300' <Predicate = (icmp_ln299_1 & icmp_ln300_1)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln299 = add i11 %sext_ln299, i11 4" [src/yolo_conv.cpp:299]   --->   Operation 44 'add' 'add_ln299' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299, i32 5, i32 10" [src/yolo_conv.cpp:299]   --->   Operation 45 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln299_2 = icmp_slt  i6 %tmp_238, i6 1" [src/yolo_conv.cpp:299]   --->   Operation 46 'icmp' 'icmp_ln299_2' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_2, void %for.inc.2, void %if.then.2" [src/yolo_conv.cpp:299]   --->   Operation 47 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_123 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_8, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 48 'nbreadreq' 'tmp_123' <Predicate = (icmp_ln299_2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %tmp_123, void %if.end47.2, void %if.then4.2" [src/yolo_conv.cpp:300]   --->   Operation 49 'br' 'br_ln300' <Predicate = (icmp_ln299_2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_124 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_11, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 50 'nbreadreq' 'tmp_124' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln299_1 = add i11 %sext_ln299, i11 8" [src/yolo_conv.cpp:299]   --->   Operation 51 'add' 'add_ln299_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299_1, i32 5, i32 10" [src/yolo_conv.cpp:299]   --->   Operation 52 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.42ns)   --->   "%icmp_ln299_3 = icmp_slt  i6 %tmp_239, i6 1" [src/yolo_conv.cpp:299]   --->   Operation 53 'icmp' 'icmp_ln299_3' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_3, void %for.inc.3, void %if.then.3" [src/yolo_conv.cpp:299]   --->   Operation 54 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_125 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_1213, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 55 'nbreadreq' 'tmp_125' <Predicate = (icmp_ln299_3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %tmp_125, void %if.end47.3, void %if.then4.3" [src/yolo_conv.cpp:300]   --->   Operation 56 'br' 'br_ln300' <Predicate = (icmp_ln299_3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_126 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_15, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 57 'nbreadreq' 'tmp_126' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln299_2 = add i11 %sext_ln299, i11 12" [src/yolo_conv.cpp:299]   --->   Operation 58 'add' 'add_ln299_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299_2, i32 5, i32 10" [src/yolo_conv.cpp:299]   --->   Operation 59 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.42ns)   --->   "%icmp_ln299_4 = icmp_slt  i6 %tmp_240, i6 1" [src/yolo_conv.cpp:299]   --->   Operation 60 'icmp' 'icmp_ln299_4' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_4, void %for.inc.4, void %if.then.4" [src/yolo_conv.cpp:299]   --->   Operation 61 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln299_3 = add i11 %sext_ln299, i11 16" [src/yolo_conv.cpp:299]   --->   Operation 62 'add' 'add_ln299_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299_3, i32 5, i32 10" [src/yolo_conv.cpp:299]   --->   Operation 63 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.42ns)   --->   "%icmp_ln299_5 = icmp_slt  i6 %tmp_241, i6 1" [src/yolo_conv.cpp:299]   --->   Operation 64 'icmp' 'icmp_ln299_5' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_5, void %for.end, void %if.then.5" [src/yolo_conv.cpp:299]   --->   Operation 65 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln300, void %V.i71624.case.27, void %V.i71624.case.3" [src/yolo_conv.cpp:304]   --->   Operation 66 'br' 'br_ln304' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_24" [src/yolo_conv.cpp:304]   --->   Operation 67 'read' 'curr_output_data_sub_data_0_V' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_25" [src/yolo_conv.cpp:305]   --->   Operation 68 'read' 'curr_output_data_sub_data_1_V' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 69 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_26" [src/yolo_conv.cpp:306]   --->   Operation 69 'read' 'curr_output_data_sub_data_2_V' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln309 = br void %V.i71624.exit" [src/yolo_conv.cpp:309]   --->   Operation 70 'br' 'br_ln309' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (2.73ns)   --->   "%out_stream_group_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_0" [src/yolo_conv.cpp:304]   --->   Operation 71 'read' 'out_stream_group_0_read' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 72 [1/1] (2.73ns)   --->   "%out_stream_group_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_1" [src/yolo_conv.cpp:305]   --->   Operation 72 'read' 'out_stream_group_1_read' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 73 [1/1] (2.73ns)   --->   "%out_stream_group_2_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_2" [src/yolo_conv.cpp:306]   --->   Operation 73 'read' 'out_stream_group_2_read' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln309 = br void %V.i71624.exit" [src/yolo_conv.cpp:309]   --->   Operation 74 'br' 'br_ln309' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty_79 = phi i1 %tmp_117, void %V.i71624.case.3, i1 %tmp_118, void %V.i71624.case.27" [src/yolo_conv.cpp:309]   --->   Operation 75 'phi' 'empty_79' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln300, void %V.i71624.case.2742, void %V.i71624.case.341" [src/yolo_conv.cpp:311]   --->   Operation 76 'br' 'br_ln311' <Predicate = (icmp_ln299 & empty & empty_79)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty_80 = phi i1 %tmp_119, void %V.i12.117.case.4, i1 %tmp_120, void %V.i12.117.case.28" [src/yolo_conv.cpp:300]   --->   Operation 77 'phi' 'empty_80' <Predicate = (icmp_ln299_1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %empty_80, void %if.end47.1, void %if.then4.1" [src/yolo_conv.cpp:300]   --->   Operation 78 'br' 'br_ln300' <Predicate = (icmp_ln299_1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_122 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_31, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 79 'nbreadreq' 'tmp_122' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_121 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_7, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 80 'nbreadreq' 'tmp_121' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln309 = br i1 %tmp_124, void %if.end.2, void %if.then25.2" [src/yolo_conv.cpp:309]   --->   Operation 81 'br' 'br_ln309' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 1.58>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%br_ln309 = br i1 %tmp_126, void %if.end.3, void %if.then25.3" [src/yolo_conv.cpp:309]   --->   Operation 82 'br' 'br_ln309' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 1.58>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_127 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_16, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 83 'nbreadreq' 'tmp_127' <Predicate = (icmp_ln299_4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %tmp_127, void %if.end47.4, void %if.then4.4" [src/yolo_conv.cpp:300]   --->   Operation 84 'br' 'br_ln300' <Predicate = (icmp_ln299_4)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_128 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_19, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 85 'nbreadreq' 'tmp_128' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln309 = br i1 %tmp_128, void %if.end.4, void %if.then25.4" [src/yolo_conv.cpp:309]   --->   Operation 86 'br' 'br_ln309' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%fold_output_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %fold_output_ch"   --->   Operation 87 'read' 'fold_output_ch_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last"   --->   Operation 88 'read' 'last_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%curr_input_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %curr_input_6"   --->   Operation 89 'read' 'curr_input_6_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%curr_input_5_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %curr_input_5"   --->   Operation 90 'read' 'curr_input_5_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%curr_input_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %curr_input_3"   --->   Operation 91 'read' 'curr_input_3_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%curr_input_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %curr_input_2"   --->   Operation 92 'read' 'curr_input_2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%curr_input_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %curr_input_1"   --->   Operation 93 'read' 'curr_input_1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%fold_output_ch_cast = zext i4 %fold_output_ch_read"   --->   Operation 94 'zext' 'fold_output_ch_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_1"   --->   Operation 95 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_31, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_30, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_29, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_28, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_27, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_26, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_25, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_24, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_2325, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_22, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_21, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_20, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_19, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_18, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_17, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_16, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_15, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_14, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_13, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_1213, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_11, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_10, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_9, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_8, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_7, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_6, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_5, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_4, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_3, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_2, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_1, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_0, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_17, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.73ns)   --->   "%sub = add i5 %fold_output_ch_cast, i5 31"   --->   Operation 129 'add' 'sub' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln298 = sext i5 %sub" [src/yolo_conv.cpp:298]   --->   Operation 130 'sext' 'sext_ln298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V = phi i16 %out_stream_group_2_read, void %V.i71624.case.3, i16 %curr_output_data_sub_data_2_V, void %V.i71624.case.27"   --->   Operation 131 'phi' 'tmp_data_sub_data_2_V' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V = phi i16 %out_stream_group_0_read, void %V.i71624.case.3, i16 %curr_output_data_sub_data_0_V, void %V.i71624.case.27"   --->   Operation 132 'phi' 'tmp_data_sub_data_0_V' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V = phi i16 %out_stream_group_1_read, void %V.i71624.case.3, i16 %curr_output_data_sub_data_1_V, void %V.i71624.case.27"   --->   Operation 133 'phi' 'tmp_data_sub_data_1_V' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.70ns)   --->   "%br_ln309 = br i1 %empty_79, void %if.end, void %if.then25" [src/yolo_conv.cpp:309]   --->   Operation 134 'br' 'br_ln309' <Predicate = (icmp_ln299 & empty)> <Delay = 1.70>
ST_3 : Operation 135 [1/1] (2.73ns)   --->   "%out_stream_group_27_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_27" [src/yolo_conv.cpp:311]   --->   Operation 135 'read' 'out_stream_group_27_read' <Predicate = (icmp_ln299 & !icmp_ln300 & empty & empty_79)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 136 [1/1] (1.70ns)   --->   "%br_ln311 = br void %if.end" [src/yolo_conv.cpp:311]   --->   Operation 136 'br' 'br_ln311' <Predicate = (icmp_ln299 & !icmp_ln300 & empty & empty_79)> <Delay = 1.70>
ST_3 : Operation 137 [1/1] (2.73ns)   --->   "%out_stream_group_3_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_3" [src/yolo_conv.cpp:311]   --->   Operation 137 'read' 'out_stream_group_3_read' <Predicate = (icmp_ln299 & icmp_ln300 & empty & empty_79)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 138 [1/1] (1.70ns)   --->   "%br_ln311 = br void %if.end" [src/yolo_conv.cpp:311]   --->   Operation 138 'br' 'br_ln311' <Predicate = (icmp_ln299 & icmp_ln300 & empty & empty_79)> <Delay = 1.70>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_8 = phi i16 %out_stream_group_3_read, void %V.i71624.case.341, i16 %out_stream_group_27_read, void %V.i71624.case.2742, i16 0, void %V.i71624.exit" [src/yolo_conv.cpp:311]   --->   Operation 139 'phi' 'curr_output_data_sub_data_3_V_8' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.55ns)   --->   "%icmp_ln322 = icmp_eq  i8 %kernel_idx, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 140 'icmp' 'icmp_ln322' <Predicate = (icmp_ln299 & empty)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.97ns)   --->   "%curr_output_last_V = and i1 %icmp_ln322, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 141 'and' 'curr_output_last_V' <Predicate = (icmp_ln299 & empty)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_8, i16 %tmp_data_sub_data_2_V, i16 %tmp_data_sub_data_1_V, i16 %tmp_data_sub_data_0_V"   --->   Operation 142 'bitconcatenate' 'p_s' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_s, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 143 'write' 'write_ln258' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47" [src/yolo_conv.cpp:331]   --->   Operation 144 'br' 'br_ln331' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_idx_1 = or i8 %kernel_idx, i8 1" [src/yolo_conv.cpp:298]   --->   Operation 145 'or' 'kernel_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln300_1, void %V.i716.120.case.31, void %V.i716.120.case.7" [src/yolo_conv.cpp:304]   --->   Operation 146 'br' 'br_ln304' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_28" [src/yolo_conv.cpp:304]   --->   Operation 147 'read' 'curr_output_data_sub_data_0_V_2' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 148 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_29" [src/yolo_conv.cpp:305]   --->   Operation 148 'read' 'curr_output_data_sub_data_1_V_2' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 149 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_30" [src/yolo_conv.cpp:306]   --->   Operation 149 'read' 'curr_output_data_sub_data_2_V_2' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln309 = br void %V.i716.120.exit" [src/yolo_conv.cpp:309]   --->   Operation 150 'br' 'br_ln309' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 1.58>
ST_3 : Operation 151 [1/1] (2.73ns)   --->   "%out_stream_group_4_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_4" [src/yolo_conv.cpp:304]   --->   Operation 151 'read' 'out_stream_group_4_read' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 152 [1/1] (2.73ns)   --->   "%out_stream_group_5_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_5" [src/yolo_conv.cpp:305]   --->   Operation 152 'read' 'out_stream_group_5_read' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 153 [1/1] (2.73ns)   --->   "%out_stream_group_6_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_6" [src/yolo_conv.cpp:306]   --->   Operation 153 'read' 'out_stream_group_6_read' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln309 = br void %V.i716.120.exit" [src/yolo_conv.cpp:309]   --->   Operation 154 'br' 'br_ln309' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 1.58>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%empty_81 = phi i1 %tmp_121, void %V.i716.120.case.7, i1 %tmp_122, void %V.i716.120.case.31" [src/yolo_conv.cpp:309]   --->   Operation 155 'phi' 'empty_81' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln300_1, void %V.i716.120.case.3137, void %V.i716.120.case.736" [src/yolo_conv.cpp:311]   --->   Operation 156 'br' 'br_ln311' <Predicate = (icmp_ln299_1 & empty_80 & empty_81)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.55ns)   --->   "%icmp_ln322_1 = icmp_eq  i8 %kernel_idx_1, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 157 'icmp' 'icmp_ln322_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.97ns)   --->   "%curr_output_last_V_1 = and i1 %icmp_ln322_1, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 158 'and' 'curr_output_last_V_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (1.91ns)   --->   "%kernel_idx_2 = add i8 %kernel_idx, i8 2" [src/yolo_conv.cpp:298]   --->   Operation 159 'add' 'kernel_idx_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (1.55ns)   --->   "%icmp_ln322_2 = icmp_eq  i8 %kernel_idx_2, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 160 'icmp' 'icmp_ln322_2' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.97ns)   --->   "%curr_output_last_V_2 = and i1 %icmp_ln322_2, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 161 'and' 'curr_output_last_V_2' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (1.91ns)   --->   "%kernel_idx_3 = add i8 %kernel_idx, i8 3" [src/yolo_conv.cpp:298]   --->   Operation 162 'add' 'kernel_idx_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (1.55ns)   --->   "%icmp_ln322_3 = icmp_eq  i8 %kernel_idx_3, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 163 'icmp' 'icmp_ln322_3' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.97ns)   --->   "%curr_output_last_V_3 = and i1 %icmp_ln322_3, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 164 'and' 'curr_output_last_V_3' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.91ns)   --->   "%kernel_idx_4 = add i8 %kernel_idx, i8 4" [src/yolo_conv.cpp:298]   --->   Operation 165 'add' 'kernel_idx_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.55ns)   --->   "%icmp_ln322_4 = icmp_eq  i8 %kernel_idx_4, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 166 'icmp' 'icmp_ln322_4' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.97ns)   --->   "%curr_output_last_V_4 = and i1 %icmp_ln322_4, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 167 'and' 'curr_output_last_V_4' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (1.91ns)   --->   "%kernel_idx_5 = add i8 %kernel_idx, i8 5" [src/yolo_conv.cpp:298]   --->   Operation 168 'add' 'kernel_idx_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_129 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_20, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 169 'nbreadreq' 'tmp_129' <Predicate = (icmp_ln299_5)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %tmp_129, void %if.end47.5, void %if.then4.5" [src/yolo_conv.cpp:300]   --->   Operation 170 'br' 'br_ln300' <Predicate = (icmp_ln299_5)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_130 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_2325, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 171 'nbreadreq' 'tmp_130' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln309 = br i1 %tmp_130, void %if.end.5, void %if.then25.5" [src/yolo_conv.cpp:309]   --->   Operation 172 'br' 'br_ln309' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 1.58>
ST_3 : Operation 173 [1/1] (1.55ns)   --->   "%icmp_ln322_5 = icmp_eq  i8 %kernel_idx_5, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 173 'icmp' 'icmp_ln322_5' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.97ns)   --->   "%curr_output_last_V_5 = and i1 %icmp_ln322_5, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 174 'and' 'curr_output_last_V_5' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 8> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc" [src/yolo_conv.cpp:300]   --->   Operation 175 'br' 'br_ln300' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc.1" [src/yolo_conv.cpp:300]   --->   Operation 176 'br' 'br_ln300' <Predicate = (icmp_ln299_1)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc.2" [src/yolo_conv.cpp:300]   --->   Operation 177 'br' 'br_ln300' <Predicate = (icmp_ln299_2)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc.3" [src/yolo_conv.cpp:300]   --->   Operation 178 'br' 'br_ln300' <Predicate = (icmp_ln299_3)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc.4" [src/yolo_conv.cpp:300]   --->   Operation 179 'br' 'br_ln300' <Predicate = (icmp_ln299_4)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.end" [src/yolo_conv.cpp:300]   --->   Operation 180 'br' 'br_ln300' <Predicate = (icmp_ln299_5)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln334 = ret" [src/yolo_conv.cpp:334]   --->   Operation 181 'ret' 'ret_ln334' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.44>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V_1 = phi i16 %out_stream_group_6_read, void %V.i716.120.case.7, i16 %curr_output_data_sub_data_2_V_2, void %V.i716.120.case.31"   --->   Operation 182 'phi' 'tmp_data_sub_data_2_V_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V_1 = phi i16 %out_stream_group_4_read, void %V.i716.120.case.7, i16 %curr_output_data_sub_data_0_V_2, void %V.i716.120.case.31"   --->   Operation 183 'phi' 'tmp_data_sub_data_0_V_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V_1 = phi i16 %out_stream_group_5_read, void %V.i716.120.case.7, i16 %curr_output_data_sub_data_1_V_2, void %V.i716.120.case.31"   --->   Operation 184 'phi' 'tmp_data_sub_data_1_V_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (1.70ns)   --->   "%br_ln309 = br i1 %empty_81, void %if.end.1, void %if.then25.1" [src/yolo_conv.cpp:309]   --->   Operation 185 'br' 'br_ln309' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 1.70>
ST_5 : Operation 186 [1/1] (2.73ns)   --->   "%out_stream_group_31_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_31" [src/yolo_conv.cpp:311]   --->   Operation 186 'read' 'out_stream_group_31_read' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80 & empty_81)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 187 [1/1] (1.70ns)   --->   "%br_ln311 = br void %if.end.1" [src/yolo_conv.cpp:311]   --->   Operation 187 'br' 'br_ln311' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80 & empty_81)> <Delay = 1.70>
ST_5 : Operation 188 [1/1] (2.73ns)   --->   "%out_stream_group_7_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_7" [src/yolo_conv.cpp:311]   --->   Operation 188 'read' 'out_stream_group_7_read' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80 & empty_81)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 189 [1/1] (1.70ns)   --->   "%br_ln311 = br void %if.end.1" [src/yolo_conv.cpp:311]   --->   Operation 189 'br' 'br_ln311' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80 & empty_81)> <Delay = 1.70>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_9 = phi i16 %out_stream_group_7_read, void %V.i716.120.case.736, i16 %out_stream_group_31_read, void %V.i716.120.case.3137, i16 0, void %V.i716.120.exit" [src/yolo_conv.cpp:311]   --->   Operation 190 'phi' 'curr_output_data_sub_data_3_V_9' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%p_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_9, i16 %tmp_data_sub_data_2_V_1, i16 %tmp_data_sub_data_1_V_1, i16 %tmp_data_sub_data_0_V_1"   --->   Operation 191 'bitconcatenate' 'p_8' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_8, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_1, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 192 'write' 'write_ln258' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.1" [src/yolo_conv.cpp:331]   --->   Operation 193 'br' 'br_ln331' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_3_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_11" [src/yolo_conv.cpp:311]   --->   Operation 194 'read' 'curr_output_data_sub_data_3_V' <Predicate = (icmp_ln299_2 & tmp_123 & tmp_124)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 195 [1/1] (1.58ns)   --->   "%br_ln312 = br void %if.end.2" [src/yolo_conv.cpp:312]   --->   Operation 195 'br' 'br_ln312' <Predicate = (icmp_ln299_2 & tmp_123 & tmp_124)> <Delay = 1.58>

State 6 <SV = 4> <Delay = 2.73>
ST_6 : Operation 196 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_8" [src/yolo_conv.cpp:304]   --->   Operation 196 'read' 'curr_output_data_sub_data_0_V_7' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 197 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_9" [src/yolo_conv.cpp:305]   --->   Operation 197 'read' 'curr_output_data_sub_data_1_V_7' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 198 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_10" [src/yolo_conv.cpp:306]   --->   Operation 198 'read' 'curr_output_data_sub_data_2_V_7' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_10 = phi i16 %curr_output_data_sub_data_3_V, void %if.then25.2, i16 0, void %if.then4.2"   --->   Operation 199 'phi' 'curr_output_data_sub_data_3_V_10' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%p_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_10, i16 %curr_output_data_sub_data_2_V_7, i16 %curr_output_data_sub_data_1_V_7, i16 %curr_output_data_sub_data_0_V_7"   --->   Operation 200 'bitconcatenate' 'p_9' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_9, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_2, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 201 'write' 'write_ln258' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.2" [src/yolo_conv.cpp:331]   --->   Operation 202 'br' 'br_ln331' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_3_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_15" [src/yolo_conv.cpp:311]   --->   Operation 203 'read' 'curr_output_data_sub_data_3_V_2' <Predicate = (icmp_ln299_3 & tmp_125 & tmp_126)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln312 = br void %if.end.3" [src/yolo_conv.cpp:312]   --->   Operation 204 'br' 'br_ln312' <Predicate = (icmp_ln299_3 & tmp_125 & tmp_126)> <Delay = 1.58>

State 7 <SV = 5> <Delay = 2.73>
ST_7 : Operation 205 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_1213" [src/yolo_conv.cpp:304]   --->   Operation 205 'read' 'curr_output_data_sub_data_0_V_8' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 206 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_13" [src/yolo_conv.cpp:305]   --->   Operation 206 'read' 'curr_output_data_sub_data_1_V_8' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 207 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_14" [src/yolo_conv.cpp:306]   --->   Operation 207 'read' 'curr_output_data_sub_data_2_V_8' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_11 = phi i16 %curr_output_data_sub_data_3_V_2, void %if.then25.3, i16 0, void %if.then4.3"   --->   Operation 208 'phi' 'curr_output_data_sub_data_3_V_11' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%p_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_11, i16 %curr_output_data_sub_data_2_V_8, i16 %curr_output_data_sub_data_1_V_8, i16 %curr_output_data_sub_data_0_V_8"   --->   Operation 209 'bitconcatenate' 'p_10' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_10, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_3, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 210 'write' 'write_ln258' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.3" [src/yolo_conv.cpp:331]   --->   Operation 211 'br' 'br_ln331' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_3_V_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_19" [src/yolo_conv.cpp:311]   --->   Operation 212 'read' 'curr_output_data_sub_data_3_V_4' <Predicate = (icmp_ln299_4 & tmp_127 & tmp_128)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 213 [1/1] (1.58ns)   --->   "%br_ln312 = br void %if.end.4" [src/yolo_conv.cpp:312]   --->   Operation 213 'br' 'br_ln312' <Predicate = (icmp_ln299_4 & tmp_127 & tmp_128)> <Delay = 1.58>

State 8 <SV = 6> <Delay = 2.73>
ST_8 : Operation 214 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_16" [src/yolo_conv.cpp:304]   --->   Operation 214 'read' 'curr_output_data_sub_data_0_V_9' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 215 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_17" [src/yolo_conv.cpp:305]   --->   Operation 215 'read' 'curr_output_data_sub_data_1_V_9' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 216 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_18" [src/yolo_conv.cpp:306]   --->   Operation 216 'read' 'curr_output_data_sub_data_2_V_9' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_12 = phi i16 %curr_output_data_sub_data_3_V_4, void %if.then25.4, i16 0, void %if.then4.4"   --->   Operation 217 'phi' 'curr_output_data_sub_data_3_V_12' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_12, i16 %curr_output_data_sub_data_2_V_9, i16 %curr_output_data_sub_data_1_V_9, i16 %curr_output_data_sub_data_0_V_9"   --->   Operation 218 'bitconcatenate' 'p_11' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_11, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_4, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 219 'write' 'write_ln258' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.4" [src/yolo_conv.cpp:331]   --->   Operation 220 'br' 'br_ln331' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_3_V_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_2325" [src/yolo_conv.cpp:311]   --->   Operation 221 'read' 'curr_output_data_sub_data_3_V_6' <Predicate = (icmp_ln299_5 & tmp_129 & tmp_130)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln312 = br void %if.end.5" [src/yolo_conv.cpp:312]   --->   Operation 222 'br' 'br_ln312' <Predicate = (icmp_ln299_5 & tmp_129 & tmp_130)> <Delay = 1.58>

State 9 <SV = 7> <Delay = 2.73>
ST_9 : Operation 223 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_20" [src/yolo_conv.cpp:304]   --->   Operation 223 'read' 'curr_output_data_sub_data_0_V_10' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 224 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_21" [src/yolo_conv.cpp:305]   --->   Operation 224 'read' 'curr_output_data_sub_data_1_V_10' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 225 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_22" [src/yolo_conv.cpp:306]   --->   Operation 225 'read' 'curr_output_data_sub_data_2_V_10' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_13 = phi i16 %curr_output_data_sub_data_3_V_6, void %if.then25.5, i16 0, void %if.then4.5"   --->   Operation 226 'phi' 'curr_output_data_sub_data_3_V_13' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%p_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_13, i16 %curr_output_data_sub_data_2_V_10, i16 %curr_output_data_sub_data_1_V_10, i16 %curr_output_data_sub_data_0_V_10"   --->   Operation 227 'bitconcatenate' 'p_12' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_12, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_5, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 228 'write' 'write_ln258' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.5" [src/yolo_conv.cpp:331]   --->   Operation 229 'br' 'br_ln331' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream_group_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_1213]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_2325]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_group_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_ch_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_input_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_input_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_input_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_input_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_input_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fold_output_ch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_ch_idx_read                (read               ) [ 0000000000]
p_shl2                           (bitconcatenate     ) [ 0000000000]
p_shl2_cast3                     (zext               ) [ 0000000000]
p_shl2_cast                      (zext               ) [ 0000000000]
p_shl3                           (bitconcatenate     ) [ 0000000000]
p_shl3_cast                      (zext               ) [ 0000000000]
kernel_idx                       (sub                ) [ 0011000000]
shl_ln                           (bitconcatenate     ) [ 0000000000]
zext_ln299                       (zext               ) [ 0000000000]
sub_ln299                        (sub                ) [ 0000000000]
tmp_236                          (partselect         ) [ 0000000000]
icmp_ln299                       (icmp               ) [ 0111111111]
br_ln299                         (br                 ) [ 0000000000]
icmp_ln300                       (icmp               ) [ 0111000000]
br_ln300                         (br                 ) [ 0000000000]
tmp_s                            (nbreadreq          ) [ 0000000000]
br_ln300                         (br                 ) [ 0000000000]
tmp                              (nbreadreq          ) [ 0000000000]
br_ln300                         (br                 ) [ 0000000000]
empty                            (phi                ) [ 0111000000]
br_ln300                         (br                 ) [ 0000000000]
tmp_118                          (nbreadreq          ) [ 0010000000]
tmp_117                          (nbreadreq          ) [ 0010000000]
or_ln299                         (or                 ) [ 0000000000]
sext_ln299                       (sext               ) [ 0000000000]
tmp_237                          (partselect         ) [ 0000000000]
icmp_ln299_1                     (icmp               ) [ 0111111111]
br_ln299                         (br                 ) [ 0000000000]
icmp_ln300_1                     (icmp               ) [ 0111110000]
br_ln300                         (br                 ) [ 0000000000]
tmp_120                          (nbreadreq          ) [ 0110000000]
br_ln300                         (br                 ) [ 0110000000]
tmp_119                          (nbreadreq          ) [ 0110000000]
br_ln300                         (br                 ) [ 0110000000]
add_ln299                        (add                ) [ 0000000000]
tmp_238                          (partselect         ) [ 0000000000]
icmp_ln299_2                     (icmp               ) [ 0111111111]
br_ln299                         (br                 ) [ 0000000000]
tmp_123                          (nbreadreq          ) [ 0111111000]
br_ln300                         (br                 ) [ 0000000000]
tmp_124                          (nbreadreq          ) [ 0011110000]
add_ln299_1                      (add                ) [ 0000000000]
tmp_239                          (partselect         ) [ 0000000000]
icmp_ln299_3                     (icmp               ) [ 0111111111]
br_ln299                         (br                 ) [ 0000000000]
tmp_125                          (nbreadreq          ) [ 0111111100]
br_ln300                         (br                 ) [ 0000000000]
tmp_126                          (nbreadreq          ) [ 0011111000]
add_ln299_2                      (add                ) [ 0000000000]
tmp_240                          (partselect         ) [ 0000000000]
icmp_ln299_4                     (icmp               ) [ 0111111111]
br_ln299                         (br                 ) [ 0000000000]
add_ln299_3                      (add                ) [ 0000000000]
tmp_241                          (partselect         ) [ 0000000000]
icmp_ln299_5                     (icmp               ) [ 0111111111]
br_ln299                         (br                 ) [ 0000000000]
br_ln304                         (br                 ) [ 0000000000]
curr_output_data_sub_data_0_V    (read               ) [ 0011000000]
curr_output_data_sub_data_1_V    (read               ) [ 0011000000]
curr_output_data_sub_data_2_V    (read               ) [ 0011000000]
br_ln309                         (br                 ) [ 0011000000]
out_stream_group_0_read          (read               ) [ 0011000000]
out_stream_group_1_read          (read               ) [ 0011000000]
out_stream_group_2_read          (read               ) [ 0011000000]
br_ln309                         (br                 ) [ 0011000000]
empty_79                         (phi                ) [ 0011000000]
br_ln311                         (br                 ) [ 0000000000]
empty_80                         (phi                ) [ 0011110000]
br_ln300                         (br                 ) [ 0000000000]
tmp_122                          (nbreadreq          ) [ 0001000000]
tmp_121                          (nbreadreq          ) [ 0001000000]
br_ln309                         (br                 ) [ 0011111000]
br_ln309                         (br                 ) [ 0011111100]
tmp_127                          (nbreadreq          ) [ 0111111110]
br_ln300                         (br                 ) [ 0000000000]
tmp_128                          (nbreadreq          ) [ 0001111100]
br_ln309                         (br                 ) [ 0111111110]
fold_output_ch_read              (read               ) [ 0000000000]
last_read                        (read               ) [ 0000000000]
curr_input_6_read                (read               ) [ 0110111111]
curr_input_5_read                (read               ) [ 0110111111]
curr_input_3_read                (read               ) [ 0110111111]
curr_input_2_read                (read               ) [ 0110111111]
curr_input_1_read                (read               ) [ 0110111111]
fold_output_ch_cast              (zext               ) [ 0000000000]
specaxissidechannel_ln0          (specaxissidechannel) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
specinterface_ln0                (specinterface      ) [ 0000000000]
sub                              (add                ) [ 0000000000]
sext_ln298                       (sext               ) [ 0000000000]
tmp_data_sub_data_2_V            (phi                ) [ 0001000000]
tmp_data_sub_data_0_V            (phi                ) [ 0001000000]
tmp_data_sub_data_1_V            (phi                ) [ 0001000000]
br_ln309                         (br                 ) [ 0000000000]
out_stream_group_27_read         (read               ) [ 0000000000]
br_ln311                         (br                 ) [ 0000000000]
out_stream_group_3_read          (read               ) [ 0000000000]
br_ln311                         (br                 ) [ 0000000000]
curr_output_data_sub_data_3_V_8  (phi                ) [ 0000000000]
icmp_ln322                       (icmp               ) [ 0000000000]
curr_output_last_V               (and                ) [ 0000000000]
p_s                              (bitconcatenate     ) [ 0000000000]
write_ln258                      (write              ) [ 0000000000]
br_ln331                         (br                 ) [ 0000000000]
kernel_idx_1                     (or                 ) [ 0000000000]
br_ln304                         (br                 ) [ 0000000000]
curr_output_data_sub_data_0_V_2  (read               ) [ 0001110000]
curr_output_data_sub_data_1_V_2  (read               ) [ 0001110000]
curr_output_data_sub_data_2_V_2  (read               ) [ 0001110000]
br_ln309                         (br                 ) [ 0001110000]
out_stream_group_4_read          (read               ) [ 0001110000]
out_stream_group_5_read          (read               ) [ 0001110000]
out_stream_group_6_read          (read               ) [ 0001110000]
br_ln309                         (br                 ) [ 0001110000]
empty_81                         (phi                ) [ 0001110000]
br_ln311                         (br                 ) [ 0000000000]
icmp_ln322_1                     (icmp               ) [ 0000000000]
curr_output_last_V_1             (and                ) [ 0000110000]
kernel_idx_2                     (add                ) [ 0000000000]
icmp_ln322_2                     (icmp               ) [ 0000000000]
curr_output_last_V_2             (and                ) [ 0000111000]
kernel_idx_3                     (add                ) [ 0000000000]
icmp_ln322_3                     (icmp               ) [ 0000000000]
curr_output_last_V_3             (and                ) [ 0000111100]
kernel_idx_4                     (add                ) [ 0000000000]
icmp_ln322_4                     (icmp               ) [ 0000000000]
curr_output_last_V_4             (and                ) [ 0100111110]
kernel_idx_5                     (add                ) [ 0000000000]
tmp_129                          (nbreadreq          ) [ 0111111111]
br_ln300                         (br                 ) [ 0000000000]
tmp_130                          (nbreadreq          ) [ 0100111110]
br_ln309                         (br                 ) [ 0111111111]
icmp_ln322_5                     (icmp               ) [ 0000000000]
curr_output_last_V_5             (and                ) [ 0110111111]
br_ln300                         (br                 ) [ 0000000000]
br_ln300                         (br                 ) [ 0000000000]
br_ln300                         (br                 ) [ 0000000000]
br_ln300                         (br                 ) [ 0000000000]
br_ln300                         (br                 ) [ 0000000000]
br_ln300                         (br                 ) [ 0000000000]
ret_ln334                        (ret                ) [ 0000000000]
tmp_data_sub_data_2_V_1          (phi                ) [ 0000110000]
tmp_data_sub_data_0_V_1          (phi                ) [ 0000110000]
tmp_data_sub_data_1_V_1          (phi                ) [ 0000110000]
br_ln309                         (br                 ) [ 0000000000]
out_stream_group_31_read         (read               ) [ 0000000000]
br_ln311                         (br                 ) [ 0000000000]
out_stream_group_7_read          (read               ) [ 0000000000]
br_ln311                         (br                 ) [ 0000000000]
curr_output_data_sub_data_3_V_9  (phi                ) [ 0000000000]
p_8                              (bitconcatenate     ) [ 0000000000]
write_ln258                      (write              ) [ 0000000000]
br_ln331                         (br                 ) [ 0000000000]
curr_output_data_sub_data_3_V    (read               ) [ 0010111000]
br_ln312                         (br                 ) [ 0010111000]
curr_output_data_sub_data_0_V_7  (read               ) [ 0000000000]
curr_output_data_sub_data_1_V_7  (read               ) [ 0000000000]
curr_output_data_sub_data_2_V_7  (read               ) [ 0000000000]
curr_output_data_sub_data_3_V_10 (phi                ) [ 0000011000]
p_9                              (bitconcatenate     ) [ 0000000000]
write_ln258                      (write              ) [ 0000000000]
br_ln331                         (br                 ) [ 0000000000]
curr_output_data_sub_data_3_V_2  (read               ) [ 0010011100]
br_ln312                         (br                 ) [ 0010011100]
curr_output_data_sub_data_0_V_8  (read               ) [ 0000000000]
curr_output_data_sub_data_1_V_8  (read               ) [ 0000000000]
curr_output_data_sub_data_2_V_8  (read               ) [ 0000000000]
curr_output_data_sub_data_3_V_11 (phi                ) [ 0000001100]
p_10                             (bitconcatenate     ) [ 0000000000]
write_ln258                      (write              ) [ 0000000000]
br_ln331                         (br                 ) [ 0000000000]
curr_output_data_sub_data_3_V_4  (read               ) [ 0110001110]
br_ln312                         (br                 ) [ 0110001110]
curr_output_data_sub_data_0_V_9  (read               ) [ 0000000000]
curr_output_data_sub_data_1_V_9  (read               ) [ 0000000000]
curr_output_data_sub_data_2_V_9  (read               ) [ 0000000000]
curr_output_data_sub_data_3_V_12 (phi                ) [ 0100000010]
p_11                             (bitconcatenate     ) [ 0000000000]
write_ln258                      (write              ) [ 0000000000]
br_ln331                         (br                 ) [ 0000000000]
curr_output_data_sub_data_3_V_6  (read               ) [ 0111000011]
br_ln312                         (br                 ) [ 0111000011]
curr_output_data_sub_data_0_V_10 (read               ) [ 0000000000]
curr_output_data_sub_data_1_V_10 (read               ) [ 0000000000]
curr_output_data_sub_data_2_V_10 (read               ) [ 0000000000]
curr_output_data_sub_data_3_V_13 (phi                ) [ 0010000001]
p_12                             (bitconcatenate     ) [ 0000000000]
write_ln258                      (write              ) [ 0000000000]
br_ln331                         (br                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream_group_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_group_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_group_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_group_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_group_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_group_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_group_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_group_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_group_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_group_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_group_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_group_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_group_1213">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_1213"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_group_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_stream_group_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_stream_group_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_stream_group_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_stream_group_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_stream_group_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_stream_group_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_stream_group_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_stream_group_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_stream_group_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_stream_group_2325">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_2325"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_stream_group_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_stream_group_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_stream_group_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_stream_group_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_27"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_stream_group_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_stream_group_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="out_stream_group_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_stream_group_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_group_31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="input_ch_idx">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ch_idx"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="curr_input_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_input_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="curr_input_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_input_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="curr_input_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_input_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="curr_input_5">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_input_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="curr_input_6">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_input_6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="last">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="fold_output_ch">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fold_output_ch"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="input_ch_idx_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ch_idx_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_s_nbreadreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_nbreadreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_118_nbreadreq_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_118/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_117_nbreadreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_117/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_120_nbreadreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_120/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_119_nbreadreq_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_119/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_123_nbreadreq_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_123/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_124_nbreadreq_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_124/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_125_nbreadreq_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_125/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_126_nbreadreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_126/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="curr_output_data_sub_data_0_V_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_0_V/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="curr_output_data_sub_data_1_V_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_1_V/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="curr_output_data_sub_data_2_V_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_2_V/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="out_stream_group_0_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_0_read/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="out_stream_group_1_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_1_read/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="out_stream_group_2_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_2_read/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_122_nbreadreq_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_122/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_121_nbreadreq_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_121/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_127_nbreadreq_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_127/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_128_nbreadreq_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_128/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="fold_output_ch_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fold_output_ch_read/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="last_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_read/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="curr_input_6_read_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_input_6_read/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="curr_input_5_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_input_5_read/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="curr_input_3_read_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_input_3_read/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="curr_input_2_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_input_2_read/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="curr_input_1_read_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_input_1_read/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="out_stream_group_27_read_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_27_read/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="out_stream_group_3_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_3_read/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_write_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="0" index="3" bw="8" slack="0"/>
<pin id="399" dir="0" index="4" bw="2" slack="0"/>
<pin id="400" dir="0" index="5" bw="1" slack="0"/>
<pin id="401" dir="0" index="6" bw="5" slack="0"/>
<pin id="402" dir="0" index="7" bw="6" slack="0"/>
<pin id="403" dir="0" index="8" bw="64" slack="0"/>
<pin id="404" dir="0" index="9" bw="8" slack="0"/>
<pin id="405" dir="0" index="10" bw="8" slack="0"/>
<pin id="406" dir="0" index="11" bw="2" slack="0"/>
<pin id="407" dir="0" index="12" bw="1" slack="0"/>
<pin id="408" dir="0" index="13" bw="5" slack="0"/>
<pin id="409" dir="0" index="14" bw="6" slack="0"/>
<pin id="410" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/3 write_ln258/5 write_ln258/6 write_ln258/7 write_ln258/8 write_ln258/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="curr_output_data_sub_data_0_V_2_read_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_0_V_2/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="curr_output_data_sub_data_1_V_2_read_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_1_V_2/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="curr_output_data_sub_data_2_V_2_read_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_2_V_2/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="out_stream_group_4_read_read_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_4_read/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="out_stream_group_5_read_read_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_5_read/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="out_stream_group_6_read_read_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_6_read/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_129_nbreadreq_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_129/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_130_nbreadreq_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_130/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="out_stream_group_31_read_read_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_31_read/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="out_stream_group_7_read_read_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_group_7_read/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="curr_output_data_sub_data_3_V_read_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_3_V/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="curr_output_data_sub_data_0_V_7_read_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_0_V_7/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="curr_output_data_sub_data_1_V_7_read_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_1_V_7/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="curr_output_data_sub_data_2_V_7_read_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_2_V_7/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="curr_output_data_sub_data_3_V_2_read_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_3_V_2/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="curr_output_data_sub_data_0_V_8_read_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_0_V_8/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="curr_output_data_sub_data_1_V_8_read_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_1_V_8/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="curr_output_data_sub_data_2_V_8_read_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_2_V_8/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="curr_output_data_sub_data_3_V_4_read_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="0"/>
<pin id="539" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_3_V_4/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="curr_output_data_sub_data_0_V_9_read_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="16" slack="0"/>
<pin id="545" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_0_V_9/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="curr_output_data_sub_data_1_V_9_read_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="0"/>
<pin id="551" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_1_V_9/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="curr_output_data_sub_data_2_V_9_read_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="0"/>
<pin id="557" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_2_V_9/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="curr_output_data_sub_data_3_V_6_read_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_3_V_6/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="curr_output_data_sub_data_0_V_10_read_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_0_V_10/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="curr_output_data_sub_data_1_V_10_read_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_1_V_10/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="curr_output_data_sub_data_2_V_10_read_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="0" index="1" bw="16" slack="0"/>
<pin id="581" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_output_data_sub_data_2_V_10/9 "/>
</bind>
</comp>

<comp id="584" class="1005" name="empty_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="587" class="1004" name="empty_phi_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="empty_79_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_79 (phireg) "/>
</bind>
</comp>

<comp id="599" class="1004" name="empty_79_phi_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="1" slack="1"/>
<pin id="603" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_79/2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="empty_80_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_80 (phireg) "/>
</bind>
</comp>

<comp id="609" class="1004" name="empty_80_phi_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="612" dir="0" index="2" bw="1" slack="1"/>
<pin id="613" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_80/2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_data_sub_data_2_V_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="618" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_2_V (phireg) "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_data_sub_data_2_V_phi_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="1"/>
<pin id="621" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="622" dir="0" index="2" bw="16" slack="1"/>
<pin id="623" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="624" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_sub_data_2_V/3 "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_data_sub_data_0_V_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="627" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_0_V (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_data_sub_data_0_V_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="1"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="16" slack="1"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_sub_data_0_V/3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_data_sub_data_1_V_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="636" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_1_V (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_data_sub_data_1_V_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="16" slack="1"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_sub_data_1_V/3 "/>
</bind>
</comp>

<comp id="643" class="1005" name="curr_output_data_sub_data_3_V_8_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="645" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_8 (phireg) "/>
</bind>
</comp>

<comp id="646" class="1004" name="curr_output_data_sub_data_3_V_8_phi_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="16" slack="0"/>
<pin id="650" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="651" dir="0" index="4" bw="1" slack="0"/>
<pin id="652" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="653" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_3_V_8/3 "/>
</bind>
</comp>

<comp id="657" class="1005" name="empty_81_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_81 (phireg) "/>
</bind>
</comp>

<comp id="660" class="1004" name="empty_81_phi_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="663" dir="0" index="2" bw="1" slack="1"/>
<pin id="664" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="665" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_81/3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_data_sub_data_2_V_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="669" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_data_sub_data_2_V_1_phi_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="1"/>
<pin id="672" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="673" dir="0" index="2" bw="16" slack="1"/>
<pin id="674" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="675" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_sub_data_2_V_1/5 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_data_sub_data_0_V_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="678" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_data_sub_data_0_V_1_phi_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="682" dir="0" index="2" bw="16" slack="1"/>
<pin id="683" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="684" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_sub_data_0_V_1/5 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_data_sub_data_1_V_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="687" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_data_sub_data_1_V_1_phi_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="1"/>
<pin id="690" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="691" dir="0" index="2" bw="16" slack="1"/>
<pin id="692" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="693" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_sub_data_1_V_1/5 "/>
</bind>
</comp>

<comp id="694" class="1005" name="curr_output_data_sub_data_3_V_9_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="696" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_9 (phireg) "/>
</bind>
</comp>

<comp id="697" class="1004" name="curr_output_data_sub_data_3_V_9_phi_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="700" dir="0" index="2" bw="16" slack="0"/>
<pin id="701" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="702" dir="0" index="4" bw="1" slack="0"/>
<pin id="703" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="704" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_3_V_9/5 "/>
</bind>
</comp>

<comp id="708" class="1005" name="curr_output_data_sub_data_3_V_10_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="3"/>
<pin id="710" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_10 (phireg) "/>
</bind>
</comp>

<comp id="712" class="1004" name="curr_output_data_sub_data_3_V_10_phi_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="1"/>
<pin id="714" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="715" dir="0" index="2" bw="1" slack="3"/>
<pin id="716" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="717" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_3_V_10/6 "/>
</bind>
</comp>

<comp id="719" class="1005" name="curr_output_data_sub_data_3_V_11_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="4"/>
<pin id="721" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_11 (phireg) "/>
</bind>
</comp>

<comp id="723" class="1004" name="curr_output_data_sub_data_3_V_11_phi_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="1"/>
<pin id="725" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="726" dir="0" index="2" bw="1" slack="4"/>
<pin id="727" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="728" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_3_V_11/7 "/>
</bind>
</comp>

<comp id="730" class="1005" name="curr_output_data_sub_data_3_V_12_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="5"/>
<pin id="732" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_12 (phireg) "/>
</bind>
</comp>

<comp id="734" class="1004" name="curr_output_data_sub_data_3_V_12_phi_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="1"/>
<pin id="736" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="737" dir="0" index="2" bw="1" slack="5"/>
<pin id="738" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="739" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_3_V_12/8 "/>
</bind>
</comp>

<comp id="741" class="1005" name="curr_output_data_sub_data_3_V_13_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="5"/>
<pin id="743" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_13 (phireg) "/>
</bind>
</comp>

<comp id="745" class="1004" name="curr_output_data_sub_data_3_V_13_phi_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="1"/>
<pin id="747" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="748" dir="0" index="2" bw="1" slack="5"/>
<pin id="749" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="750" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_3_V_13/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_shl2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="0"/>
<pin id="754" dir="0" index="1" bw="4" slack="0"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_shl2_cast3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="7" slack="0"/>
<pin id="762" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast3/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_shl2_cast_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="7" slack="0"/>
<pin id="766" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_shl3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="5" slack="0"/>
<pin id="770" dir="0" index="1" bw="4" slack="0"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_shl3_cast_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="kernel_idx_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="0"/>
<pin id="782" dir="0" index="1" bw="5" slack="0"/>
<pin id="783" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="kernel_idx/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="shl_ln_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="0"/>
<pin id="788" dir="0" index="1" bw="4" slack="0"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln299_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="0"/>
<pin id="796" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln299/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sub_ln299_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="9" slack="0"/>
<pin id="800" dir="0" index="1" bw="7" slack="0"/>
<pin id="801" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln299/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_236_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="5" slack="0"/>
<pin id="806" dir="0" index="1" bw="10" slack="0"/>
<pin id="807" dir="0" index="2" bw="4" slack="0"/>
<pin id="808" dir="0" index="3" bw="5" slack="0"/>
<pin id="809" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_236/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln299_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="5" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="icmp_ln300_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="or_ln299_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="0" index="1" bw="4" slack="0"/>
<pin id="829" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln299/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sext_ln299_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="0"/>
<pin id="834" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln299/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_237_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="0"/>
<pin id="838" dir="0" index="1" bw="10" slack="0"/>
<pin id="839" dir="0" index="2" bw="4" slack="0"/>
<pin id="840" dir="0" index="3" bw="5" slack="0"/>
<pin id="841" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_237/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln299_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299_1/1 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln300_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300_1/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln299_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="0"/>
<pin id="860" dir="0" index="1" bw="4" slack="0"/>
<pin id="861" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_238_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="6" slack="0"/>
<pin id="866" dir="0" index="1" bw="11" slack="0"/>
<pin id="867" dir="0" index="2" bw="4" slack="0"/>
<pin id="868" dir="0" index="3" bw="5" slack="0"/>
<pin id="869" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_238/1 "/>
</bind>
</comp>

<comp id="874" class="1004" name="icmp_ln299_2_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="6" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299_2/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln299_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="10" slack="0"/>
<pin id="882" dir="0" index="1" bw="5" slack="0"/>
<pin id="883" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299_1/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_239_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="6" slack="0"/>
<pin id="888" dir="0" index="1" bw="11" slack="0"/>
<pin id="889" dir="0" index="2" bw="4" slack="0"/>
<pin id="890" dir="0" index="3" bw="5" slack="0"/>
<pin id="891" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_239/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="icmp_ln299_3_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="6" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299_3/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln299_2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="0"/>
<pin id="904" dir="0" index="1" bw="5" slack="0"/>
<pin id="905" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299_2/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_240_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="6" slack="0"/>
<pin id="910" dir="0" index="1" bw="11" slack="0"/>
<pin id="911" dir="0" index="2" bw="4" slack="0"/>
<pin id="912" dir="0" index="3" bw="5" slack="0"/>
<pin id="913" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_240/1 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln299_4_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="6" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299_4/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln299_3_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="10" slack="0"/>
<pin id="926" dir="0" index="1" bw="6" slack="0"/>
<pin id="927" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299_3/1 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_241_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="6" slack="0"/>
<pin id="932" dir="0" index="1" bw="11" slack="0"/>
<pin id="933" dir="0" index="2" bw="4" slack="0"/>
<pin id="934" dir="0" index="3" bw="5" slack="0"/>
<pin id="935" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_241/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="icmp_ln299_5_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299_5/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="fold_output_ch_cast_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="4" slack="0"/>
<pin id="948" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="fold_output_ch_cast/3 "/>
</bind>
</comp>

<comp id="950" class="1004" name="sub_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="956" class="1004" name="sext_ln298_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="0"/>
<pin id="958" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln298/3 "/>
</bind>
</comp>

<comp id="960" class="1004" name="icmp_ln322_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="2"/>
<pin id="962" dir="0" index="1" bw="5" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322/3 "/>
</bind>
</comp>

<comp id="965" class="1004" name="curr_output_last_V_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V/3 "/>
</bind>
</comp>

<comp id="972" class="1004" name="p_s_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="64" slack="0"/>
<pin id="974" dir="0" index="1" bw="16" slack="0"/>
<pin id="975" dir="0" index="2" bw="16" slack="0"/>
<pin id="976" dir="0" index="3" bw="16" slack="0"/>
<pin id="977" dir="0" index="4" bw="16" slack="0"/>
<pin id="978" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="985" class="1004" name="kernel_idx_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="2"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="kernel_idx_1/3 "/>
</bind>
</comp>

<comp id="990" class="1004" name="icmp_ln322_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="0" index="1" bw="5" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322_1/3 "/>
</bind>
</comp>

<comp id="996" class="1004" name="curr_output_last_V_1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V_1/3 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="kernel_idx_2_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="2"/>
<pin id="1004" dir="0" index="1" bw="3" slack="0"/>
<pin id="1005" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_idx_2/3 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="icmp_ln322_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="0" index="1" bw="5" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322_2/3 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="curr_output_last_V_2_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V_2/3 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="kernel_idx_3_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="2"/>
<pin id="1021" dir="0" index="1" bw="3" slack="0"/>
<pin id="1022" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_idx_3/3 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="icmp_ln322_3_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="0"/>
<pin id="1026" dir="0" index="1" bw="5" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322_3/3 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="curr_output_last_V_3_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V_3/3 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="kernel_idx_4_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="2"/>
<pin id="1038" dir="0" index="1" bw="4" slack="0"/>
<pin id="1039" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_idx_4/3 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="icmp_ln322_4_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="0" index="1" bw="5" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322_4/3 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="curr_output_last_V_4_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V_4/3 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="kernel_idx_5_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="2"/>
<pin id="1055" dir="0" index="1" bw="4" slack="0"/>
<pin id="1056" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_idx_5/3 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="icmp_ln322_5_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="0"/>
<pin id="1060" dir="0" index="1" bw="5" slack="0"/>
<pin id="1061" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322_5/3 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="curr_output_last_V_5_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V_5/3 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="p_8_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="64" slack="0"/>
<pin id="1072" dir="0" index="1" bw="16" slack="0"/>
<pin id="1073" dir="0" index="2" bw="16" slack="0"/>
<pin id="1074" dir="0" index="3" bw="16" slack="0"/>
<pin id="1075" dir="0" index="4" bw="16" slack="0"/>
<pin id="1076" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_8/5 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="p_9_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="64" slack="0"/>
<pin id="1085" dir="0" index="1" bw="16" slack="0"/>
<pin id="1086" dir="0" index="2" bw="16" slack="0"/>
<pin id="1087" dir="0" index="3" bw="16" slack="0"/>
<pin id="1088" dir="0" index="4" bw="16" slack="0"/>
<pin id="1089" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_9/6 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="p_10_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="64" slack="0"/>
<pin id="1098" dir="0" index="1" bw="16" slack="0"/>
<pin id="1099" dir="0" index="2" bw="16" slack="0"/>
<pin id="1100" dir="0" index="3" bw="16" slack="0"/>
<pin id="1101" dir="0" index="4" bw="16" slack="0"/>
<pin id="1102" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_10/7 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="p_11_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="64" slack="0"/>
<pin id="1111" dir="0" index="1" bw="16" slack="0"/>
<pin id="1112" dir="0" index="2" bw="16" slack="0"/>
<pin id="1113" dir="0" index="3" bw="16" slack="0"/>
<pin id="1114" dir="0" index="4" bw="16" slack="0"/>
<pin id="1115" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_11/8 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="p_12_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="0"/>
<pin id="1124" dir="0" index="1" bw="16" slack="0"/>
<pin id="1125" dir="0" index="2" bw="16" slack="0"/>
<pin id="1126" dir="0" index="3" bw="16" slack="0"/>
<pin id="1127" dir="0" index="4" bw="16" slack="0"/>
<pin id="1128" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_12/9 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="kernel_idx_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="2"/>
<pin id="1137" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_idx "/>
</bind>
</comp>

<comp id="1145" class="1005" name="icmp_ln299_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln299 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="icmp_ln300_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln300 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp_118_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="1"/>
<pin id="1155" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="tmp_117_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="icmp_ln299_1_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="1"/>
<pin id="1165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln299_1 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="icmp_ln300_1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="1"/>
<pin id="1169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln300_1 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="tmp_120_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="1"/>
<pin id="1173" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_119_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="icmp_ln299_2_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="1"/>
<pin id="1183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln299_2 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="tmp_123_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="1"/>
<pin id="1187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_123 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="tmp_124_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="icmp_ln299_3_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="1"/>
<pin id="1195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln299_3 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="tmp_125_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_125 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="tmp_126_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="1"/>
<pin id="1203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_126 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="icmp_ln299_4_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln299_4 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="icmp_ln299_5_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="2"/>
<pin id="1211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln299_5 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="curr_output_data_sub_data_0_V_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="16" slack="1"/>
<pin id="1215" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_0_V "/>
</bind>
</comp>

<comp id="1218" class="1005" name="curr_output_data_sub_data_1_V_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="16" slack="1"/>
<pin id="1220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_1_V "/>
</bind>
</comp>

<comp id="1223" class="1005" name="curr_output_data_sub_data_2_V_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="16" slack="1"/>
<pin id="1225" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_2_V "/>
</bind>
</comp>

<comp id="1228" class="1005" name="out_stream_group_0_read_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="16" slack="1"/>
<pin id="1230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_stream_group_0_read "/>
</bind>
</comp>

<comp id="1233" class="1005" name="out_stream_group_1_read_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="16" slack="1"/>
<pin id="1235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_stream_group_1_read "/>
</bind>
</comp>

<comp id="1238" class="1005" name="out_stream_group_2_read_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="16" slack="1"/>
<pin id="1240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_stream_group_2_read "/>
</bind>
</comp>

<comp id="1243" class="1005" name="tmp_122_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="tmp_121_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_127_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="1"/>
<pin id="1255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="tmp_128_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="4"/>
<pin id="1259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="curr_input_6_read_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="6" slack="1"/>
<pin id="1263" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_6_read "/>
</bind>
</comp>

<comp id="1266" class="1005" name="curr_input_5_read_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="5" slack="1"/>
<pin id="1268" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_5_read "/>
</bind>
</comp>

<comp id="1271" class="1005" name="curr_input_3_read_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="2" slack="1"/>
<pin id="1273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_3_read "/>
</bind>
</comp>

<comp id="1276" class="1005" name="curr_input_2_read_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="1"/>
<pin id="1278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_2_read "/>
</bind>
</comp>

<comp id="1281" class="1005" name="curr_input_1_read_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="1"/>
<pin id="1283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_1_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="curr_output_data_sub_data_0_V_2_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="1"/>
<pin id="1288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_0_V_2 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="curr_output_data_sub_data_1_V_2_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="16" slack="1"/>
<pin id="1293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_1_V_2 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="curr_output_data_sub_data_2_V_2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="16" slack="1"/>
<pin id="1298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_2_V_2 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="out_stream_group_4_read_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="16" slack="1"/>
<pin id="1303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_stream_group_4_read "/>
</bind>
</comp>

<comp id="1306" class="1005" name="out_stream_group_5_read_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="16" slack="1"/>
<pin id="1308" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_stream_group_5_read "/>
</bind>
</comp>

<comp id="1311" class="1005" name="out_stream_group_6_read_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="16" slack="1"/>
<pin id="1313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_stream_group_6_read "/>
</bind>
</comp>

<comp id="1316" class="1005" name="curr_output_last_V_1_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_last_V_1 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="curr_output_last_V_2_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="2"/>
<pin id="1323" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="curr_output_last_V_2 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="curr_output_last_V_3_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="3"/>
<pin id="1328" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="curr_output_last_V_3 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="curr_output_last_V_4_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="4"/>
<pin id="1333" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="curr_output_last_V_4 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="tmp_129_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="4"/>
<pin id="1338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="tmp_130_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="4"/>
<pin id="1342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_130 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="curr_output_last_V_5_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="5"/>
<pin id="1346" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="curr_output_last_V_5 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="curr_output_data_sub_data_3_V_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="16" slack="1"/>
<pin id="1351" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V "/>
</bind>
</comp>

<comp id="1354" class="1005" name="curr_output_data_sub_data_3_V_2_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="16" slack="1"/>
<pin id="1356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_2 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="curr_output_data_sub_data_3_V_4_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="16" slack="1"/>
<pin id="1361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_4 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="curr_output_data_sub_data_3_V_6_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="16" slack="1"/>
<pin id="1366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="190"><net_src comp="94" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="118" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="120" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="118" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="120" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="118" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="120" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="118" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="120" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="118" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="120" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="118" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="120" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="118" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="120" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="118" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="120" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="118" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="120" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="118" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="120" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="138" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="138" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="138" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="138" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="138" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="138" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="118" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="120" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="118" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="120" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="118" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="120" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="118" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="120" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="94" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="92" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="140" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="90" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="142" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="88" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="144" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="146" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="84" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="148" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="82" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="148" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="80" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="138" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="138" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="6" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="411"><net_src comp="174" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="412"><net_src comp="64" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="394" pin=4"/></net>

<net id="416"><net_src comp="72" pin="0"/><net_sink comp="394" pin=5"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="394" pin=6"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="394" pin=7"/></net>

<net id="419"><net_src comp="376" pin="2"/><net_sink comp="394" pin=9"/></net>

<net id="420"><net_src comp="370" pin="2"/><net_sink comp="394" pin=10"/></net>

<net id="421"><net_src comp="364" pin="2"/><net_sink comp="394" pin=11"/></net>

<net id="422"><net_src comp="358" pin="2"/><net_sink comp="394" pin=13"/></net>

<net id="423"><net_src comp="352" pin="2"/><net_sink comp="394" pin=14"/></net>

<net id="428"><net_src comp="138" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="138" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="138" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="60" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="138" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="8" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="138" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="10" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="138" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="12" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="118" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="40" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="120" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="118" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="120" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="138" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="62" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="138" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="14" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="138" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="22" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="138" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="16" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="138" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="138" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="20" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="138" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="30" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="138" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="24" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="138" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="26" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="138" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="28" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="138" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="38" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="138" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="32" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="138" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="138" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="36" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="138" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="46" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="138" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="40" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="138" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="42" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="138" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="44" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="593"><net_src comp="200" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="192" pin="3"/><net_sink comp="587" pin=2"/></net>

<net id="595"><net_src comp="587" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="605"><net_src comp="599" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="615"><net_src comp="609" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="654"><net_src comp="388" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="382" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="656"><net_src comp="170" pin="0"/><net_sink comp="646" pin=4"/></net>

<net id="666"><net_src comp="660" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="705"><net_src comp="482" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="476" pin="2"/><net_sink comp="697" pin=2"/></net>

<net id="707"><net_src comp="170" pin="0"/><net_sink comp="697" pin=4"/></net>

<net id="711"><net_src comp="170" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="718"><net_src comp="708" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="722"><net_src comp="170" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="729"><net_src comp="719" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="733"><net_src comp="170" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="740"><net_src comp="730" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="744"><net_src comp="170" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="751"><net_src comp="741" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="96" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="186" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="98" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="763"><net_src comp="752" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="752" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="100" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="186" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="102" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="768" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="764" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="776" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="104" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="186" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="106" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="760" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="108" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="798" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="110" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="112" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="818"><net_src comp="804" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="114" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="186" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="116" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="798" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="122" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="842"><net_src comp="108" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="826" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="110" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="112" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="850"><net_src comp="836" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="114" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="186" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="116" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="832" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="124" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="870"><net_src comp="126" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="858" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="110" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="128" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="878"><net_src comp="864" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="130" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="832" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="132" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="892"><net_src comp="126" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="110" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="895"><net_src comp="128" pin="0"/><net_sink comp="886" pin=3"/></net>

<net id="900"><net_src comp="886" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="130" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="832" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="134" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="914"><net_src comp="126" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="902" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="110" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="917"><net_src comp="128" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="922"><net_src comp="908" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="130" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="832" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="136" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="936"><net_src comp="126" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="924" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="938"><net_src comp="110" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="939"><net_src comp="128" pin="0"/><net_sink comp="930" pin=3"/></net>

<net id="944"><net_src comp="930" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="130" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="340" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="946" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="168" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="964"><net_src comp="956" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="960" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="346" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="971"><net_src comp="965" pin="2"/><net_sink comp="394" pin=12"/></net>

<net id="979"><net_src comp="172" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="980"><net_src comp="646" pin="6"/><net_sink comp="972" pin=1"/></net>

<net id="981"><net_src comp="619" pin="4"/><net_sink comp="972" pin=2"/></net>

<net id="982"><net_src comp="637" pin="4"/><net_sink comp="972" pin=3"/></net>

<net id="983"><net_src comp="628" pin="4"/><net_sink comp="972" pin=4"/></net>

<net id="984"><net_src comp="972" pin="5"/><net_sink comp="394" pin=8"/></net>

<net id="989"><net_src comp="176" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="994"><net_src comp="985" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="956" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="346" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="178" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="1002" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="956" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="1007" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="346" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="180" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="1019" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="956" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="1024" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="346" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="182" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="1036" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="956" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="346" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="184" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1062"><net_src comp="1053" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="956" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="346" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1077"><net_src comp="172" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="697" pin="6"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="670" pin="4"/><net_sink comp="1070" pin=2"/></net>

<net id="1080"><net_src comp="688" pin="4"/><net_sink comp="1070" pin=3"/></net>

<net id="1081"><net_src comp="679" pin="4"/><net_sink comp="1070" pin=4"/></net>

<net id="1082"><net_src comp="1070" pin="5"/><net_sink comp="394" pin=8"/></net>

<net id="1090"><net_src comp="172" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="712" pin="4"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="506" pin="2"/><net_sink comp="1083" pin=2"/></net>

<net id="1093"><net_src comp="500" pin="2"/><net_sink comp="1083" pin=3"/></net>

<net id="1094"><net_src comp="494" pin="2"/><net_sink comp="1083" pin=4"/></net>

<net id="1095"><net_src comp="1083" pin="5"/><net_sink comp="394" pin=8"/></net>

<net id="1103"><net_src comp="172" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1104"><net_src comp="723" pin="4"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="530" pin="2"/><net_sink comp="1096" pin=2"/></net>

<net id="1106"><net_src comp="524" pin="2"/><net_sink comp="1096" pin=3"/></net>

<net id="1107"><net_src comp="518" pin="2"/><net_sink comp="1096" pin=4"/></net>

<net id="1108"><net_src comp="1096" pin="5"/><net_sink comp="394" pin=8"/></net>

<net id="1116"><net_src comp="172" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="734" pin="4"/><net_sink comp="1109" pin=1"/></net>

<net id="1118"><net_src comp="554" pin="2"/><net_sink comp="1109" pin=2"/></net>

<net id="1119"><net_src comp="548" pin="2"/><net_sink comp="1109" pin=3"/></net>

<net id="1120"><net_src comp="542" pin="2"/><net_sink comp="1109" pin=4"/></net>

<net id="1121"><net_src comp="1109" pin="5"/><net_sink comp="394" pin=8"/></net>

<net id="1129"><net_src comp="172" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1130"><net_src comp="745" pin="4"/><net_sink comp="1122" pin=1"/></net>

<net id="1131"><net_src comp="578" pin="2"/><net_sink comp="1122" pin=2"/></net>

<net id="1132"><net_src comp="572" pin="2"/><net_sink comp="1122" pin=3"/></net>

<net id="1133"><net_src comp="566" pin="2"/><net_sink comp="1122" pin=4"/></net>

<net id="1134"><net_src comp="1122" pin="5"/><net_sink comp="394" pin=8"/></net>

<net id="1138"><net_src comp="780" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1142"><net_src comp="1135" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1143"><net_src comp="1135" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1144"><net_src comp="1135" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1148"><net_src comp="814" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="820" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="208" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="1161"><net_src comp="216" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1166"><net_src comp="846" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="852" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="224" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="1179"><net_src comp="232" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1184"><net_src comp="874" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="240" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="248" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="896" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="256" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="264" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="918" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="940" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="272" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="1221"><net_src comp="278" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="1226"><net_src comp="284" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="1231"><net_src comp="290" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1236"><net_src comp="296" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1241"><net_src comp="302" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1246"><net_src comp="308" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="1251"><net_src comp="316" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1256"><net_src comp="324" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="332" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1264"><net_src comp="352" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="394" pin=14"/></net>

<net id="1269"><net_src comp="358" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="394" pin=13"/></net>

<net id="1274"><net_src comp="364" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="394" pin=11"/></net>

<net id="1279"><net_src comp="370" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="394" pin=10"/></net>

<net id="1284"><net_src comp="376" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="394" pin=9"/></net>

<net id="1289"><net_src comp="424" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="1294"><net_src comp="430" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1299"><net_src comp="436" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="1304"><net_src comp="442" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1309"><net_src comp="448" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1314"><net_src comp="454" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1319"><net_src comp="996" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="394" pin=12"/></net>

<net id="1324"><net_src comp="1013" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="394" pin=12"/></net>

<net id="1329"><net_src comp="1030" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="394" pin=12"/></net>

<net id="1334"><net_src comp="1047" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="394" pin=12"/></net>

<net id="1339"><net_src comp="460" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1343"><net_src comp="468" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1347"><net_src comp="1064" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="394" pin=12"/></net>

<net id="1352"><net_src comp="488" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1357"><net_src comp="512" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1362"><net_src comp="536" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1367"><net_src comp="560" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="745" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {3 5 6 7 8 9 }
	Port: outStream_V_keep_V | {3 5 6 7 8 9 }
	Port: outStream_V_strb_V | {3 5 6 7 8 9 }
	Port: outStream_V_user_V | {3 5 6 7 8 9 }
	Port: outStream_V_last_V | {3 5 6 7 8 9 }
	Port: outStream_V_id_V | {3 5 6 7 8 9 }
	Port: outStream_V_dest_V | {3 5 6 7 8 9 }
 - Input state : 
	Port: out_stream_merge : out_stream_group_0 | {1 2 }
	Port: out_stream_merge : out_stream_group_1 | {2 }
	Port: out_stream_merge : out_stream_group_2 | {2 }
	Port: out_stream_merge : out_stream_group_3 | {1 3 }
	Port: out_stream_merge : out_stream_group_4 | {1 3 }
	Port: out_stream_merge : out_stream_group_5 | {3 }
	Port: out_stream_merge : out_stream_group_6 | {3 }
	Port: out_stream_merge : out_stream_group_7 | {2 5 }
	Port: out_stream_merge : out_stream_group_8 | {1 6 }
	Port: out_stream_merge : out_stream_group_9 | {6 }
	Port: out_stream_merge : out_stream_group_10 | {6 }
	Port: out_stream_merge : out_stream_group_11 | {1 5 }
	Port: out_stream_merge : out_stream_group_1213 | {1 7 }
	Port: out_stream_merge : out_stream_group_13 | {7 }
	Port: out_stream_merge : out_stream_group_14 | {7 }
	Port: out_stream_merge : out_stream_group_15 | {1 6 }
	Port: out_stream_merge : out_stream_group_16 | {2 8 }
	Port: out_stream_merge : out_stream_group_17 | {8 }
	Port: out_stream_merge : out_stream_group_18 | {8 }
	Port: out_stream_merge : out_stream_group_19 | {2 7 }
	Port: out_stream_merge : out_stream_group_20 | {3 9 }
	Port: out_stream_merge : out_stream_group_21 | {9 }
	Port: out_stream_merge : out_stream_group_22 | {9 }
	Port: out_stream_merge : out_stream_group_2325 | {3 8 }
	Port: out_stream_merge : out_stream_group_24 | {1 2 }
	Port: out_stream_merge : out_stream_group_25 | {2 }
	Port: out_stream_merge : out_stream_group_26 | {2 }
	Port: out_stream_merge : out_stream_group_27 | {1 3 }
	Port: out_stream_merge : out_stream_group_28 | {1 3 }
	Port: out_stream_merge : out_stream_group_29 | {3 }
	Port: out_stream_merge : out_stream_group_30 | {3 }
	Port: out_stream_merge : out_stream_group_31 | {2 5 }
	Port: out_stream_merge : input_ch_idx | {1 }
	Port: out_stream_merge : curr_input_1 | {3 }
	Port: out_stream_merge : curr_input_2 | {3 }
	Port: out_stream_merge : curr_input_3 | {3 }
	Port: out_stream_merge : curr_input_5 | {3 }
	Port: out_stream_merge : curr_input_6 | {3 }
	Port: out_stream_merge : last | {3 }
	Port: out_stream_merge : fold_output_ch | {3 }
  - Chain level:
	State 1
		p_shl2_cast3 : 1
		p_shl2_cast : 1
		p_shl3_cast : 1
		kernel_idx : 2
		zext_ln299 : 1
		sub_ln299 : 2
		tmp_236 : 3
		icmp_ln299 : 4
		br_ln299 : 5
		br_ln300 : 1
		empty : 1
		br_ln300 : 2
		or_ln299 : 3
		sext_ln299 : 3
		tmp_237 : 3
		icmp_ln299_1 : 4
		br_ln299 : 5
		br_ln300 : 1
		add_ln299 : 4
		tmp_238 : 5
		icmp_ln299_2 : 6
		br_ln299 : 7
		add_ln299_1 : 4
		tmp_239 : 5
		icmp_ln299_3 : 6
		br_ln299 : 7
		add_ln299_2 : 4
		tmp_240 : 5
		icmp_ln299_4 : 6
		br_ln299 : 7
		add_ln299_3 : 4
		tmp_241 : 5
		icmp_ln299_5 : 6
		br_ln299 : 7
	State 2
		empty_79 : 1
		br_ln300 : 1
	State 3
		sub : 1
		sext_ln298 : 2
		curr_output_data_sub_data_3_V_8 : 1
		icmp_ln322 : 3
		curr_output_last_V : 4
		p_s : 2
		write_ln258 : 4
		empty_81 : 1
		icmp_ln322_1 : 3
		curr_output_last_V_1 : 4
		icmp_ln322_2 : 3
		curr_output_last_V_2 : 4
		icmp_ln322_3 : 3
		curr_output_last_V_3 : 4
		icmp_ln322_4 : 3
		curr_output_last_V_4 : 4
		icmp_ln322_5 : 3
		curr_output_last_V_5 : 4
	State 4
	State 5
		curr_output_data_sub_data_3_V_9 : 1
		p_8 : 2
		write_ln258 : 3
	State 6
		p_9 : 1
		write_ln258 : 2
	State 7
		p_10 : 1
		write_ln258 : 2
	State 8
		p_11 : 1
		write_ln258 : 2
	State 9
		p_12 : 1
		write_ln258 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|
| Operation|                Functional Unit               |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|
|          |               icmp_ln299_fu_814              |    0    |    9    |
|          |               icmp_ln300_fu_820              |    0    |    9    |
|          |              icmp_ln299_1_fu_846             |    0    |    9    |
|          |              icmp_ln300_1_fu_852             |    0    |    9    |
|          |              icmp_ln299_2_fu_874             |    0    |    10   |
|          |              icmp_ln299_3_fu_896             |    0    |    10   |
|   icmp   |              icmp_ln299_4_fu_918             |    0    |    10   |
|          |              icmp_ln299_5_fu_940             |    0    |    10   |
|          |               icmp_ln322_fu_960              |    0    |    11   |
|          |              icmp_ln322_1_fu_990             |    0    |    11   |
|          |             icmp_ln322_2_fu_1007             |    0    |    11   |
|          |             icmp_ln322_3_fu_1024             |    0    |    11   |
|          |             icmp_ln322_4_fu_1041             |    0    |    11   |
|          |             icmp_ln322_5_fu_1058             |    0    |    11   |
|----------|----------------------------------------------|---------|---------|
|          |               add_ln299_fu_858               |    0    |    13   |
|          |              add_ln299_1_fu_880              |    0    |    13   |
|          |              add_ln299_2_fu_902              |    0    |    13   |
|          |              add_ln299_3_fu_924              |    0    |    13   |
|    add   |                  sub_fu_950                  |    0    |    13   |
|          |             kernel_idx_2_fu_1002             |    0    |    15   |
|          |             kernel_idx_3_fu_1019             |    0    |    15   |
|          |             kernel_idx_4_fu_1036             |    0    |    15   |
|          |             kernel_idx_5_fu_1053             |    0    |    15   |
|----------|----------------------------------------------|---------|---------|
|    sub   |               kernel_idx_fu_780              |    0    |    14   |
|          |               sub_ln299_fu_798               |    0    |    14   |
|----------|----------------------------------------------|---------|---------|
|          |           curr_output_last_V_fu_965          |    0    |    2    |
|          |          curr_output_last_V_1_fu_996         |    0    |    2    |
|    and   |         curr_output_last_V_2_fu_1013         |    0    |    2    |
|          |         curr_output_last_V_3_fu_1030         |    0    |    2    |
|          |         curr_output_last_V_4_fu_1047         |    0    |    2    |
|          |         curr_output_last_V_5_fu_1064         |    0    |    2    |
|----------|----------------------------------------------|---------|---------|
|          |         input_ch_idx_read_read_fu_186        |    0    |    0    |
|          |   curr_output_data_sub_data_0_V_read_fu_272  |    0    |    0    |
|          |   curr_output_data_sub_data_1_V_read_fu_278  |    0    |    0    |
|          |   curr_output_data_sub_data_2_V_read_fu_284  |    0    |    0    |
|          |      out_stream_group_0_read_read_fu_290     |    0    |    0    |
|          |      out_stream_group_1_read_read_fu_296     |    0    |    0    |
|          |      out_stream_group_2_read_read_fu_302     |    0    |    0    |
|          |        fold_output_ch_read_read_fu_340       |    0    |    0    |
|          |             last_read_read_fu_346            |    0    |    0    |
|          |         curr_input_6_read_read_fu_352        |    0    |    0    |
|          |         curr_input_5_read_read_fu_358        |    0    |    0    |
|          |         curr_input_3_read_read_fu_364        |    0    |    0    |
|          |         curr_input_2_read_read_fu_370        |    0    |    0    |
|          |         curr_input_1_read_read_fu_376        |    0    |    0    |
|          |     out_stream_group_27_read_read_fu_382     |    0    |    0    |
|          |      out_stream_group_3_read_read_fu_388     |    0    |    0    |
|          |  curr_output_data_sub_data_0_V_2_read_fu_424 |    0    |    0    |
|          |  curr_output_data_sub_data_1_V_2_read_fu_430 |    0    |    0    |
|          |  curr_output_data_sub_data_2_V_2_read_fu_436 |    0    |    0    |
|   read   |      out_stream_group_4_read_read_fu_442     |    0    |    0    |
|          |      out_stream_group_5_read_read_fu_448     |    0    |    0    |
|          |      out_stream_group_6_read_read_fu_454     |    0    |    0    |
|          |     out_stream_group_31_read_read_fu_476     |    0    |    0    |
|          |      out_stream_group_7_read_read_fu_482     |    0    |    0    |
|          |   curr_output_data_sub_data_3_V_read_fu_488  |    0    |    0    |
|          |  curr_output_data_sub_data_0_V_7_read_fu_494 |    0    |    0    |
|          |  curr_output_data_sub_data_1_V_7_read_fu_500 |    0    |    0    |
|          |  curr_output_data_sub_data_2_V_7_read_fu_506 |    0    |    0    |
|          |  curr_output_data_sub_data_3_V_2_read_fu_512 |    0    |    0    |
|          |  curr_output_data_sub_data_0_V_8_read_fu_518 |    0    |    0    |
|          |  curr_output_data_sub_data_1_V_8_read_fu_524 |    0    |    0    |
|          |  curr_output_data_sub_data_2_V_8_read_fu_530 |    0    |    0    |
|          |  curr_output_data_sub_data_3_V_4_read_fu_536 |    0    |    0    |
|          |  curr_output_data_sub_data_0_V_9_read_fu_542 |    0    |    0    |
|          |  curr_output_data_sub_data_1_V_9_read_fu_548 |    0    |    0    |
|          |  curr_output_data_sub_data_2_V_9_read_fu_554 |    0    |    0    |
|          |  curr_output_data_sub_data_3_V_6_read_fu_560 |    0    |    0    |
|          | curr_output_data_sub_data_0_V_10_read_fu_566 |    0    |    0    |
|          | curr_output_data_sub_data_1_V_10_read_fu_572 |    0    |    0    |
|          | curr_output_data_sub_data_2_V_10_read_fu_578 |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |            tmp_s_nbreadreq_fu_192            |    0    |    0    |
|          |             tmp_nbreadreq_fu_200             |    0    |    0    |
|          |           tmp_118_nbreadreq_fu_208           |    0    |    0    |
|          |           tmp_117_nbreadreq_fu_216           |    0    |    0    |
|          |           tmp_120_nbreadreq_fu_224           |    0    |    0    |
|          |           tmp_119_nbreadreq_fu_232           |    0    |    0    |
|          |           tmp_123_nbreadreq_fu_240           |    0    |    0    |
| nbreadreq|           tmp_124_nbreadreq_fu_248           |    0    |    0    |
|          |           tmp_125_nbreadreq_fu_256           |    0    |    0    |
|          |           tmp_126_nbreadreq_fu_264           |    0    |    0    |
|          |           tmp_122_nbreadreq_fu_308           |    0    |    0    |
|          |           tmp_121_nbreadreq_fu_316           |    0    |    0    |
|          |           tmp_127_nbreadreq_fu_324           |    0    |    0    |
|          |           tmp_128_nbreadreq_fu_332           |    0    |    0    |
|          |           tmp_129_nbreadreq_fu_460           |    0    |    0    |
|          |           tmp_130_nbreadreq_fu_468           |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   write  |               grp_write_fu_394               |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |                 p_shl2_fu_752                |    0    |    0    |
|          |                 p_shl3_fu_768                |    0    |    0    |
|          |                 shl_ln_fu_786                |    0    |    0    |
|          |                  p_s_fu_972                  |    0    |    0    |
|bitconcatenate|                  p_8_fu_1070                 |    0    |    0    |
|          |                  p_9_fu_1083                 |    0    |    0    |
|          |                 p_10_fu_1096                 |    0    |    0    |
|          |                 p_11_fu_1109                 |    0    |    0    |
|          |                 p_12_fu_1122                 |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |              p_shl2_cast3_fu_760             |    0    |    0    |
|          |              p_shl2_cast_fu_764              |    0    |    0    |
|   zext   |              p_shl3_cast_fu_776              |    0    |    0    |
|          |               zext_ln299_fu_794              |    0    |    0    |
|          |          fold_output_ch_cast_fu_946          |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |                tmp_236_fu_804                |    0    |    0    |
|          |                tmp_237_fu_836                |    0    |    0    |
|partselect|                tmp_238_fu_864                |    0    |    0    |
|          |                tmp_239_fu_886                |    0    |    0    |
|          |                tmp_240_fu_908                |    0    |    0    |
|          |                tmp_241_fu_930                |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|    or    |                or_ln299_fu_826               |    0    |    0    |
|          |              kernel_idx_1_fu_985             |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   sext   |               sext_ln299_fu_832              |    0    |    0    |
|          |               sext_ln298_fu_956              |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   Total  |                                              |    0    |   307   |
|----------|----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|       curr_input_1_read_reg_1281       |    8   |
|       curr_input_2_read_reg_1276       |    8   |
|       curr_input_3_read_reg_1271       |    2   |
|       curr_input_5_read_reg_1266       |    5   |
|       curr_input_6_read_reg_1261       |    6   |
|curr_output_data_sub_data_0_V_2_reg_1286|   16   |
| curr_output_data_sub_data_0_V_reg_1213 |   16   |
|curr_output_data_sub_data_1_V_2_reg_1291|   16   |
| curr_output_data_sub_data_1_V_reg_1218 |   16   |
|curr_output_data_sub_data_2_V_2_reg_1296|   16   |
| curr_output_data_sub_data_2_V_reg_1223 |   16   |
|curr_output_data_sub_data_3_V_10_reg_708|   16   |
|curr_output_data_sub_data_3_V_11_reg_719|   16   |
|curr_output_data_sub_data_3_V_12_reg_730|   16   |
|curr_output_data_sub_data_3_V_13_reg_741|   16   |
|curr_output_data_sub_data_3_V_2_reg_1354|   16   |
|curr_output_data_sub_data_3_V_4_reg_1359|   16   |
|curr_output_data_sub_data_3_V_6_reg_1364|   16   |
| curr_output_data_sub_data_3_V_8_reg_643|   16   |
| curr_output_data_sub_data_3_V_9_reg_694|   16   |
| curr_output_data_sub_data_3_V_reg_1349 |   16   |
|      curr_output_last_V_1_reg_1316     |    1   |
|      curr_output_last_V_2_reg_1321     |    1   |
|      curr_output_last_V_3_reg_1326     |    1   |
|      curr_output_last_V_4_reg_1331     |    1   |
|      curr_output_last_V_5_reg_1344     |    1   |
|            empty_79_reg_596            |    1   |
|            empty_80_reg_606            |    1   |
|            empty_81_reg_657            |    1   |
|              empty_reg_584             |    1   |
|          icmp_ln299_1_reg_1163         |    1   |
|          icmp_ln299_2_reg_1181         |    1   |
|          icmp_ln299_3_reg_1193         |    1   |
|          icmp_ln299_4_reg_1205         |    1   |
|          icmp_ln299_5_reg_1209         |    1   |
|           icmp_ln299_reg_1145          |    1   |
|          icmp_ln300_1_reg_1167         |    1   |
|           icmp_ln300_reg_1149          |    1   |
|           kernel_idx_reg_1135          |    8   |
|    out_stream_group_0_read_reg_1228    |   16   |
|    out_stream_group_1_read_reg_1233    |   16   |
|    out_stream_group_2_read_reg_1238    |   16   |
|    out_stream_group_4_read_reg_1301    |   16   |
|    out_stream_group_5_read_reg_1306    |   16   |
|    out_stream_group_6_read_reg_1311    |   16   |
|            tmp_117_reg_1158            |    1   |
|            tmp_118_reg_1153            |    1   |
|            tmp_119_reg_1176            |    1   |
|            tmp_120_reg_1171            |    1   |
|            tmp_121_reg_1248            |    1   |
|            tmp_122_reg_1243            |    1   |
|            tmp_123_reg_1185            |    1   |
|            tmp_124_reg_1189            |    1   |
|            tmp_125_reg_1197            |    1   |
|            tmp_126_reg_1201            |    1   |
|            tmp_127_reg_1253            |    1   |
|            tmp_128_reg_1257            |    1   |
|            tmp_129_reg_1336            |    1   |
|            tmp_130_reg_1340            |    1   |
|     tmp_data_sub_data_0_V_1_reg_676    |   16   |
|      tmp_data_sub_data_0_V_reg_625     |   16   |
|     tmp_data_sub_data_1_V_1_reg_685    |   16   |
|      tmp_data_sub_data_1_V_reg_634     |   16   |
|     tmp_data_sub_data_2_V_1_reg_667    |   16   |
|      tmp_data_sub_data_2_V_reg_616     |   16   |
+----------------------------------------+--------+
|                  Total                 |   516  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_394 |  p8  |   6  |  64  |   384  ||    31   |
| grp_write_fu_394 |  p9  |   2  |   8  |   16   ||    9    |
| grp_write_fu_394 |  p10 |   2  |   8  |   16   ||    9    |
| grp_write_fu_394 |  p11 |   2  |   2  |    4   ||    9    |
| grp_write_fu_394 |  p12 |   6  |   1  |    6   ||    31   |
| grp_write_fu_394 |  p13 |   2  |   5  |   10   ||    9    |
| grp_write_fu_394 |  p14 |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   448  || 12.0704 ||   107   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   307  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   107  |
|  Register |    -   |   516  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   516  |   414  |
+-----------+--------+--------+--------+
