{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 00:30:25 2011 " "Info: Processing started: Thu Nov 03 00:30:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[8\]~34 " "Warning: Node \"display_mouse:inst\|dis_input\[8\]~34\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[7\]~32 " "Warning: Node \"display_mouse:inst\|dis_input\[7\]~32\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[6\]~30 " "Warning: Node \"display_mouse:inst\|dis_input\[6\]~30\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[5\]~28 " "Warning: Node \"display_mouse:inst\|dis_input\[5\]~28\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[4\]~26 " "Warning: Node \"display_mouse:inst\|dis_input\[4\]~26\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[3\]~24 " "Warning: Node \"display_mouse:inst\|dis_input\[3\]~24\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[2\]~22 " "Warning: Node \"display_mouse:inst\|dis_input\[2\]~22\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[1\]~20 " "Warning: Node \"display_mouse:inst\|dis_input\[1\]~20\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[0\]~18 " "Warning: Node \"display_mouse:inst\|dis_input\[0\]~18\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "display_mouse:inst\|mouse:m\|current_state.done " "Info: Detected ripple clock \"display_mouse:inst\|mouse:m\|current_state.done\" as buffer" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_mouse:inst\|mouse:m\|current_state.done" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register display_mouse:inst\|mouse:m\|current_x\[0\] register display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 65.79 MHz 15.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 65.79 MHz between source register \"display_mouse:inst\|mouse:m\|current_x\[0\]\" and destination register \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" (period= 15.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.209 ns + Longest register register " "Info: + Longest register to register delay is 10.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|mouse:m\|current_x\[0\] 1 REG LCFF_X45_Y9_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y9_N7; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns display_mouse:inst\|dis_input\[0\]~18 2 COMB LOOP LCCOMB_X45_Y9_N6 9 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = LCCOMB_X45_Y9_N6; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[0\]~18'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[0\]~18 LCCOMB_X45_Y9_N6 " "Info: Loc. = LCCOMB_X45_Y9_N6; Node \"display_mouse:inst\|dis_input\[0\]~18\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[0]~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[0]~18 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { display_mouse:inst|mouse:m|current_x[0] display_mouse:inst|dis_input[0]~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.414 ns) 1.600 ns display_mouse:inst\|dis_input\[0\]~19 3 COMB LCCOMB_X45_Y9_N6 3 " "Info: 3: + IC(0.273 ns) + CELL(0.414 ns) = 1.600 ns; Loc. = LCCOMB_X45_Y9_N6; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[0\]~19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { display_mouse:inst|dis_input[0]~18 display_mouse:inst|dis_input[0]~19 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.010 ns display_mouse:inst\|dis_input\[1\]~20 4 COMB LOOP LCCOMB_X45_Y9_N8 9 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.010 ns; Loc. = LCCOMB_X45_Y9_N8; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[1\]~20'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[1\]~20 LCCOMB_X45_Y9_N8 " "Info: Loc. = LCCOMB_X45_Y9_N8; Node \"display_mouse:inst\|dis_input\[1\]~20\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[1]~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[1]~20 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[0]~19 display_mouse:inst|dis_input[1]~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.393 ns) 2.674 ns display_mouse:inst\|dis_input\[1\]~21 5 COMB LCCOMB_X45_Y9_N8 3 " "Info: 5: + IC(0.271 ns) + CELL(0.393 ns) = 2.674 ns; Loc. = LCCOMB_X45_Y9_N8; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[1\]~21'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { display_mouse:inst|dis_input[1]~20 display_mouse:inst|dis_input[1]~21 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.084 ns display_mouse:inst\|dis_input\[2\]~22 6 COMB LOOP LCCOMB_X45_Y9_N10 9 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 3.084 ns; Loc. = LCCOMB_X45_Y9_N10; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[2\]~22'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[2\]~22 LCCOMB_X45_Y9_N10 " "Info: Loc. = LCCOMB_X45_Y9_N10; Node \"display_mouse:inst\|dis_input\[2\]~22\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[2]~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[2]~22 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[1]~21 display_mouse:inst|dis_input[2]~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.414 ns) 3.772 ns display_mouse:inst\|dis_input\[2\]~23 7 COMB LCCOMB_X45_Y9_N10 3 " "Info: 7: + IC(0.274 ns) + CELL(0.414 ns) = 3.772 ns; Loc. = LCCOMB_X45_Y9_N10; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[2\]~23'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { display_mouse:inst|dis_input[2]~22 display_mouse:inst|dis_input[2]~23 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.182 ns display_mouse:inst\|dis_input\[3\]~24 8 COMB LOOP LCCOMB_X45_Y9_N12 9 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 4.182 ns; Loc. = LCCOMB_X45_Y9_N12; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[3\]~24'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[3\]~24 LCCOMB_X45_Y9_N12 " "Info: Loc. = LCCOMB_X45_Y9_N12; Node \"display_mouse:inst\|dis_input\[3\]~24\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[3]~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[3]~24 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[2]~23 display_mouse:inst|dis_input[3]~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.414 ns) 4.870 ns display_mouse:inst\|dis_input\[3\]~25 9 COMB LCCOMB_X45_Y9_N12 3 " "Info: 9: + IC(0.274 ns) + CELL(0.414 ns) = 4.870 ns; Loc. = LCCOMB_X45_Y9_N12; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[3\]~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { display_mouse:inst|dis_input[3]~24 display_mouse:inst|dis_input[3]~25 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.280 ns display_mouse:inst\|dis_input\[4\]~26 10 COMB LOOP LCCOMB_X45_Y9_N14 9 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 5.280 ns; Loc. = LCCOMB_X45_Y9_N14; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[4\]~26'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[4\]~26 LCCOMB_X45_Y9_N14 " "Info: Loc. = LCCOMB_X45_Y9_N14; Node \"display_mouse:inst\|dis_input\[4\]~26\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[4]~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[4]~26 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[3]~25 display_mouse:inst|dis_input[4]~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.485 ns) 6.047 ns display_mouse:inst\|dis_input\[4\]~27 11 COMB LCCOMB_X45_Y9_N14 3 " "Info: 11: + IC(0.282 ns) + CELL(0.485 ns) = 6.047 ns; Loc. = LCCOMB_X45_Y9_N14; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[4\]~27'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { display_mouse:inst|dis_input[4]~26 display_mouse:inst|dis_input[4]~27 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.457 ns display_mouse:inst\|dis_input\[5\]~28 12 COMB LOOP LCCOMB_X45_Y9_N16 9 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.457 ns; Loc. = LCCOMB_X45_Y9_N16; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[5\]~28'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[5\]~28 LCCOMB_X45_Y9_N16 " "Info: Loc. = LCCOMB_X45_Y9_N16; Node \"display_mouse:inst\|dis_input\[5\]~28\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[5]~28 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[5]~28 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[4]~27 display_mouse:inst|dis_input[5]~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.414 ns) 7.174 ns display_mouse:inst\|dis_input\[5\]~29 13 COMB LCCOMB_X45_Y9_N16 3 " "Info: 13: + IC(0.303 ns) + CELL(0.414 ns) = 7.174 ns; Loc. = LCCOMB_X45_Y9_N16; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[5\]~29'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { display_mouse:inst|dis_input[5]~28 display_mouse:inst|dis_input[5]~29 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.584 ns display_mouse:inst\|dis_input\[6\]~30 14 COMB LOOP LCCOMB_X45_Y9_N18 9 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 7.584 ns; Loc. = LCCOMB_X45_Y9_N18; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[6\]~30'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[6\]~30 LCCOMB_X45_Y9_N18 " "Info: Loc. = LCCOMB_X45_Y9_N18; Node \"display_mouse:inst\|dis_input\[6\]~30\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[6]~30 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[6]~30 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[5]~29 display_mouse:inst|dis_input[6]~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.393 ns) 8.254 ns display_mouse:inst\|dis_input\[6\]~31 15 COMB LCCOMB_X45_Y9_N18 3 " "Info: 15: + IC(0.277 ns) + CELL(0.393 ns) = 8.254 ns; Loc. = LCCOMB_X45_Y9_N18; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[6\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { display_mouse:inst|dis_input[6]~30 display_mouse:inst|dis_input[6]~31 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.664 ns display_mouse:inst\|dis_input\[7\]~32 16 COMB LOOP LCCOMB_X45_Y9_N20 9 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 8.664 ns; Loc. = LCCOMB_X45_Y9_N20; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[7\]~32'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[7\]~32 LCCOMB_X45_Y9_N20 " "Info: Loc. = LCCOMB_X45_Y9_N20; Node \"display_mouse:inst\|dis_input\[7\]~32\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[7]~32 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[7]~32 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[6]~31 display_mouse:inst|dis_input[7]~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.414 ns) 9.383 ns display_mouse:inst\|dis_input\[7\]~33 17 COMB LCCOMB_X45_Y9_N20 2 " "Info: 17: + IC(0.305 ns) + CELL(0.414 ns) = 9.383 ns; Loc. = LCCOMB_X45_Y9_N20; Fanout = 2; COMB Node = 'display_mouse:inst\|dis_input\[7\]~33'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { display_mouse:inst|dis_input[7]~32 display_mouse:inst|dis_input[7]~33 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.793 ns display_mouse:inst\|dis_input\[8\]~34 18 COMB LOOP LCCOMB_X45_Y9_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 9.793 ns; Loc. = LCCOMB_X45_Y9_N22; Fanout = 2; COMB LOOP Node = 'display_mouse:inst\|dis_input\[8\]~34'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[8\]~34 LCCOMB_X45_Y9_N22 " "Info: Loc. = LCCOMB_X45_Y9_N22; Node \"display_mouse:inst\|dis_input\[8\]~34\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[7]~33 display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 10.209 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 19 REG LCCOMB_X45_Y9_N0 4 " "Info: 19: + IC(0.266 ns) + CELL(0.150 ns) = 10.209 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.684 ns ( 75.27 % ) " "Info: Total cell delay = 7.684 ns ( 75.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.525 ns ( 24.73 % ) " "Info: Total interconnect delay = 2.525 ns ( 24.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.209 ns" { display_mouse:inst|mouse:m|current_x[0] display_mouse:inst|dis_input[0]~18 display_mouse:inst|dis_input[0]~19 display_mouse:inst|dis_input[1]~20 display_mouse:inst|dis_input[1]~21 display_mouse:inst|dis_input[2]~22 display_mouse:inst|dis_input[2]~23 display_mouse:inst|dis_input[3]~24 display_mouse:inst|dis_input[3]~25 display_mouse:inst|dis_input[4]~26 display_mouse:inst|dis_input[4]~27 display_mouse:inst|dis_input[5]~28 display_mouse:inst|dis_input[5]~29 display_mouse:inst|dis_input[6]~30 display_mouse:inst|dis_input[6]~31 display_mouse:inst|dis_input[7]~32 display_mouse:inst|dis_input[7]~33 display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.209 ns" { display_mouse:inst|mouse:m|current_x[0] {} display_mouse:inst|dis_input[0]~18 {} display_mouse:inst|dis_input[0]~19 {} display_mouse:inst|dis_input[1]~20 {} display_mouse:inst|dis_input[1]~21 {} display_mouse:inst|dis_input[2]~22 {} display_mouse:inst|dis_input[2]~23 {} display_mouse:inst|dis_input[3]~24 {} display_mouse:inst|dis_input[3]~25 {} display_mouse:inst|dis_input[4]~26 {} display_mouse:inst|dis_input[4]~27 {} display_mouse:inst|dis_input[5]~28 {} display_mouse:inst|dis_input[5]~29 {} display_mouse:inst|dis_input[6]~30 {} display_mouse:inst|dis_input[6]~31 {} display_mouse:inst|dis_input[7]~32 {} display_mouse:inst|dis_input[7]~33 {} display_mouse:inst|dis_input[8]~34 {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 0.273ns 0.000ns 0.271ns 0.000ns 0.274ns 0.000ns 0.274ns 0.000ns 0.282ns 0.000ns 0.303ns 0.000ns 0.277ns 0.000ns 0.305ns 0.000ns 0.266ns } { 0.000ns 0.913ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.485ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.004 ns - Smallest " "Info: - Smallest clock skew is 4.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.659 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.787 ns) 3.300 ns display_mouse:inst\|mouse:m\|current_state.done 2 REG LCFF_X44_Y16_N25 2 " "Info: 2: + IC(1.514 ns) + CELL(0.787 ns) = 3.300 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { clk display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.000 ns) 4.895 ns display_mouse:inst\|mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G5 15 " "Info: 3: + IC(1.595 ns) + CELL(0.000 ns) = 4.895 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'display_mouse:inst\|mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.420 ns) 6.659 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 4 REG LCCOMB_X45_Y9_N0 4 " "Info: 4: + IC(1.344 ns) + CELL(0.420 ns) = 6.659 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 33.13 % ) " "Info: Total cell delay = 2.206 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.453 ns ( 66.87 % ) " "Info: Total interconnect delay = 4.453 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.655 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.655 ns display_mouse:inst\|mouse:m\|current_x\[0\] 3 REG LCFF_X45_Y9_N7 3 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X45_Y9_N7; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { clk~clkctrl display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.145 ns + " "Info: + Micro setup delay of destination is 1.145 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.209 ns" { display_mouse:inst|mouse:m|current_x[0] display_mouse:inst|dis_input[0]~18 display_mouse:inst|dis_input[0]~19 display_mouse:inst|dis_input[1]~20 display_mouse:inst|dis_input[1]~21 display_mouse:inst|dis_input[2]~22 display_mouse:inst|dis_input[2]~23 display_mouse:inst|dis_input[3]~24 display_mouse:inst|dis_input[3]~25 display_mouse:inst|dis_input[4]~26 display_mouse:inst|dis_input[4]~27 display_mouse:inst|dis_input[5]~28 display_mouse:inst|dis_input[5]~29 display_mouse:inst|dis_input[6]~30 display_mouse:inst|dis_input[6]~31 display_mouse:inst|dis_input[7]~32 display_mouse:inst|dis_input[7]~33 display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.209 ns" { display_mouse:inst|mouse:m|current_x[0] {} display_mouse:inst|dis_input[0]~18 {} display_mouse:inst|dis_input[0]~19 {} display_mouse:inst|dis_input[1]~20 {} display_mouse:inst|dis_input[1]~21 {} display_mouse:inst|dis_input[2]~22 {} display_mouse:inst|dis_input[2]~23 {} display_mouse:inst|dis_input[3]~24 {} display_mouse:inst|dis_input[3]~25 {} display_mouse:inst|dis_input[4]~26 {} display_mouse:inst|dis_input[4]~27 {} display_mouse:inst|dis_input[5]~28 {} display_mouse:inst|dis_input[5]~29 {} display_mouse:inst|dis_input[6]~30 {} display_mouse:inst|dis_input[6]~31 {} display_mouse:inst|dis_input[7]~32 {} display_mouse:inst|dis_input[7]~33 {} display_mouse:inst|dis_input[8]~34 {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 0.273ns 0.000ns 0.271ns 0.000ns 0.274ns 0.000ns 0.274ns 0.000ns 0.282ns 0.000ns 0.303ns 0.000ns 0.277ns 0.000ns 0.305ns 0.000ns 0.266ns } { 0.000ns 0.913ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.485ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 67 " "Warning: Circuit may not operate. Detected 67 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "display_mouse:inst\|mouse:m\|current_x\[8\] display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] clk 2.476 ns " "Info: Found hold time violation between source  pin or register \"display_mouse:inst\|mouse:m\|current_x\[8\]\" and destination pin or register \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" for clock \"clk\" (Hold time is 2.476 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.004 ns + Largest " "Info: + Largest clock skew is 4.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.659 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.787 ns) 3.300 ns display_mouse:inst\|mouse:m\|current_state.done 2 REG LCFF_X44_Y16_N25 2 " "Info: 2: + IC(1.514 ns) + CELL(0.787 ns) = 3.300 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { clk display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.000 ns) 4.895 ns display_mouse:inst\|mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G5 15 " "Info: 3: + IC(1.595 ns) + CELL(0.000 ns) = 4.895 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'display_mouse:inst\|mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.420 ns) 6.659 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 4 REG LCCOMB_X45_Y9_N0 4 " "Info: 4: + IC(1.344 ns) + CELL(0.420 ns) = 6.659 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 33.13 % ) " "Info: Total cell delay = 2.206 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.453 ns ( 66.87 % ) " "Info: Total interconnect delay = 4.453 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.655 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.655 ns display_mouse:inst\|mouse:m\|current_x\[8\] 3 REG LCFF_X45_Y9_N23 3 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X45_Y9_N23; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[8] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[8] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.278 ns - Shortest register register " "Info: - Shortest register to register delay is 1.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|mouse:m\|current_x\[8\] 1 REG LCFF_X45_Y9_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y9_N23; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns display_mouse:inst\|dis_input\[8\]~34 2 COMB LOOP LCCOMB_X45_Y9_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = LCCOMB_X45_Y9_N22; Fanout = 2; COMB LOOP Node = 'display_mouse:inst\|dis_input\[8\]~34'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[8\]~34 LCCOMB_X45_Y9_N22 " "Info: Loc. = LCCOMB_X45_Y9_N22; Node \"display_mouse:inst\|dis_input\[8\]~34\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { display_mouse:inst|mouse:m|current_x[8] display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 1.278 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 3 REG LCCOMB_X45_Y9_N0 4 " "Info: 3: + IC(0.266 ns) + CELL(0.150 ns) = 1.278 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 79.19 % ) " "Info: Total cell delay = 1.012 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.266 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.266 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { display_mouse:inst|mouse:m|current_x[8] display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.278 ns" { display_mouse:inst|mouse:m|current_x[8] {} display_mouse:inst|dis_input[8]~34 {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 0.266ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[8] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { display_mouse:inst|mouse:m|current_x[8] display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.278 ns" { display_mouse:inst|mouse:m|current_x[8] {} display_mouse:inst|dis_input[8]~34 {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 0.266ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] ps2c clk 4.588 ns register " "Info: tsu for register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]\" (data pin = \"ps2c\", clock pin = \"clk\") is 4.588 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.304 ns + Longest pin register " "Info: + Longest pin to register delay is 7.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2c 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'ps2c'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2c } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 56 408 584 72 "ps2c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns ps2c~0 2 COMB IOC_X65_Y31_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = IOC_X65_Y31_N0; Fanout = 1; COMB Node = 'ps2c~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ps2c ps2c~0 } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 56 408 584 72 "ps2c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.066 ns) + CELL(0.366 ns) 7.304 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] 3 REG LCFF_X46_Y16_N17 3 " "Info: 3: + IC(6.066 ns) + CELL(0.366 ns) = 7.304 ns; Loc. = LCFF_X46_Y16_N17; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { ps2c~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 16.95 % ) " "Info: Total cell delay = 1.238 ns ( 16.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.066 ns ( 83.05 % ) " "Info: Total interconnect delay = 6.066 ns ( 83.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.304 ns" { ps2c ps2c~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.304 ns" { ps2c {} ps2c~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 6.066ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] 3 REG LCFF_X46_Y16_N17 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X46_Y16_N17; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.304 ns" { ps2c ps2c~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.304 ns" { ps2c {} ps2c~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 6.066ns } { 0.000ns 0.872ns 0.366ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk display\[18\] display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 11.693 ns register " "Info: tco from clock \"clk\" to destination pin \"display\[18\]\" through register \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" is 11.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.659 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.787 ns) 3.300 ns display_mouse:inst\|mouse:m\|current_state.done 2 REG LCFF_X44_Y16_N25 2 " "Info: 2: + IC(1.514 ns) + CELL(0.787 ns) = 3.300 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { clk display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.000 ns) 4.895 ns display_mouse:inst\|mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G5 15 " "Info: 3: + IC(1.595 ns) + CELL(0.000 ns) = 4.895 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'display_mouse:inst\|mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.420 ns) 6.659 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 4 REG LCCOMB_X45_Y9_N0 4 " "Info: 4: + IC(1.344 ns) + CELL(0.420 ns) = 6.659 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 33.13 % ) " "Info: Total cell delay = 2.206 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.453 ns ( 66.87 % ) " "Info: Total interconnect delay = 4.453 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.034 ns + Longest register pin " "Info: + Longest register to pin delay is 5.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 1 REG LCCOMB_X45_Y9_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(2.652 ns) 5.034 ns display\[18\] 2 PIN PIN_AB26 0 " "Info: 2: + IC(2.382 ns) + CELL(2.652 ns) = 5.034 ns; Loc. = PIN_AB26; Fanout = 0; PIN Node = 'display\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] display[18] } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 52.68 % ) " "Info: Total cell delay = 2.652 ns ( 52.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 47.32 % ) " "Info: Total interconnect delay = 2.382 ns ( 47.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] display[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} display[18] {} } { 0.000ns 2.382ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] display[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} display[18] {} } { 0.000ns 2.382ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] ps2d clk -4.256 ns register " "Info: th for register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]\" (data pin = \"ps2d\", clock pin = \"clk\") is -4.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] 3 REG LCFF_X45_Y13_N17 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X45_Y13_N17; Fanout = 1; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.190 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2d 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'ps2d'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2d } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 40 408 584 56 "ps2d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns ps2d~0 2 COMB IOC_X65_Y32_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = IOC_X65_Y32_N3; Fanout = 1; COMB Node = 'ps2d~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ps2d ps2d~0 } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 40 408 584 56 "ps2d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.075 ns) + CELL(0.149 ns) 7.106 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]~feeder 3 COMB LCCOMB_X45_Y13_N16 1 " "Info: 3: + IC(6.075 ns) + CELL(0.149 ns) = 7.106 ns; Loc. = LCCOMB_X45_Y13_N16; Fanout = 1; COMB Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]~feeder'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { ps2d~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.190 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] 4 REG LCFF_X45_Y13_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.190 ns; Loc. = LCFF_X45_Y13_N17; Fanout = 1; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 15.51 % ) " "Info: Total cell delay = 1.115 ns ( 15.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.075 ns ( 84.49 % ) " "Info: Total interconnect delay = 6.075 ns ( 84.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { ps2d ps2d~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { ps2d {} ps2d~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 6.075ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { ps2d ps2d~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { ps2d {} ps2d~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 6.075ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 37 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 00:30:26 2011 " "Info: Processing ended: Thu Nov 03 00:30:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
