#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jan  5 10:15:21 2024
# Process ID: 15604
# Current directory: D:/vlsi/vlsi-projekat
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2792 D:\vlsi\vlsi-projekat\project_4.xpr
# Log file: D:/vlsi/vlsi-projekat/vivado.log
# Journal file: D:/vlsi/vlsi-projekat\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vlsi/vlsi-projekat/project_4.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/vlsi/vlsi-projekat/project_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1063.457 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd}
update_compile_order -fileset sources_1
set_property top histogram_complete [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.969 ; gain = 264.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:13]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:59]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (1#1) [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:65]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (2#1) [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (2#1) [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (2#1) [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (2#1) [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (2#1) [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (2#1) [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (2#1) [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (2#1) [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (3#1) [D:/vlsi/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:76]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
