m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Rmap/dev_5/simulation
Edata_sc_fifo
Z0 w1550753270
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/sim
Z4 8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/scfifo/data_sc_fifo/data_sc_fifo.vhd
Z5 FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/scfifo/data_sc_fifo/data_sc_fifo.vhd
l0
L43
VCUc4MV`3a7cc=>T:l4kF23
!s100 :>Ni<hMge@CkC@XP5YUPF2
Z6 OV;C;10.5b;63
32
Z7 !s110 1550777558
!i10b 1
Z8 !s108 1550777558.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/scfifo/data_sc_fifo/data_sc_fifo.vhd|
Z10 !s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/scfifo/data_sc_fifo/data_sc_fifo.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Asyn
R1
R2
DEx4 work 12 data_sc_fifo 0 22 CUc4MV`3a7cc=>T:l4kF23
l93
L59
VOC_eLCl_UAL<9:^UGB;N81
!s100 ne5UT^`CCQehNZO>]=kMK3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edpfifo
Z13 w1551971198
R1
R2
R3
Z14 8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd
Z15 FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd
l0
L43
V=i<9VcUT7UO=dGO5U=<RP0
!s100 QAEBaBHaH=F1G_Z0hES]G2
R6
32
Z16 !s110 1551972582
!i10b 1
Z17 !s108 1551972582.000000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd|
Z19 !s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/altera_ipcore/dpfifo/dpfifo.vhd|
!i113 1
R11
R12
Asyn
R1
R2
DEx4 work 6 dpfifo 0 22 =i<9VcUT7UO=dGO5U=<RP0
l99
L59
VVDDZ6Q5DBPEN0Kj=W[igV2
!s100 65PG3SaIHdMe[lZk9HMXW1
R6
32
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R12
Ppgen_avalon_mm_control_pkg
Z20 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R1
R2
Z21 w1551444592
R3
8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd
FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd
l0
L5
Vz_:`2[FII]I4k5TNKkXE62
!s100 cU7L0i=DO`eAh[]T8bGIa3
R6
32
Z22 !s110 1551972581
!i10b 1
Z23 !s108 1551972581.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd|
!s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_control_pkg.vhd|
!i113 1
R11
R12
Ppgen_avalon_mm_data_pkg
R20
R1
R2
R21
R3
8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd
FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd
l0
L5
VYbOE]^]HJWWS:V=IZG_gC1
!s100 YVg6dI6i8OeIi5f`e?kFG3
R6
32
R22
!i10b 1
R23
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd|
!s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/AVALON/pgen_avalon_mm_data_pkg.vhd|
!i113 1
R11
R12
Epgen_data_controller_ent
R21
DPx4 work 18 pgen_data_fifo_pkg 0 22 SF?c_KCZNfjAT`:P]WdkR1
DPx4 work 26 pgen_mm_data_registers_pkg 0 22 HdLIIWHlY[EA9^`@6<naP2
Z24 DPx4 work 26 pgen_pattern_generator_pkg 0 22 ;V?J_E]VGZ@OaXS7:c?[d0
Z25 DPx4 work 24 pgen_data_controller_pkg 0 22 3W:S^><:=cg_Q[;MR:E8H2
R20
R1
R2
R3
8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd
FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd
l0
L10
VKAfzn3jj3ZLSTSWUFYYBB3
!s100 l^MYIkVjhIdo5Q=LLUH`C3
R6
32
R16
!i10b 1
R17
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd|
!s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller.vhd|
!i113 1
R11
R12
Ppgen_data_controller_pkg
R20
R1
R2
R21
R3
Z26 8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd
Z27 FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd
l0
L5
V3W:S^><:=cg_Q[;MR:E8H2
!s100 8amQ7?VbJ@hM0Zi:@d^X[0
R6
32
R22
!i10b 1
R23
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd|
Z29 !s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_controller_pkg.vhd|
!i113 1
R11
R12
Bbody
R25
R20
R1
R2
l0
L28
V[mRY6WL6?N?gjbLG`8goL1
!s100 SP7F2T@QPhjYGQ:fjGc:O3
R6
32
R22
!i10b 1
R23
R28
R29
!i113 1
R11
R12
Ppgen_data_fifo_pkg
R20
R1
R2
R21
R3
8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd
FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd
l0
L5
VSF?c_KCZNfjAT`:P]WdkR1
!s100 j<5JinRg[<975SPOPR?eB2
R6
32
R22
!i10b 1
R23
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd|
!s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/DATA_FIFO/pgen_data_fifo_pkg.vhd|
!i113 1
R11
R12
Ppgen_mm_data_registers_pkg
R20
R1
R2
R21
R3
8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd
FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd
l0
L5
VHdLIIWHlY[EA9^`@6<naP2
!s100 af@`5EQ7Edc:MmDdRY8ce2
R6
32
R22
!i10b 1
!s108 1551972580.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd|
!s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_data_registers_pkg.vhd|
!i113 1
R11
R12
Ppgen_mm_registers_pkg
R20
R1
R2
R21
R3
8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd
FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd
l0
L5
V53`Jh`E_A8NY=O?R5<0jF3
!s100 HOBZjnk@g^VinM3QU1Eoe1
R6
32
R22
!i10b 1
R23
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd|
!s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/REGISTERS/pgen_mm_control_registers_pkg.vhd|
!i113 1
R11
R12
Epgen_pattern_generator_ent
R21
R25
R24
R20
R1
R2
R3
8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd
FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd
l0
L8
VHiOjZATTMcYNPJG^DDW8Z3
!s100 9MaZG5dPSong>bLGG[64X0
R6
32
R16
!i10b 1
R17
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd|
!s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator.vhd|
!i113 1
R11
R12
Ppgen_pattern_generator_pkg
R20
R1
R2
R21
R3
Z30 8E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd
Z31 FE:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd
l0
L5
V;V?J_E]VGZ@OaXS7:c?[d0
!s100 Y]lZ80:mTlo_GDC5`Dd0J2
R6
32
R22
!i10b 1
R23
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd|
Z33 !s107 E:/cassio/repo_simucam/SimuCam_Development/FPGA_Developments/Pgen/pgen/GENERATOR/pgen_pattern_generator_pkg.vhd|
!i113 1
R11
R12
Bbody
R24
R20
R1
R2
l0
L35
VY7V=hWlPZD@BeTX>BE4TY3
!s100 XA]z:f=;`hG:Y6_Y1da@40
R6
32
R22
!i10b 1
R23
R32
R33
!i113 1
R11
R12
