// Seed: 971126954
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  always @(posedge id_0) begin
    id_3 <= #id_0 id_1;
    id_3 <= 1'h0;
  end
endmodule
