// Seed: 3590216429
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4 = id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4
  );
  always id_2 = #(1) id_3;
endmodule
module module_2 (
    input  uwire id_0,
    input  wand  id_1,
    output wand  id_2
);
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign id_2 = 1'b0;
endmodule
