/*
 * Copyright (c) 2023, Advanced Micro Devices, Inc.
 * All rights reserved.
 *
 * Author: Chris Lavin, Advanced Micro Devices, Inc.
 *
 * This file is part of RapidWright.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/**
 *
 */
package com.xilinx.rapidwright.device;


/**
 * Generated on: Wed May 17 23:03:43 2023
 * by: com.xilinx.rapidwright.release.SiteAndTileTypeUpdater
 *
 * Enumeration of SiteTypeEnum type for all valid devices within Vivado.
 */
public enum SiteTypeEnum {
    ABUS_SWITCH,
    AIE_ARRAYSWITCH,
    AIE_CORE,
    AIE_FIFO,
    AIE_INTF_B_TEST,
    AIE_INTF_C_TEST,
    AIE_MEMGRP,
    AIE_ML_ARRAYSWITCH,
    AIE_ML_CORE,
    AIE_ML_FIFO,
    AIE_ML_MEMGRP,
    AIE_ML_MEM_ARRAYSWITCH,
    AIE_ML_MEM_MEMGRP,
    AIE_ML_NOC,
    AIE_ML_PL,
    AIE_ML_PLL,
    AIE_ML_SHIMSWITCH,
    AIE_ML_SHIMTRACE,
    AIE_ML_TILECTRL,
    AIE_NOC,
    AIE_PL,
    AIE_PLL,
    AIE_SHIMSWITCH,
    AIE_SHIMTRACE,
    AIE_TILECTRL,
    AMS_ADC,
    AMS_DAC,
    BFR_A,
    BFR_B,
    BIAS,
    BITSLICE_COMPONENT_RX_TX,
    BITSLICE_CONTROL,
    BITSLICE_RXTX_RX,
    BITSLICE_RXTX_TX,
    BITSLICE_RX_TX,
    BITSLICE_TX,
    BLI_A_GRP0,
    BLI_A_GRP1,
    BLI_A_GRP2,
    BLI_B_GRP0,
    BLI_B_GRP1,
    BLI_B_GRP2,
    BLI_C_GRP0,
    BLI_C_GRP1,
    BLI_C_GRP2,
    BLI_D_GRP4,
    BLI_D_GRP5,
    BLI_D_GRP6,
    BLI_D_GRP7,
    BLI_HBM_APB_INTF,
    BLI_HBM_AXI_INTF,
    BLI_TMR,
    BSCAN,
    BSCAN_JTAG_MONE2,
    BUFCE_LEAF,
    BUFCE_LEAF_X16,
    BUFCE_ROW,
    BUFCE_ROW_FSR,
    BUFDIV_LEAF,
    BUFG,
    BUFGCE,
    BUFGCE_DIV,
    BUFGCE_HDIO,
    BUFGCTRL,
    BUFG_FABRIC,
    BUFG_GT,
    BUFG_GT_SYNC,
    BUFG_HSR_TEST,
    BUFG_LB,
    BUFG_PS,
    BUFHCE,
    BUFIO,
    BUFMRCE,
    BUFR,
    CAPTURE,
    CFGIO_SITE,
    CFG_IO_ACCESS,
    CMACE4,
    CMAC_SITE,
    CMPHY_DFX_HB,
    CMPHY_OCTAD,
    CONFIG_SITE,
    CPM5,
    CPM5N,
    CPM_EXT,
    CPM_MAIN,
    DCI,
    DCIRESET,
    DCMAC,
    DDRMC,
    DDRMC5,
    DDRMC_RIU,
    DFE_A,
    DFE_B,
    DFE_C,
    DFE_D,
    DFE_E,
    DFE_F,
    DFE_G,
    DNA_PORT,
    DPLL,
    DRP_AMS_ADC,
    DRP_AMS_DAC,
    DSP48E1,
    DSP48E2,
    DSP58,
    DSP58_CPLX,
    DSP58_PRIMARY,
    DSPFP,
    EFUSE_USR,
    FE,
    FIFO18E1,
    FIFO18_0,
    FIFO36,
    FIFO36E1,
    FRAME_ECC,
    GCLK_DELAY,
    GCLK_DELAY_SSIT,
    GCLK_DELAY_SSIT2,
    GCLK_PD,
    GCLK_TAPS_DECODE_GT,
    GCLK_TAPS_DECODE_VNOC,
    GCLK_TAPS_DECODE_VNOC_PS,
    GCLK_TEST,
    GCLK_TEST_BUF,
    GCLK_TEST_BUFE3,
    GCLK_TEST_RING,
    GLOBALSIG,
    GTHE2_CHANNEL,
    GTHE2_COMMON,
    GTHE3_CHANNEL,
    GTHE3_COMMON,
    GTHE4_CHANNEL,
    GTHE4_COMMON,
    GTM_DUAL,
    GTM_QUAD,
    GTM_REFCLK,
    GTPE2_CHANNEL,
    GTPE2_COMMON,
    GTXE2_CHANNEL,
    GTXE2_COMMON,
    GTYE3_CHANNEL,
    GTYE3_COMMON,
    GTYE4_CHANNEL,
    GTYE4_COMMON,
    GTYP_QUAD,
    GTYP_REFCLK,
    GTY_QUAD,
    GTY_REFCLK,
    GTZE2_OCTAL,
    HARD_SYNC,
    HBM_IO_CHNL,
    HBM_IO_MS,
    HBM_MC,
    HBM_PHY_CHNL,
    HBM_PHY_MS,
    HBM_REF_CLK,
    HDIOB,
    HDIOBDIFFINBUF,
    HDIOB_M,
    HDIOB_S,
    HDIOLOGIC,
    HDIOLOGIC_M,
    HDIOLOGIC_S,
    HDIO_BIAS,
    HDIO_VREF,
    HDLOGIC_APB,
    HDLOGIC_CSSD,
    HNICPIPE_QUAD,
    HNICX,
    HPIOB,
    HPIOBDIFFINBUF,
    HPIOBDIFFOUTBUF,
    HPIOB_DCI_SNGL,
    HPIOB_M,
    HPIOB_S,
    HPIOB_SNGL,
    HPIO_RCLK_PRBS,
    HPIO_VREF_SITE,
    HPIO_ZMATCH_BLK_HCLK,
    HPLL,
    HRIO,
    HRIODIFFINBUF,
    HRIODIFFOUTBUF,
    HSADC,
    HSC,
    HSDAC,
    IBUFDS_GTE2,
    ICAP,
    IDELAYCTRL,
    IDELAYE2,
    IDELAYE2_FINEDELAY,
    ILKNE4,
    ILKNF,
    ILKN_SITE,
    ILOGICE2,
    ILOGICE3,
    IN_FIFO,
    IOB,
    IOB18,
    IOB18M,
    IOB18S,
    IOB33,
    IOB33M,
    IOB33S,
    IOBM,
    IOBS,
    IOPAD,
    IPAD,
    IRI_QUAD_EVEN,
    IRI_QUAD_ODD,
    ISERDESE2,
    KEY_CLEAR,
    LAGUNA,
    MISR,
    MMCM,
    MMCME2_ADV,
    MMCME3_ADV,
    MRMAC,
    MTBF2,
    MTBF3,
    NOC2_NIDBH,
    NOC2_NIDBV,
    NOC2_NMU128,
    NOC2_NMU256,
    NOC2_NMU512,
    NOC2_NPS5555,
    NOC2_NPS7575,
    NOC2_NSU128,
    NOC2_NSU256,
    NOC2_NSU512,
    NOC2_SCAN,
    NOC2_XBR2X4,
    NOC2_XBR4X2,
    NOC_HBM_BLI_SCAN,
    NOC_NCRB,
    NOC_NCRB_SSIT,
    NOC_NIDB,
    NOC_NMU128,
    NOC_NMU512,
    NOC_NMU_HBM2E,
    NOC_NPP_RPTR,
    NOC_NPS4,
    NOC_NPS5555,
    NOC_NPS6,
    NOC_NPS7575,
    NOC_NPS_VNOC,
    NOC_NSU128,
    NOC_NSU512,
    NPI_NIR,
    ODELAYE2,
    ODELAYE2_FINEDELAY,
    OLOGICE2,
    OLOGICE3,
    OPAD,
    OSERDESE2,
    OUT_FIFO,
    PCIE40,
    PCIE40E4,
    PCIE4CE4,
    PCIE50,
    PCIE_2_1,
    PCIE_3_0,
    PCIE_3_1,
    PHASER_IN,
    PHASER_IN_ADV,
    PHASER_IN_PHY,
    PHASER_OUT,
    PHASER_OUT_ADV,
    PHASER_OUT_PHY,
    PHASER_REF,
    PHY_CONTROL,
    PLL,
    PLLE2_ADV,
    PLLE3_ADV,
    PLL_SELECT_SITE,
    PMV,
    PMV2,
    PMV2_SVT,
    PMVBRAM,
    PMVIOB,
    PS7,
    PS8,
    PS9,
    PSX,
    RAMB180,
    RAMB181,
    RAMB18E1,
    RAMB18_L,
    RAMB18_U,
    RAMB36,
    RAMB36E1,
    RAMBFIFO18,
    RAMBFIFO36,
    RAMBFIFO36E1,
    RCLK_DFX_TEST,
    RFADC,
    RFDAC,
    RIU_OR,
    RPI_HD_APB,
    SDFEC_A,
    SDFEC_B,
    SDFEC_C,
    SLICEL,
    SLICEM,
    STARTUP,
    SYSMONE1,
    SYSMONE4,
    SYSMON_SAT,
    TIEOFF,
    URAM288,
    URAM_CAS_DLY,
    USR_ACCESS,
    VBUS_SWITCH,
    VCU,
    VDU,
    X5PHIO_CMUIF,
    X5PHIO_CMU_X32,
    X5PHIO_DCCIBUF,
    X5PHIO_HARD_INV,
    X5PHIO_XCVR,
    X5PLL,
    X5PLL_INTF,
    X5PLL_S2P,
    XADC,
    XIPHY_FEEDTHROUGH,
    XPHY,
    XPIOB,
    XPIOLOGIC,
    XPIO_DCI,
    XPIO_VREF,
    XPIPE_QUAD,
    XPLL,
    XRAM,
}
