Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:03:59.196537] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -execute {set DESIGN alu;set GEN_EFF medium; set DATE 2025-0127-145603; set RUN 0.286;} -files Logical_Syn.tcl 
Date:    Mon Jan 27 15:03:59 2025
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673636KB)
PID:     276406
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[15:03:59.442347] Periodic Lic check successful
[15:03:59.966642] Feature usage summary:
[15:03:59.966642] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

#@ Processing -execute option
@genus:root: 1> set DESIGN alu;set GEN_EFF medium; set DATE 2025-0127-145603; set RUN 0.286;
#@ Processing -files option
@genus:root: 2> source Logical_Syn.tcl
#@ Begin verbose source ./Logical_Syn.tcl
@file(Logical_Syn.tcl) 15: set _REPORTS_PATH report/${DESIGN}/reports_${DATE}/${GEN_EFF}/clk_${RUN}
@file(Logical_Syn.tcl) 16: set _LOG_PATH log/${DESIGN}/logs_${DATE}/${GEN_EFF}/clk_${RUN}
@file(Logical_Syn.tcl) 25: set TECH_PATH  /tools/pdk/cadence/gpdk045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4
@file(Logical_Syn.tcl) 27: read_libs "${TECH_PATH}/gsclib045_lvt/timing/fast_vdd1v2_basicCells_lvt.lib"

  Message Summary for Library fast_vdd1v2_basicCells_lvt.lib:
  ***********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  ***********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_basicCells_lvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v2/ANTENNALVT'.
        : Specify a valid area value for the libcell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v2/DFFNSRX4LVT'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v2/DFFSX2LVT'.
@file(Logical_Syn.tcl) 29: read_physical -lef "{${TECH_PATH}/gsclib045_tech/lef/gsclib045_tech.lef ${TECH_PATH}/gsclib045_lvt/lef/gsclib045_lvt_macro.lef}"
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1LVT cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8LVT cannot be found in library.
@file(Logical_Syn.tcl) 31: read_qrc "${TECH_PATH}/gsclib045_tech/qrc/qx/gpdk045.tch"

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(Logical_Syn.tcl) 33: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 34: puts "Configuration of the Genus"
Configuration of the Genus
@file(Logical_Syn.tcl) 35: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 39:     set_db interconnect_mode ple
  Setting attribute of root '/': 'interconnect_mode' = ple
@file(Logical_Syn.tcl) 42:     set_db information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(Logical_Syn.tcl) 45:     set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(Logical_Syn.tcl) 47:     set_db lp_insert_clock_gating false
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
@file(Logical_Syn.tcl) 49: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory log/alu/logs_2025-0127-145603/medium/clk_0.286
@file(Logical_Syn.tcl) 54: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory report/alu/reports_2025-0127-145603/medium/clk_0.286
@file(Logical_Syn.tcl) 59: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 60: puts "  Load Design   and Elaboration"
  Load Design   and Elaboration
@file(Logical_Syn.tcl) 61: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 63:    read_hdl -sv "../rtl/${DESIGN}.sv \ 
   ../rtl/register.sv"
            Reading Verilog file '../rtl/alu.sv'
            Reading Verilog file '../rtl/register.sv'
@file(Logical_Syn.tcl) 65:    elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1LVT'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4LVT'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'alu' from file '../rtl/alu.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'alu' with default parameters value.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu.sel' in module 'alu' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 31.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_WIDTH3' from file '../rtl/register.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu.in1' in module 'alu' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 38.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_WIDTH16' from file '../rtl/register.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu.in2' in module 'alu' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 45.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu.start' in module 'alu' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 51.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_WIDTH1' from file '../rtl/register.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu.out' in module 'alu' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 58.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu.donee' in module 'alu' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 65.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'alu' in file '../rtl/alu.sv' on line 100.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'alu' in file '../rtl/alu.sv' on line 84.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'alu' in file '../rtl/alu.sv' on line 114.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'alu'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: alu, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: alu, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: alu, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: alu, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Logical_Syn.tcl) 67:    read_sdc ../sdc/constraints.sdc
            Reading file '/home/gme/guilherme.manske/INOVAME/optimization/ALU/script/../sdc/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(Logical_Syn.tcl) 70:    puts $::dc::sdc_failed_commands

@file(Logical_Syn.tcl) 72:    init_design 
Started checking and loading power intent for design alu...
===========================================================
No power intent for design 'alu'.
Completed checking and loading power intent for design alu (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
================================================================================================================
#
# Reading SDC ../sdc/constraints.sdc for view: (constraint_mode:default_emulate_constraint_mode)
#
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clock'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/clock'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
            Reading file '/home/gme/guilherme.manske/INOVAME/optimization/ALU/script/../sdc/constraints.sdc'
            Reading file '/home/gme/guilherme.manske/INOVAME/optimization/ALU/script/../sdc/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
      Compressed 3 timing exceptions down to 2.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(Logical_Syn.tcl) 75: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 76: puts "Synthesis - mapping and optimization"
Synthesis - mapping and optimization
@file(Logical_Syn.tcl) 77: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 78:     set_db syn_global_effort $GEN_EFF
  Setting attribute of root '/': 'syn_global_effort' = medium
@file(Logical_Syn.tcl) 79:     syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
      Running additional step before syn_gen...


Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in alu
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info: typical gate delay   19.2 ps   std_slew:    3.2 ps   std_load:  0.8 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: alu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist alu)...
Running DP early redundancy removal
Completed DP early redundancy removal on alu (runtime = 0.0s)
Multi-threaded constant propagation [4|0] ...
...done running DP early constant propagation (0 seconds CPU time, netlist alu).
qor: dump_pre_qor for alu (ptr: 0x7f2ea61062c0,pid: 276406)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'alu' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 3.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: alu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: alu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside alu = 0
#Special hiers formed inside register_WIDTH1 = 0
#Special hiers formed inside register_WIDTH16 = 0
#Special hiers formed inside register_WIDTH3 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside alu = 0
#Special hiers formed inside register_WIDTH1 = 0
#Special hiers formed inside register_WIDTH16 = 0
#Special hiers formed inside register_WIDTH3 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.010s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: alu, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.01 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.00 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 4
mux_next_state_84_18 mux_done_reg_114_10 mux_next_state_82_10 mux_next_state_83_10 
SOP DEBUG : Module= alu, Cluster= ctl_op_reg_84_18, ctl= 4, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_op_reg_84_18.
              Info: total 1 bmuxes found, 1 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'alu':
          sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 64 
      Timing addsub_signed_30...
        Done timing addsub_signed_30.
      Timing addsub_unsigned_42...
        Done timing addsub_unsigned_42.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in alu':
	  (sub_103_37, add_102_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in alu':
	  (sub_103_37, add_102_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in alu':
	  (sub_103_37, add_102_37)

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in alu: area: 5416235370 ,dp = 6 mux = 1  ctl_case = 0  decode = 1  sg = slow         worst_clk_period: -1.0000 
    wns: 734  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  7343  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in alu: area: 3893920695 ,dp = 1 mux = 2  ctl_case = 0  decode = 1  other = 66  sg = fast         worst_clk_period: -1.0000 
    wns: 1556  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19808  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in alu: area: 3893920695 ,dp = 1 mux = 2  ctl_case = 0  decode = 1  other = 66  sg = very_slow    worst_clk_period: -1.0000 
    wns: 1556  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19808  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in alu: area: 5416235370 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 64  sg = very_fast    worst_clk_period: -1.0000 
    wns: 734  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  7343  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in alu: area: 5416235370 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 64  sg = very_fast    worst_clk_period: -1.0000 
    wns: 734  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  7343  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in alu: area: 5416235370 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 64  sg = very_fast    worst_clk_period: -1.0000 
    wns: 734  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  7343  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in alu: area: 3893920695 ,dp = 1 mux = 2  ctl_case = 0  decode = 1  other = 66  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1556  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19808  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in alu: area: 5426918280 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 64  sg = very_fast    worst_clk_period: -1.0000 
    wns: 734  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  7343  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c5 in alu: area: 5416235370 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 64  sg = very_fast    worst_clk_period: -1.0000 
    wns: 734  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  7343  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 3893920695.  Fastest config wns;  734
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       5416235370         3893920695         3893920695         5416235370         5416235370         5416235370         3893920695         5426918280  
##>            WNS           -73.40            -155.60            -155.60             -73.40             -73.40             -73.40            -155.60             -73.40  
##>            TNS             7343              19808              19808               7343               7343               7343              19808               7343  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  1                  1                  0                  0                  0                  1                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             5416235370 (       )      -73.40 (        )       7343 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>create_score                    START             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)              
##>                                  END             5416235370 (  +0.00)      -73.40 (   +0.00)       7343 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'alu'.
      Removing temporary intermediate hierarchies under alu
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: alu, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: alu, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: alu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: alu, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.010s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.01 | 
----------------------------------------------------------------
              Optimizing muxes in design 'alu'.
              Post blast muxes in design 'alu'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: alu, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.010s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: alu, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.009s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.01 | 
| hlo_timing_reorder |       0 |       0 |        0.01 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------
|   Id    |  Sev  |Count|                               Message Text                               |
----------------------------------------------------------------------------------------------------
|CDFG-472 |Warning|    1|Unreachable statements for case item.                                     |
|CDFG-567 |Info   |    6|Instantiating Subdesign.                                                  |
|CDFG-769 |Info   |    2|Identified sum-of-products logic to be optimized during syn_generic.      |
|CDFG-818 |Warning|    1|Using default parameter value for module elaboration.                     |
|CWD-19   |Info   |   15|An implementation was inferred.                                           |
|DPOPT-1  |Info   |    1|Optimizing datapath logic.                                                |
|DPOPT-2  |Info   |    1|Done optimizing datapath logic.                                           |
|DPOPT-3  |Info   |    1|Implementing datapath configurations.                                     |
|DPOPT-4  |Info   |    1|Done implementing datapath configurations.                                |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                                             |
|ELAB-1   |Info   |    1|Elaborating Design.                                                       |
|ELAB-2   |Info   |    3|Elaborating Subdesign.                                                    |
|ELAB-3   |Info   |    1|Done Elaborating Design.                                                  |
|GLO-40   |Info   |    1|Combinational hierarchical blocks with identical inputs have been merged. |
|         |       |     |This optimization usually reduces design area. To prevent merging of      |
|         |       |     | combinational hierarchical blocks, set the                               |
|         |       |     | 'merge_combinational_hier_instances' root attribute to 'false' or the    |
|         |       |     | 'merge_combinational_hier_instance' instance attribute to 'false'.       |
|LBR-9    |Warning|    2|Library cell has no output pins defined.                                  |
|         |       |     |Add the missing output pin(s)                                             |
|         |       |     | , then reload the library. Else the library cell will be marked as timing|
|         |       |     | model i.e. unusable. Timing_model means that the cell does not have any  |
|         |       |     | defined function. If there is no output pin, Genus will mark library cell|
|         |       |     | as unusable i.e. the attribute 'usable' will be marked to 'false' on the |
|         |       |     | libcell. Therefore, the cell is not used for mapping and it will not be  |
|         |       |     | picked up from the library for synthesis. If you query the attribute     |
|         |       |     | 'unusable_reason' on the libcell; result will be: 'Library cell has no   |
|         |       |     | output pins.'Note: The message LBR-9 is only for the logical pins and not|
|         |       |     | for the power_ground pins. Genus will depend upon the output function    |
|         |       |     | defined in the pin group (output pin)                                    |
|         |       |     | of the cell, to use it for mapping. The pg_pin will not have any function|
|         |       |     | defined.                                                                 |
|LBR-41   |Info   |    1|An output library pin lacks a function attribute.                         |
|         |       |     |If the remainder of this library cell's semantic checks are successful, it|
|         |       |     | will be considered as a timing-model                                     |
|         |       |     | (because one of its outputs does not have a valid function.              |
|LBR-43   |Warning|    3|Libcell has no area attribute.  Defaulting to 0 area.                     |
|         |       |     |Specify a valid area value for the libcell.                               |
|LBR-155  |Info   |  264|Mismatch in unateness between 'timing_sense' attribute and the function.  |
|         |       |     |The 'timing_sense' attribute will be respected.                           |
|LBR-161  |Info   |    1|Setting the maximum print count of this message to 10 if information_level|
|         |       |     | is less than 9.                                                          |
|LBR-162  |Info   |  124|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.   |
|         |       |     |Setting the 'timing_sense' to non_unate.                                  |
|LBR-412  |Info   |    1|Created nominal operating condition.                                      |
|         |       |     |The nominal operating condition is represented, either by the nominal PVT |
|         |       |     | values specified in the library source                                   |
|         |       |     | (via nom_process,nom_voltage and nom_temperature respectively)           |
|         |       |     | , or by the default PVT values (1.0,1.0,1.0).                            |
|LBR-518  |Info   |    1|Missing a function attribute in the output pin definition.                |
|PHYS-129 |Info   |  119|Via with no resistance will have a value of '0.0' assigned for resistance |
|         |       |     | value.                                                                   |
|         |       |     |If this is the expected behavior, this message can be ignored.            |
|PHYS-279 |Warning|    7|Physical cell not defined in library.                                     |
|         |       |     |Ensure that the proper library files are available and have been imported.|
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.                              |
|RTLOPT-30|Info   |    3|Accepted resource sharing opportunity.                                    |
|SYNTH-1  |Info   |    1|Synthesizing.                                                             |
|TIM-101  |Warning|    1|Replacing existing clock definition.                                      |
|         |       |     |A new clock has been defined with the same name as an existing clock.     |
|TIM-304  |Info   |    1|Replacing an existing timing exception with another.                      |
|         |       |     |Existing exception had a name conflict with the newly created exception.  |
|         |       |     | The exception created at a later time is maintained.                     |
|TIM-1000 |Info   |    1|Multimode clock gating check is disabled.                                 |
----------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'alu'...
        Preparing the circuit
          Pruning unused logic
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'donee' in module 'alu' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'start' in module 'alu' would be automatically ungrouped.
          There are 2 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sel' in module 'alu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'out' in module 'alu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'in2' in module 'alu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'in1' in module 'alu' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) alu...
          Done structuring (delay-based) alu
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) sub_unsigned...
          Done structuring (delay-based) sub_unsigned
        Mapping component sub_unsigned...
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) cb_oseq_30...
            Starting partial collapsing (xors only) cb_oseq_30
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq_30
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_30
        Mapping component cb_oseq_30...
          Structuring (delay-based) logic partition in alu...
          Done structuring (delay-based) logic partition in alu
        Mapping logic partition in alu...
          Structuring (delay-based) logic partition in alu...
          Done structuring (delay-based) logic partition in alu
        Mapping logic partition in alu...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------
|  Id  |Sev |Count|                                  Message Text                                  |
----------------------------------------------------------------------------------------------------
|GLO-51|Info|    6|Hierarchical instance automatically ungrouped.                                  |
|      |    |     |Hierarchical instances can be automatically ungrouped to allow for better area  |
|      |    |     | or timing optimization. To prevent this ungroup, set the root-level attribute  |
|      |    |     | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting |
|      |    |     | the attribute 'ungroup_ok' of instances or modules to 'false'.                 |
----------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clock' target slack:     5 ps
Target path end-point (Pin: out_q_reg[14]/d)

       Pin                    Type          Fanout Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock clock)       <<<  launch                               0 R 
cb_seqi454
  in2_q_reg[3]/clk                                                
  in2_q_reg[3]/q    (u)  unmapped_d_flop         8  6.4           
cb_seqi454/add_102_37_B[3] 
add_102_37/B[3] 
  g11/in_1                                                        
  g11/z             (u)  unmapped_nand2          5  4.0           
  g10173/in_1                                                     
  g10173/z          (u)  unmapped_nand2          1  0.8           
  g10141/in_1                                                     
  g10141/z          (u)  unmapped_complex2       1  0.8           
  g10126/in_1                                                     
  g10126/z          (u)  unmapped_complex2       1  0.8           
  g10118/in_1                                                     
  g10118/z          (u)  unmapped_complex2       1  0.8           
  g10105/in_1                                                     
  g10105/z          (u)  unmapped_or2            1  0.8           
  g10101/in_1                                                     
  g10101/z          (u)  unmapped_complex2       9  7.2           
  g10084/in_1                                                     
  g10084/z          (u)  unmapped_complex2       1  0.8           
  g10081/in_1                                                     
  g10081/z          (u)  unmapped_complex2       2  1.6           
  g10074/in_0                                                     
  g10074/z          (u)  unmapped_or2            1  0.8           
  g10075/in_1                                                     
  g10075/z          (u)  unmapped_nand2          1  0.8           
add_102_37/Z[14] 
cb_oseqi/add_102_37_Z[14] 
  g1746/in_1                                                      
  g1746/z           (u)  unmapped_complex2       1  0.8           
  g1612/in_1                                                      
  g1612/z           (u)  unmapped_complex2       1  0.8           
  g1593/in_1                                                      
  g1593/z           (u)  unmapped_complex2       1  0.8           
cb_oseqi/cb_seqi_mux_result_reg_100_10_g25_z 
cb_seqi/mux_result_reg_100_10_g25_z 
  out_q_reg[14]/d   <<<  unmapped_d_flop                          
  out_q_reg[14]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)            capture                            286 R 
                         uncertainty                              
------------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : cb_seqi454/in2_q_reg[3]/clk
End-point    : cb_seqi/out_q_reg[14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_102_37' in module 'alu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sub_103_37' in module 'alu' would be automatically ungrouped.
          There are 2 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    56        100.0
Excluded from State Retention      56        100.0
    - Will not convert             56        100.0
      - Preserved                   0          0.0
      - Power intent excluded      56        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

        Computing net loads.
PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 4.572958999999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) | 100.0(100.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) | 100.0(100.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (1.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'alu' to generic gates.
        Computing net loads.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Logical_Syn.tcl) 80:     syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay   19.2 ps   std_slew:    3.2 ps   std_load:  0.8 fF  for library domain _default_
Mapping ChipWare ICG instances in alu
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'alu' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) | 100.0( 80.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:01) |   0.0( 20.0) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) | 100.0( 80.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:01) |   0.0( 20.0) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

              Enable datapath components refolding ...
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'alu'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) alu
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------
|   Id   |Sev |Count|                                 Message Text                                 |
----------------------------------------------------------------------------------------------------
|GLO-51  |Info|    2|Hierarchical instance automatically ungrouped.                                |
|        |    |     |Hierarchical instances can be automatically ungrouped to allow for better area|
|        |    |     | or timing optimization. To prevent this ungroup, set the root-level attribute|
|        |    |     | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with       |
|        |    |     | setting the attribute 'ungroup_ok' of instances or modules to 'false'.       |
|PHYS-752|Info|    1|Partition Based Synthesis execution skipped.                                  |
|SYNTH-2 |Info|    1|Done synthesizing.                                                            |
|SYNTH-4 |Info|    1|Mapping.                                                                      |
----------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clock' target slack:    -9 ps
Target path end-point (Pin: out_q_reg[12]/d)

      Pin                   Type          Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock clock)     <<<  launch                               0 R 
in2_q_reg[0]/clk                                                
in2_q_reg[0]/q    (u)  unmapped_d_flop         4  3.2           
g11923/in_1                                                     
g11923/z          (u)  unmapped_complex2       4  3.2           
g13624/in_1                                                     
g13624/z          (u)  unmapped_nand2          2  1.6           
g13529/in_1                                                     
g13529/z          (u)  unmapped_complex2       1  0.8           
g13489/in_0                                                     
g13489/z          (u)  unmapped_nand2          4  3.2           
g13377/in_1                                                     
g13377/z          (u)  unmapped_nand2          1  0.8           
g13375/in_1                                                     
g13375/z          (u)  unmapped_complex2       1  0.8           
g13329/in_1                                                     
g13329/z          (u)  unmapped_complex2       7  5.6           
g13280/in_0                                                     
g13280/z          (u)  unmapped_complex2       2  1.6           
g13246/in_1                                                     
g13246/z          (u)  unmapped_complex2       2  1.6           
g13215/in_1                                                     
g13215/z          (u)  unmapped_or2            1  0.8           
g13216/in_1                                                     
g13216/z          (u)  unmapped_nand2          1  0.8           
g13193/in_0                                                     
g13193/z          (u)  unmapped_complex2       1  0.8           
g13176/in_0                                                     
g13176/z          (u)  unmapped_complex2       1  0.8           
out_q_reg[12]/d   <<<  unmapped_d_flop                          
out_q_reg[12]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)          capture                            286 R 
                       uncertainty                              
----------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : in2_q_reg[0]/clk
End-point    : out_q_reg[12]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -9ps.
 
          Restructuring (delay-based) alu...
          Done restructuring (delay-based) alu
        Optimizing component alu...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin                Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clock)         launch                                     0 R 
in1_q_reg[3]/CK                                    0    +0       0 R 
in1_q_reg[3]/Q        DFFRHQX4LVT        3  8.4   16   +44      44 R 
g18578/A                                                +0      44   
g18578/Y              NAND2X4LVT         4  8.6   23   +17      61 F 
g18402/A0N                                              +0      61   
g18402/Y              OAI2BB1X4LVT       1  4.6   15   +25      86 F 
g18321/B                                                +0      86   
g18321/Y              NOR3X6LVT          1  6.4   24   +19     104 R 
g18313/C                                                +0     104   
g18313/Y              NOR3X8LVT          4  9.9   15    +9     114 F 
g18300/A                                                +0     114   
g18300/Y              CLKINVX6LVT        6 14.3   16   +12     125 R 
g18265/A1                                               +0     125   
g18265/Y              AOI211X2LVT        1  2.2   21   +17     142 F 
g18230/B                                                +0     142   
g18230/Y              XNOR2X2LVT         1  3.8   14   +31     174 R 
g18205/B                                                +0     174   
g18205/Y              NAND2X4LVT         1  2.6   13   +10     183 F 
g18173/C                                                +0     183   
g18173/Y              NAND3X2LVT         1  2.1   14    +9     192 R 
out_q_reg[14]/D  <<<  DFFRHQX2LVT                       +0     192   
out_q_reg[14]/CK      setup                        0   +12     204 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)         capture                                  286 R 
                      uncertainty                     -100     186 R 
---------------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Timing slack :     -18ps (TIMING VIOLATION)
Start-point  : in1_q_reg[3]/CK
End-point    : out_q_reg[14]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 2311      -17 
            Worst cost_group: clock, WNS: -17.8
            Path: in2_q_reg[5]/CK --> out_q_reg[14]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clock                -9      -18      -3%      286 

 
Global incremental target info
==============================
Cost Group 'clock' target slack:   -18 ps
Target path end-point (Pin: out_q_reg[14]/D (DFFRHQX2LVT/D))

      Pin                Type       Fanout Load Arrival   
                                           (fF)   (ps)    
----------------------------------------------------------
(clock clock)    <<<  launch                          0 R 
in1_q_reg[3]/CK                                           
in1_q_reg[3]/Q        DFFRHQX4LVT        3  8.4           
g18578/A                                                  
g18578/Y              NAND2X4LVT         4  8.6           
g18402/A0N                                                
g18402/Y              OAI2BB1X4LVT       1  4.6           
g18321/B                                                  
g18321/Y              NOR3X6LVT          1  6.4           
g18313/C                                                  
g18313/Y              NOR3X8LVT          4  9.9           
g18300/A                                                  
g18300/Y              CLKINVX6LVT        6 14.3           
g18265/A1                                                 
g18265/Y              AOI211X2LVT        1  2.2           
g18230/B                                                  
g18230/Y              XNOR2X2LVT         1  3.8           
g18205/B                                                  
g18205/Y              NAND2X4LVT         1  2.6           
g18173/C                                                  
g18173/Y              NAND3X2LVT         1  2.1           
out_q_reg[14]/D  <<<  DFFRHQX2LVT                         
out_q_reg[14]/CK      setup                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)         capture                       286 R 
                      uncertainty                         
----------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : in1_q_reg[3]/CK
End-point    : out_q_reg[14]/D

The global mapper estimates a slack for this path of -18ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin               Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clock)         launch                                    0 R 
in2_q_reg[7]/CK                                   0    +0       0 R 
in2_q_reg[7]/Q        DFFRHQX4LVT       1  5.0   11   +42      42 R 
g18630/A                                               +0      42   
g18630/Y              CLKINVX6LVT       2  9.4   10    +9      50 F 
g18629/A                                               +0      50   
g18629/Y              CLKINVX6LVT       3  8.5   10    +9      59 R 
g18507/A                                               +0      59   
g18507/Y              NAND2X6LVT        3  6.1   14   +12      70 F 
g18482/A                                               +0      70   
g18482/Y              INVX3LVT          1  3.8    9    +8      79 R 
g18460/A                                               +0      79   
g18460/Y              NOR2X4LVT         2  5.5   12    +9      88 F 
g18446/A                                               +0      88   
g18446/Y              INVX2LVT          1  3.9   12   +10      98 R 
g18346/A0                                              +0      98   
g18346/Y              OAI21X4LVT        1  5.9   22   +16     115 F 
g18240/A                                               +0     115   
g18240/Y              NOR2X8LVT         5 15.7   24   +19     133 R 
g18234/A                                               +0     133   
g18234/Y              CLKINVX8LVT       5 13.3   12   +10     143 F 
g18223/A1                                              +0     143   
g18223/Y              AOI21X4LVT        2  4.6   21   +14     157 R 
g18213/A                                               +0     157   
g18213/Y              INVX3LVT          1  2.7    8    +8     165 F 
g18184/A1                                              +0     165   
g18184/Y              AOI21X2LVT        1  2.7   22   +14     179 R 
g18173/B                                               +0     179   
g18173/Y              NAND3X2LVT        1  2.0   21   +18     197 F 
out_q_reg[14]/D  <<<  DFFRHQX1LVT                      +0     197   
out_q_reg[14]/CK      setup                       0    +7     204 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)         capture                                 286 R 
                      uncertainty                    -100     186 R 
--------------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Timing slack :     -18ps (TIMING VIOLATION)
Start-point  : in2_q_reg[7]/CK
End-point    : out_q_reg[14]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                2152      -17 
            Worst cost_group: clock, WNS: -17.5
            Path: in2_q_reg[7]/CK --> out_q_reg[14]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clock               -18      -18      +0%      286 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    56        100.0
Excluded from State Retention      56        100.0
    - Will not convert             56        100.0
      - Preserved                   0          0.0
      - Power intent excluded      56        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 2.3138249999999996
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) |  66.4( 57.1) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:01) |   0.0( 14.3) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  33.6( 28.6) |   15:04:15 (Jan27) |  963.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/alu/fv_map.fv.json' for netlist 'fv/alu/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/alu/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/alu/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) |  58.0( 50.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:01) |   0.0( 12.5) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  29.3( 25.0) |   15:04:15 (Jan27) |  963.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:01) |  12.7( 12.5) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0012930000000004327
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) |  58.0( 50.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:01) |   0.0( 12.5) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  29.3( 25.0) |   15:04:15 (Jan27) |  963.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:01) |  12.7( 12.5) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:alu ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) |  58.0( 50.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:01) |   0.0( 12.5) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  29.3( 25.0) |   15:04:15 (Jan27) |  963.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:01) |  12.7( 12.5) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  2152      -17      -156         0        0        0
            Worst cost_group: clock, WNS: -17.5
            Path: in2_q_reg[7]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 2152      -17      -156         0        0        0
            Worst cost_group: clock, WNS: -17.5
            Path: in2_q_reg[7]/CK --> out_q_reg[14]/D
 incr_delay                 2178      -14      -150         0        0        0
            Worst cost_group: clock, WNS: -14.6
            Path: in1_q_reg[1]/CK --> out_q_reg[14]/D
 incr_delay                 2201      -14      -149         0        0        0
            Worst cost_group: clock, WNS: -14.0
            Path: in1_q_reg[6]/CK --> out_q_reg[14]/D
 incr_delay                 2212      -13      -146         0        0        0
            Worst cost_group: clock, WNS: -13.1
            Path: in1_q_reg[3]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       115  (       36 /       36 )  0.06
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        43  (        0 /        0 )  0.00
    plc_st_fence        43  (        0 /        0 )  0.00
        plc_star        43  (        0 /        0 )  0.00
      plc_laf_st        43  (        0 /        0 )  0.00
 plc_laf_st_fence        43  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        53  (        6 /        6 )  0.03
   plc_laf_lo_st        42  (        0 /        0 )  0.00
       plc_lo_st        42  (        0 /        0 )  0.00
        mb_split        42  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   2212      -13      -146         0        0        0
            Worst cost_group: clock, WNS: -13.1
            Path: in1_q_reg[3]/CK --> out_q_reg[14]/D
 incr_tns                   2252      -12       -99         0        0        0
            Worst cost_group: clock, WNS: -12.1
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D
 incr_tns                   2252      -12       -99         0        0        0
            Worst cost_group: clock, WNS: -12.1
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       225  (       39 /       87 )  0.12
   plc_laf_lo_st       186  (        0 /        0 )  0.00
       plc_lo_st       186  (        0 /        0 )  0.00
            fopt       186  (        0 /        0 )  0.00
       crit_dnsz       364  (       32 /       67 )  0.21
             dup       154  (        0 /        0 )  0.01
        setup_dn       154  (        1 /        1 )  0.00
        mb_split       153  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.0023359999999996717
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) |  58.0( 44.4) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:01) |   0.0( 11.1) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  29.4( 22.2) |   15:04:15 (Jan27) |  963.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:01) |  12.7( 11.1) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:01) |  -0.0( 11.1) |   15:04:17 (Jan27) |  963.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:08 (Jan27) |  620.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:04(00:00:04) |  58.0( 44.4) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:12 (Jan27) |  620.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:01) |   0.0( 11.1) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:13 (Jan27) |  963.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:02(00:00:02) |  29.4( 22.2) |   15:04:15 (Jan27) |  963.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:01(00:00:01) |  12.7( 11.1) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:16 (Jan27) |  963.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:01) |  -0.0( 11.1) |   15:04:17 (Jan27) |  963.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:17 (Jan27) |  963.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       646      2099       963
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -       646      2099       963
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       542      1525       963
##>M:Const Prop                         0       -17       156       542      1525       963
##>M:Cleanup                            1       -12        99       551      1618       963
##>M:MBCI                               0         -         -       551      1618       963
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'alu'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(Logical_Syn.tcl) 81:     syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'alu' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  2252      -12       -99         0        0        0
            Worst cost_group: clock, WNS: -12.1
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D
-------------------------------------------------------------------------------
 const_prop                 2252      -12       -99         0        0        0
            Worst cost_group: clock, WNS: -12.1
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 2252      -12       -99         0        0        0
            Worst cost_group: clock, WNS: -12.1
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D
 incr_delay                 2301      -10       -97         0        0        0
            Worst cost_group: clock, WNS: -10.4
            Path: in2_q_reg[5]/CK --> out_q_reg[14]/D
 incr_delay                 2314       -9       -94         0        0        0
            Worst cost_group: clock, WNS: -9.4
            Path: in1_q_reg[5]/CK --> out_q_reg[14]/D
 incr_delay                 2324       -9       -93         0        0        0
            Worst cost_group: clock, WNS: -9.0
            Path: in2_q_reg[7]/CK --> out_q_reg[14]/D
 incr_delay                 2333       -8       -92         0        0        0
            Worst cost_group: clock, WNS: -8.7
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D
 incr_delay                 2336       -8       -88         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        97  (       15 /       15 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        62  (        0 /        0 )  0.00
    plc_st_fence        62  (        0 /        0 )  0.00
        plc_star        62  (        0 /        0 )  0.00
      plc_laf_st        62  (        0 /        0 )  0.00
 plc_laf_st_fence        62  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        62  (        0 /        0 )  0.00
       plc_lo_st        62  (        0 /        0 )  0.00
            fopt        62  (        0 /        0 )  0.00
       crit_dnsz       138  (        0 /        0 )  0.07
             dup        65  (        1 /        1 )  0.01
            fopt       102  (       15 /       20 )  0.07
        setup_dn        66  (        0 /        0 )  0.00
         buf2inv        66  (        0 /        0 )  0.00
        mb_split        66  (        0 /        0 )  0.00
             exp        24  (        3 /        9 )  0.01
       gate_deco        64  (        2 /        2 )  0.31
       gcomp_tim        54  (        7 /        7 )  0.09
  inv_pair_2_buf       139  (        0 /        0 )  0.00

 init_drc                   2336       -8       -88         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2336       -8       -88         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 incr_tns                   2339       -8       -68         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 incr_tns                   2339       -8       -68         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       146  (       17 /       37 )  0.08
   plc_laf_lo_st       129  (        0 /        0 )  0.00
       plc_lo_st       129  (        0 /        0 )  0.00
            fopt       129  (        0 /        0 )  0.00
       crit_dnsz       274  (       18 /       41 )  0.15
             dup       111  (        0 /        0 )  0.01
        setup_dn       111  (        1 /        1 )  0.00
         buf2inv       110  (        0 /        0 )  0.00
        mb_split       110  (        0 /        0 )  0.00

 init_area                  2339       -8       -68         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 rem_buf                    2240       -8       -68         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 rem_inv                    2238       -8       -68         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 merge_bi                   2229       -8       -67         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 rem_inv_qb                 2220       -8       -67         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 io_phase                   2204       -8       -66         0        0        0
            Worst cost_group: clock, WNS: -8.6
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D
 glob_area                  2187       -8       -66         0        0        0
            Worst cost_group: clock, WNS: -8.5
            Path: in1_q_reg[2]/CK --> out_q_reg[14]/D
 area_down                  2165       -8       -65         0        0        0
            Worst cost_group: clock, WNS: -8.2
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 rem_buf                    2161       -8       -65         0        0        0
            Worst cost_group: clock, WNS: -8.2
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 merge_bi                   2160       -8       -65         0        0        0
            Worst cost_group: clock, WNS: -8.2
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        64  (       40 /       44 )  0.05
         rem_inv        13  (        1 /        2 )  0.01
        merge_bi        13  (        9 /       11 )  0.02
      rem_inv_qb        28  (        2 /        2 )  0.02
        io_phase        26  (        9 /       13 )  0.03
       gate_comp        38  (        0 /        1 )  0.06
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        22  (       16 /       22 )  0.07
       area_down        86  (       16 /       20 )  0.18
      size_n_buf         2  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        22  (        2 /        3 )  0.02
         rem_inv         8  (        0 /        0 )  0.01
        merge_bi         3  (        1 /        1 )  0.00
      rem_inv_qb        17  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 2160       -8       -65         0        0        0
            Worst cost_group: clock, WNS: -8.2
            Path: in2_q_reg[4]/CK --> out_q_reg[14]/D
 incr_delay                 2165       -7       -60         0        0        0
            Worst cost_group: clock, WNS: -7.2
            Path: in1_q_reg[5]/CK --> out_q_reg[12]/D
 incr_delay                 2168       -7       -59         0        0        0
            Worst cost_group: clock, WNS: -7.2
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        56  (        8 /        8 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        34  (        0 /        0 )  0.00
    plc_st_fence        34  (        0 /        0 )  0.00
        plc_star        34  (        0 /        0 )  0.00
      plc_laf_st        34  (        0 /        0 )  0.00
 plc_laf_st_fence        34  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        34  (        0 /        0 )  0.00
       plc_lo_st        34  (        0 /        0 )  0.00
            fopt        34  (        0 /        0 )  0.00
       crit_dnsz        70  (        0 /        0 )  0.04
             dup        34  (        0 /        0 )  0.01
            fopt        37  (        1 /        3 )  0.02
        setup_dn        35  (        0 /        0 )  0.00
         buf2inv        35  (        0 /        0 )  0.00
        mb_split        35  (        0 /        0 )  0.00
             exp        13  (        0 /        3 )  0.00
       gate_deco        27  (        0 /        0 )  0.14
       gcomp_tim        19  (        0 /        0 )  0.03
  inv_pair_2_buf       115  (        0 /        0 )  0.00

 init_drc                   2168       -7       -59         0        0        0
            Worst cost_group: clock, WNS: -7.2
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  2168       -7       -59         0        0        0
            Worst cost_group: clock, WNS: -7.2
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D
 rem_buf                    2166       -7       -59         0        0        0
            Worst cost_group: clock, WNS: -7.2
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D
 glob_area                  2166       -7       -59         0        0        0
            Worst cost_group: clock, WNS: -7.2
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D
 area_down                  2160       -7       -59         0        0        0
            Worst cost_group: clock, WNS: -7.2
            Path: in1_q_reg[7]/CK --> out_q_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.00
         rem_buf        21  (        1 /        2 )  0.02
         rem_inv         8  (        0 /        1 )  0.01
        merge_bi         2  (        0 /        0 )  0.00
      rem_inv_qb        17  (        0 /        0 )  0.01
        io_phase        17  (        0 /        3 )  0.02
       gate_comp        38  (        0 /        1 )  0.06
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        15  (        2 /       15 )  0.07
       area_down        84  (        4 /        7 )  0.17
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                         Message Text                         |
---------------------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                                 |
|CFM-5   |Info   |    1|Wrote formal verification information.                        |
|PA-7    |Info   |    4|Resetting power analysis results.                             |
|        |       |     |All computed switching activities are removed.                |
|SYNTH-5 |Info   |    1|Done mapping.                                                 |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                                     |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a future release.|
|        |       |     |Contact Cadence support to understand current flows.          |
---------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'alu'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(Logical_Syn.tcl) 83: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 84: puts "Write Reports"
Write Reports
@file(Logical_Syn.tcl) 85: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 87:     report_gates > $_REPORTS_PATH/${DESIGN}_report_gates.rpt
@file(Logical_Syn.tcl) 88:     report_area >> $_REPORTS_PATH/${DESIGN}_report_area.rpt
        Computing net loads.
@file(Logical_Syn.tcl) 89:     report_power -unit mW >> $_REPORTS_PATH/${DESIGN}_report_power.rpt
Warning: Library 'fast_vdd1v2' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'fast_vdd1v2' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : alu
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: report/alu/reports_2025-0127-145603/medium/clk_0.286/alu_report_power.rpt
@file(Logical_Syn.tcl) 90:     report_timing >> $_REPORTS_PATH/${DESIGN}_report_timing.rpt
@file(Logical_Syn.tcl) 93: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 94: puts "Write netlist"
Write netlist
@file(Logical_Syn.tcl) 95: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 97:     write_hdl > ./${DESIGN}_logic_mapped.v
@file(Logical_Syn.tcl) 98:     write_sdf > ./${DESIGN}_logic_mapped.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(Logical_Syn.tcl) 100: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 101: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(Logical_Syn.tcl) 102: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 103:     time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:01(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:04:00 (Jan27) |  280.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:18(00:00:19) | 100.0(100.0) |   15:04:19 (Jan27) |  976.8 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Logical_Syn.tcl) 104:     file copy [get_db / .stdout_log] ${_LOG_PATH}/.
