
TP_7_PennisiGianfranco_P1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08004e98  08004e98  00014e98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005118  08005118  00015118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005120  08005120  00015120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005124  08005124  00015124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000718  20000000  08005128  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020718  2**0
                  CONTENTS
  8 .bss          0000006c  20000718  20000718  00020718  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20000784  20000784  00020718  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020718  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000473b  00000000  00000000  00020748  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000fc0  00000000  00000000  00024e83  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000570  00000000  00000000  00025e48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000004c8  00000000  00000000  000263b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000021ed  00000000  00000000  00026880  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002285  00000000  00000000  00028a6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0002acf2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001ffc  00000000  00000000  0002ad70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000718 	.word	0x20000718
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004e7c 	.word	0x08004e7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000071c 	.word	0x2000071c
 80001cc:	08004e7c 	.word	0x08004e7c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000eb8:	4a06      	ldr	r2, [pc, #24]	; (8000ed4 <NVIC_PriorityGroupConfig+0x24>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ec4:	60d3      	str	r3, [r2, #12]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	73fb      	strb	r3, [r7, #15]
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	73bb      	strb	r3, [r7, #14]
 8000ee8:	230f      	movs	r3, #15
 8000eea:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	78db      	ldrb	r3, [r3, #3]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d039      	beq.n	8000f68 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000ef4:	4b27      	ldr	r3, [pc, #156]	; (8000f94 <NVIC_Init+0xbc>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	0a1b      	lsrs	r3, r3, #8
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	f1c3 0304 	rsb	r3, r3, #4
 8000f0a:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000f0c:	7b7a      	ldrb	r2, [r7, #13]
 8000f0e:	7bfb      	ldrb	r3, [r7, #15]
 8000f10:	fa42 f303 	asr.w	r3, r2, r3
 8000f14:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	785b      	ldrb	r3, [r3, #1]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	7bbb      	ldrb	r3, [r7, #14]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	789a      	ldrb	r2, [r3, #2]
 8000f28:	7b7b      	ldrb	r3, [r7, #13]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000f3a:	4a17      	ldr	r2, [pc, #92]	; (8000f98 <NVIC_Init+0xc0>)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	4413      	add	r3, r2
 8000f42:	7bfa      	ldrb	r2, [r7, #15]
 8000f44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f48:	4a13      	ldr	r2, [pc, #76]	; (8000f98 <NVIC_Init+0xc0>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	095b      	lsrs	r3, r3, #5
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	f003 031f 	and.w	r3, r3, #31
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f62:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000f66:	e00f      	b.n	8000f88 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f68:	490b      	ldr	r1, [pc, #44]	; (8000f98 <NVIC_Init+0xc0>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	095b      	lsrs	r3, r3, #5
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	f003 031f 	and.w	r3, r3, #31
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f80:	f100 0320 	add.w	r3, r0, #32
 8000f84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00
 8000f98:	e000e100 	.word	0xe000e100

08000f9c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000fa8:	4b34      	ldr	r3, [pc, #208]	; (800107c <EXTI_Init+0xe0>)
 8000faa:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	799b      	ldrb	r3, [r3, #6]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d04f      	beq.n	8001054 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fb4:	4931      	ldr	r1, [pc, #196]	; (800107c <EXTI_Init+0xe0>)
 8000fb6:	4b31      	ldr	r3, [pc, #196]	; (800107c <EXTI_Init+0xe0>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fc4:	492d      	ldr	r1, [pc, #180]	; (800107c <EXTI_Init+0xe0>)
 8000fc6:	4b2d      	ldr	r3, [pc, #180]	; (800107c <EXTI_Init+0xe0>)
 8000fc8:	685a      	ldr	r2, [r3, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	791b      	ldrb	r3, [r3, #4]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4413      	add	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	68fa      	ldr	r2, [r7, #12]
 8000fe4:	6811      	ldr	r1, [r2, #0]
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	6812      	ldr	r2, [r2, #0]
 8000fea:	430a      	orrs	r2, r1
 8000fec:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000fee:	4923      	ldr	r1, [pc, #140]	; (800107c <EXTI_Init+0xe0>)
 8000ff0:	4b22      	ldr	r3, [pc, #136]	; (800107c <EXTI_Init+0xe0>)
 8000ff2:	689a      	ldr	r2, [r3, #8]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000ffe:	491f      	ldr	r1, [pc, #124]	; (800107c <EXTI_Init+0xe0>)
 8001000:	4b1e      	ldr	r3, [pc, #120]	; (800107c <EXTI_Init+0xe0>)
 8001002:	68da      	ldr	r2, [r3, #12]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	43db      	mvns	r3, r3
 800100a:	4013      	ands	r3, r2
 800100c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	795b      	ldrb	r3, [r3, #5]
 8001012:	2b10      	cmp	r3, #16
 8001014:	d10e      	bne.n	8001034 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8001016:	4919      	ldr	r1, [pc, #100]	; (800107c <EXTI_Init+0xe0>)
 8001018:	4b18      	ldr	r3, [pc, #96]	; (800107c <EXTI_Init+0xe0>)
 800101a:	689a      	ldr	r2, [r3, #8]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4313      	orrs	r3, r2
 8001022:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001024:	4915      	ldr	r1, [pc, #84]	; (800107c <EXTI_Init+0xe0>)
 8001026:	4b15      	ldr	r3, [pc, #84]	; (800107c <EXTI_Init+0xe0>)
 8001028:	68da      	ldr	r2, [r3, #12]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4313      	orrs	r3, r2
 8001030:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8001032:	e01d      	b.n	8001070 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <EXTI_Init+0xe0>)
 8001036:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	795b      	ldrb	r3, [r3, #5]
 800103c:	461a      	mov	r2, r3
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	4413      	add	r3, r2
 8001042:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	68fa      	ldr	r2, [r7, #12]
 8001048:	6811      	ldr	r1, [r2, #0]
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	6812      	ldr	r2, [r2, #0]
 800104e:	430a      	orrs	r2, r1
 8001050:	601a      	str	r2, [r3, #0]
}
 8001052:	e00d      	b.n	8001070 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	791b      	ldrb	r3, [r3, #4]
 8001058:	461a      	mov	r2, r3
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	4413      	add	r3, r2
 800105e:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	68fa      	ldr	r2, [r7, #12]
 8001064:	6811      	ldr	r1, [r2, #0]
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	6812      	ldr	r2, [r2, #0]
 800106a:	43d2      	mvns	r2, r2
 800106c:	400a      	ands	r2, r1
 800106e:	601a      	str	r2, [r3, #0]
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	40013c00 	.word	0x40013c00

08001080 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001088:	2300      	movs	r3, #0
 800108a:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8001090:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <EXTI_GetITStatus+0x44>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4013      	ands	r3, r2
 8001098:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800109a:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <EXTI_GetITStatus+0x44>)
 800109c:	695a      	ldr	r2, [r3, #20]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4013      	ands	r3, r2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d005      	beq.n	80010b2 <EXTI_GetITStatus+0x32>
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 80010ac:	2301      	movs	r3, #1
 80010ae:	73fb      	strb	r3, [r7, #15]
 80010b0:	e001      	b.n	80010b6 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80010b2:	2300      	movs	r3, #0
 80010b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3714      	adds	r7, #20
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	40013c00 	.word	0x40013c00

080010c8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80010d0:	4a04      	ldr	r2, [pc, #16]	; (80010e4 <EXTI_ClearITPendingBit+0x1c>)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6153      	str	r3, [r2, #20]
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	40013c00 	.word	0x40013c00

080010e8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b087      	sub	sp, #28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80010f2:	2300      	movs	r3, #0
 80010f4:	617b      	str	r3, [r7, #20]
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	e076      	b.n	80011f2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001104:	2201      	movs	r2, #1
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	4013      	ands	r3, r2
 8001116:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001118:	68fa      	ldr	r2, [r7, #12]
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	429a      	cmp	r2, r3
 800111e:	d165      	bne.n	80011ec <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	2103      	movs	r1, #3
 800112a:	fa01 f303 	lsl.w	r3, r1, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	401a      	ands	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	791b      	ldrb	r3, [r3, #4]
 800113e:	4619      	mov	r1, r3
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	fa01 f303 	lsl.w	r3, r1, r3
 8001148:	431a      	orrs	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	791b      	ldrb	r3, [r3, #4]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d003      	beq.n	800115e <GPIO_Init+0x76>
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	791b      	ldrb	r3, [r3, #4]
 800115a:	2b02      	cmp	r3, #2
 800115c:	d12e      	bne.n	80011bc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	689a      	ldr	r2, [r3, #8]
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	2103      	movs	r1, #3
 8001168:	fa01 f303 	lsl.w	r3, r1, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	401a      	ands	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689a      	ldr	r2, [r3, #8]
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	795b      	ldrb	r3, [r3, #5]
 800117c:	4619      	mov	r1, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	431a      	orrs	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	b29b      	uxth	r3, r3
 8001194:	4619      	mov	r1, r3
 8001196:	2301      	movs	r3, #1
 8001198:	408b      	lsls	r3, r1
 800119a:	43db      	mvns	r3, r3
 800119c:	401a      	ands	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	7992      	ldrb	r2, [r2, #6]
 80011aa:	4611      	mov	r1, r2
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	b292      	uxth	r2, r2
 80011b0:	fa01 f202 	lsl.w	r2, r1, r2
 80011b4:	b292      	uxth	r2, r2
 80011b6:	431a      	orrs	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68da      	ldr	r2, [r3, #12]
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	2103      	movs	r1, #3
 80011c8:	fa01 f303 	lsl.w	r3, r1, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	401a      	ands	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68da      	ldr	r2, [r3, #12]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	79db      	ldrb	r3, [r3, #7]
 80011dc:	4619      	mov	r1, r3
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	fa01 f303 	lsl.w	r3, r1, r3
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	3301      	adds	r3, #1
 80011f0:	617b      	str	r3, [r7, #20]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	2b0f      	cmp	r3, #15
 80011f6:	d985      	bls.n	8001104 <GPIO_Init+0x1c>
    }
  }
}
 80011f8:	bf00      	nop
 80011fa:	371c      	adds	r7, #28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	807b      	strh	r3, [r7, #2]
 8001210:	4613      	mov	r3, r2
 8001212:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800121c:	787a      	ldrb	r2, [r7, #1]
 800121e:	887b      	ldrh	r3, [r7, #2]
 8001220:	f003 0307 	and.w	r3, r3, #7
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800122c:	887b      	ldrh	r3, [r7, #2]
 800122e:	08db      	lsrs	r3, r3, #3
 8001230:	b29b      	uxth	r3, r3
 8001232:	4618      	mov	r0, r3
 8001234:	887b      	ldrh	r3, [r7, #2]
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	b29b      	uxth	r3, r3
 800123a:	461a      	mov	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3208      	adds	r2, #8
 8001240:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	210f      	movs	r1, #15
 800124e:	fa01 f303 	lsl.w	r3, r1, r3
 8001252:	43db      	mvns	r3, r3
 8001254:	ea02 0103 	and.w	r1, r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	f100 0208 	add.w	r2, r0, #8
 800125e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001262:	887b      	ldrh	r3, [r7, #2]
 8001264:	08db      	lsrs	r3, r3, #3
 8001266:	b29b      	uxth	r3, r3
 8001268:	461a      	mov	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	3208      	adds	r2, #8
 800126e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	4313      	orrs	r3, r2
 8001276:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8001278:	887b      	ldrh	r3, [r7, #2]
 800127a:	08db      	lsrs	r3, r3, #3
 800127c:	b29b      	uxth	r3, r3
 800127e:	461a      	mov	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3208      	adds	r2, #8
 8001284:	68b9      	ldr	r1, [r7, #8]
 8001286:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800128a:	bf00      	nop
 800128c:	3714      	adds	r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001298:	b480      	push	{r7}
 800129a:	b089      	sub	sp, #36	; 0x24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61bb      	str	r3, [r7, #24]
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
 80012a8:	2300      	movs	r3, #0
 80012aa:	61fb      	str	r3, [r7, #28]
 80012ac:	2302      	movs	r3, #2
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	2302      	movs	r3, #2
 80012b6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80012b8:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <RCC_GetClocksFreq+0x140>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f003 030c 	and.w	r3, r3, #12
 80012c0:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	2b04      	cmp	r3, #4
 80012c6:	d007      	beq.n	80012d8 <RCC_GetClocksFreq+0x40>
 80012c8:	2b08      	cmp	r3, #8
 80012ca:	d009      	beq.n	80012e0 <RCC_GetClocksFreq+0x48>
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d13d      	bne.n	800134c <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4a42      	ldr	r2, [pc, #264]	; (80013dc <RCC_GetClocksFreq+0x144>)
 80012d4:	601a      	str	r2, [r3, #0]
      break;
 80012d6:	e03d      	b.n	8001354 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a41      	ldr	r2, [pc, #260]	; (80013e0 <RCC_GetClocksFreq+0x148>)
 80012dc:	601a      	str	r2, [r3, #0]
      break;
 80012de:	e039      	b.n	8001354 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80012e0:	4b3d      	ldr	r3, [pc, #244]	; (80013d8 <RCC_GetClocksFreq+0x140>)
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	0d9b      	lsrs	r3, r3, #22
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012ec:	4b3a      	ldr	r3, [pc, #232]	; (80013d8 <RCC_GetClocksFreq+0x140>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80012f4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d00c      	beq.n	8001316 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80012fc:	4a38      	ldr	r2, [pc, #224]	; (80013e0 <RCC_GetClocksFreq+0x148>)
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	fbb2 f3f3 	udiv	r3, r2, r3
 8001304:	4a34      	ldr	r2, [pc, #208]	; (80013d8 <RCC_GetClocksFreq+0x140>)
 8001306:	6852      	ldr	r2, [r2, #4]
 8001308:	0992      	lsrs	r2, r2, #6
 800130a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800130e:	fb02 f303 	mul.w	r3, r2, r3
 8001312:	61fb      	str	r3, [r7, #28]
 8001314:	e00b      	b.n	800132e <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001316:	4a31      	ldr	r2, [pc, #196]	; (80013dc <RCC_GetClocksFreq+0x144>)
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	fbb2 f3f3 	udiv	r3, r2, r3
 800131e:	4a2e      	ldr	r2, [pc, #184]	; (80013d8 <RCC_GetClocksFreq+0x140>)
 8001320:	6852      	ldr	r2, [r2, #4]
 8001322:	0992      	lsrs	r2, r2, #6
 8001324:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001328:	fb02 f303 	mul.w	r3, r2, r3
 800132c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800132e:	4b2a      	ldr	r3, [pc, #168]	; (80013d8 <RCC_GetClocksFreq+0x140>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	0c1b      	lsrs	r3, r3, #16
 8001334:	f003 0303 	and.w	r3, r3, #3
 8001338:	3301      	adds	r3, #1
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800133e:	69fa      	ldr	r2, [r7, #28]
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	fbb2 f2f3 	udiv	r2, r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	601a      	str	r2, [r3, #0]
      break;
 800134a:	e003      	b.n	8001354 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4a23      	ldr	r2, [pc, #140]	; (80013dc <RCC_GetClocksFreq+0x144>)
 8001350:	601a      	str	r2, [r3, #0]
      break;
 8001352:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001354:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <RCC_GetClocksFreq+0x140>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800135c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	091b      	lsrs	r3, r3, #4
 8001362:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001364:	4a1f      	ldr	r2, [pc, #124]	; (80013e4 <RCC_GetClocksFreq+0x14c>)
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	4413      	add	r3, r2
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	40da      	lsrs	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800137c:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <RCC_GetClocksFreq+0x140>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001384:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	0a9b      	lsrs	r3, r3, #10
 800138a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800138c:	4a15      	ldr	r2, [pc, #84]	; (80013e4 <RCC_GetClocksFreq+0x14c>)
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	4413      	add	r3, r2
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	b2db      	uxtb	r3, r3
 8001396:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685a      	ldr	r2, [r3, #4]
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	40da      	lsrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <RCC_GetClocksFreq+0x140>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80013ac:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	0b5b      	lsrs	r3, r3, #13
 80013b2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80013b4:	4a0b      	ldr	r2, [pc, #44]	; (80013e4 <RCC_GetClocksFreq+0x14c>)
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	4413      	add	r3, r2
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	685a      	ldr	r2, [r3, #4]
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	40da      	lsrs	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	60da      	str	r2, [r3, #12]
}
 80013cc:	bf00      	nop
 80013ce:	3724      	adds	r7, #36	; 0x24
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	40023800 	.word	0x40023800
 80013dc:	00f42400 	.word	0x00f42400
 80013e0:	007a1200 	.word	0x007a1200
 80013e4:	20000000 	.word	0x20000000

080013e8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80013f4:	78fb      	ldrb	r3, [r7, #3]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d006      	beq.n	8001408 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80013fa:	490a      	ldr	r1, [pc, #40]	; (8001424 <RCC_AHB1PeriphClockCmd+0x3c>)
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <RCC_AHB1PeriphClockCmd+0x3c>)
 80013fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4313      	orrs	r3, r2
 8001404:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001406:	e006      	b.n	8001416 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001408:	4906      	ldr	r1, [pc, #24]	; (8001424 <RCC_AHB1PeriphClockCmd+0x3c>)
 800140a:	4b06      	ldr	r3, [pc, #24]	; (8001424 <RCC_AHB1PeriphClockCmd+0x3c>)
 800140c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	43db      	mvns	r3, r3
 8001412:	4013      	ands	r3, r2
 8001414:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800

08001428 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001434:	78fb      	ldrb	r3, [r7, #3]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d006      	beq.n	8001448 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800143a:	490a      	ldr	r1, [pc, #40]	; (8001464 <RCC_APB1PeriphClockCmd+0x3c>)
 800143c:	4b09      	ldr	r3, [pc, #36]	; (8001464 <RCC_APB1PeriphClockCmd+0x3c>)
 800143e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4313      	orrs	r3, r2
 8001444:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001446:	e006      	b.n	8001456 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001448:	4906      	ldr	r1, [pc, #24]	; (8001464 <RCC_APB1PeriphClockCmd+0x3c>)
 800144a:	4b06      	ldr	r3, [pc, #24]	; (8001464 <RCC_APB1PeriphClockCmd+0x3c>)
 800144c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	43db      	mvns	r3, r3
 8001452:	4013      	ands	r3, r2
 8001454:	640b      	str	r3, [r1, #64]	; 0x40
}
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40023800 	.word	0x40023800

08001468 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	460b      	mov	r3, r1
 8001472:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001474:	78fb      	ldrb	r3, [r7, #3]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d006      	beq.n	8001488 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800147a:	490a      	ldr	r1, [pc, #40]	; (80014a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800147c:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800147e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4313      	orrs	r3, r2
 8001484:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001486:	e006      	b.n	8001496 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001488:	4906      	ldr	r1, [pc, #24]	; (80014a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800148a:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <RCC_APB2PeriphClockCmd+0x3c>)
 800148c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	43db      	mvns	r3, r3
 8001492:	4013      	ands	r3, r2
 8001494:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800

080014a8 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80014a8:	b490      	push	{r4, r7}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	460a      	mov	r2, r1
 80014b2:	71fb      	strb	r3, [r7, #7]
 80014b4:	4613      	mov	r3, r2
 80014b6:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80014b8:	2300      	movs	r3, #0
 80014ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80014bc:	79bb      	ldrb	r3, [r7, #6]
 80014be:	f003 0303 	and.w	r3, r3, #3
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	220f      	movs	r2, #15
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80014cc:	4916      	ldr	r1, [pc, #88]	; (8001528 <SYSCFG_EXTILineConfig+0x80>)
 80014ce:	79bb      	ldrb	r3, [r7, #6]
 80014d0:	089b      	lsrs	r3, r3, #2
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	4a14      	ldr	r2, [pc, #80]	; (8001528 <SYSCFG_EXTILineConfig+0x80>)
 80014d8:	79bb      	ldrb	r3, [r7, #6]
 80014da:	089b      	lsrs	r3, r3, #2
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	3302      	adds	r3, #2
 80014e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	43db      	mvns	r3, r3
 80014e8:	401a      	ands	r2, r3
 80014ea:	1c83      	adds	r3, r0, #2
 80014ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80014f0:	480d      	ldr	r0, [pc, #52]	; (8001528 <SYSCFG_EXTILineConfig+0x80>)
 80014f2:	79bb      	ldrb	r3, [r7, #6]
 80014f4:	089b      	lsrs	r3, r3, #2
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	461c      	mov	r4, r3
 80014fa:	4a0b      	ldr	r2, [pc, #44]	; (8001528 <SYSCFG_EXTILineConfig+0x80>)
 80014fc:	79bb      	ldrb	r3, [r7, #6]
 80014fe:	089b      	lsrs	r3, r3, #2
 8001500:	b2db      	uxtb	r3, r3
 8001502:	3302      	adds	r3, #2
 8001504:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001508:	79f9      	ldrb	r1, [r7, #7]
 800150a:	79bb      	ldrb	r3, [r7, #6]
 800150c:	f003 0303 	and.w	r3, r3, #3
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	fa01 f303 	lsl.w	r3, r1, r3
 8001516:	431a      	orrs	r2, r3
 8001518:	1ca3      	adds	r3, r4, #2
 800151a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800151e:	bf00      	nop
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bc90      	pop	{r4, r7}
 8001526:	4770      	bx	lr
 8001528:	40013800 	.word	0x40013800

0800152c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	; 0x28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	; 0x24
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800153e:	2300      	movs	r3, #0
 8001540:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001542:	2300      	movs	r3, #0
 8001544:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	8a1b      	ldrh	r3, [r3, #16]
 800154a:	b29b      	uxth	r3, r3
 800154c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800154e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001550:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001554:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	88db      	ldrh	r3, [r3, #6]
 800155a:	461a      	mov	r2, r3
 800155c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155e:	4313      	orrs	r3, r2
 8001560:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001564:	b29a      	uxth	r2, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	899b      	ldrh	r3, [r3, #12]
 800156e:	b29b      	uxth	r3, r3
 8001570:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001574:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001578:	f023 030c 	bic.w	r3, r3, #12
 800157c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	889a      	ldrh	r2, [r3, #4]
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	891b      	ldrh	r3, [r3, #8]
 8001586:	4313      	orrs	r3, r2
 8001588:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800158e:	4313      	orrs	r3, r2
 8001590:	b29b      	uxth	r3, r3
 8001592:	461a      	mov	r2, r3
 8001594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001596:	4313      	orrs	r3, r2
 8001598:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800159a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800159c:	b29a      	uxth	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	8a9b      	ldrh	r3, [r3, #20]
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80015aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	899b      	ldrh	r3, [r3, #12]
 80015b6:	461a      	mov	r2, r3
 80015b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ba:	4313      	orrs	r3, r2
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80015c6:	f107 0308 	add.w	r3, r7, #8
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff fe64 	bl	8001298 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a30      	ldr	r2, [pc, #192]	; (8001694 <USART_Init+0x168>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d003      	beq.n	80015e0 <USART_Init+0xb4>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a2f      	ldr	r2, [pc, #188]	; (8001698 <USART_Init+0x16c>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d102      	bne.n	80015e6 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	623b      	str	r3, [r7, #32]
 80015e4:	e001      	b.n	80015ea <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	899b      	ldrh	r3, [r3, #12]
 80015ee:	b29b      	uxth	r3, r3
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	da0c      	bge.n	8001610 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80015f6:	6a3a      	ldr	r2, [r7, #32]
 80015f8:	4613      	mov	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	009a      	lsls	r2, r3, #2
 8001600:	441a      	add	r2, r3
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	fbb2 f3f3 	udiv	r3, r2, r3
 800160c:	61fb      	str	r3, [r7, #28]
 800160e:	e00b      	b.n	8001628 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001610:	6a3a      	ldr	r2, [r7, #32]
 8001612:	4613      	mov	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	009a      	lsls	r2, r3, #2
 800161a:	441a      	add	r2, r3
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	fbb2 f3f3 	udiv	r3, r2, r3
 8001626:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	4a1c      	ldr	r2, [pc, #112]	; (800169c <USART_Init+0x170>)
 800162c:	fba2 2303 	umull	r2, r3, r2, r3
 8001630:	095b      	lsrs	r3, r3, #5
 8001632:	011b      	lsls	r3, r3, #4
 8001634:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001638:	091b      	lsrs	r3, r3, #4
 800163a:	2264      	movs	r2, #100	; 0x64
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	69fa      	ldr	r2, [r7, #28]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	899b      	ldrh	r3, [r3, #12]
 800164a:	b29b      	uxth	r3, r3
 800164c:	b21b      	sxth	r3, r3
 800164e:	2b00      	cmp	r3, #0
 8001650:	da0c      	bge.n	800166c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	00db      	lsls	r3, r3, #3
 8001656:	3332      	adds	r3, #50	; 0x32
 8001658:	4a10      	ldr	r2, [pc, #64]	; (800169c <USART_Init+0x170>)
 800165a:	fba2 2303 	umull	r2, r3, r2, r3
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	f003 0307 	and.w	r3, r3, #7
 8001664:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001666:	4313      	orrs	r3, r2
 8001668:	627b      	str	r3, [r7, #36]	; 0x24
 800166a:	e00b      	b.n	8001684 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	011b      	lsls	r3, r3, #4
 8001670:	3332      	adds	r3, #50	; 0x32
 8001672:	4a0a      	ldr	r2, [pc, #40]	; (800169c <USART_Init+0x170>)
 8001674:	fba2 2303 	umull	r2, r3, r2, r3
 8001678:	095b      	lsrs	r3, r3, #5
 800167a:	f003 030f 	and.w	r3, r3, #15
 800167e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001680:	4313      	orrs	r3, r2
 8001682:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001686:	b29a      	uxth	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	811a      	strh	r2, [r3, #8]
}
 800168c:	bf00      	nop
 800168e:	3728      	adds	r7, #40	; 0x28
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40011000 	.word	0x40011000
 8001698:	40011400 	.word	0x40011400
 800169c:	51eb851f 	.word	0x51eb851f

080016a0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016ac:	78fb      	ldrb	r3, [r7, #3]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d008      	beq.n	80016c4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	899b      	ldrh	r3, [r3, #12]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016bc:	b29a      	uxth	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80016c2:	e007      	b.n	80016d4 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	899b      	ldrh	r3, [r3, #12]
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80016ce:	b29a      	uxth	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	819a      	strh	r2, [r3, #12]
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80016ec:	887b      	ldrh	r3, [r7, #2]
 80016ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	809a      	strh	r2, [r3, #4]
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001710:	2300      	movs	r3, #0
 8001712:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	b29a      	uxth	r2, r3
 800171a:	887b      	ldrh	r3, [r7, #2]
 800171c:	4013      	ands	r3, r2
 800171e:	b29b      	uxth	r3, r3
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001724:	2301      	movs	r3, #1
 8001726:	73fb      	strb	r3, [r7, #15]
 8001728:	e001      	b.n	800172e <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800172a:	2300      	movs	r3, #0
 800172c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800172e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001730:	4618      	mov	r0, r3
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <main>:
void RCC_Configuration(void);
/*******************************************************/
EXTI_InitTypeDef   EXTI_InitStructure;
char Cadena[30] = "TDII & Electrnica lo mejor!! ";
int main(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	RCC_Configuration();
 8001740:	f000 f809 	bl	8001756 <RCC_Configuration>
	GPIO_Configuration();
 8001744:	f000 f8f6 	bl	8001934 <GPIO_Configuration>
	UB_LCD_2x16_Init();
 8001748:	f000 f96c 	bl	8001a24 <UB_LCD_2x16_Init>
	USART2_Configuration();
 800174c:	f000 f8d0 	bl	80018f0 <USART2_Configuration>
	EXTILine0_Config();
 8001750:	f000 f80e 	bl	8001770 <EXTILine0_Config>
  while (1)
 8001754:	e7fe      	b.n	8001754 <main+0x18>

08001756 <RCC_Configuration>:
  {
  }
}

void RCC_Configuration(void)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	af00      	add	r7, sp, #0
  /* --------------------------- System Clocks Configuration -----------------*/
  /* USART3 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 800175a:	2101      	movs	r1, #1
 800175c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001760:	f7ff fe62 	bl	8001428 <RCC_APB1PeriphClockCmd>

  /* GPIOB clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001764:	2101      	movs	r1, #1
 8001766:	2001      	movs	r0, #1
 8001768:	f7ff fe3e 	bl	80013e8 <RCC_AHB1PeriphClockCmd>
}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}

08001770 <EXTILine0_Config>:

void EXTILine0_Config(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef   GPIO_InitStructure;
	NVIC_InitTypeDef   NVIC_InitStructure;

	/* Enable GPIOC clock */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001776:	2101      	movs	r1, #1
 8001778:	2001      	movs	r0, #1
 800177a:	f7ff fe35 	bl	80013e8 <RCC_AHB1PeriphClockCmd>
	/* Enable SYSCFG clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800177e:	2101      	movs	r1, #1
 8001780:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001784:	f7ff fe70 	bl	8001468 <RCC_APB2PeriphClockCmd>

	/* Configure PA0 pin as input floating */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001788:	2300      	movs	r3, #0
 800178a:	733b      	strb	r3, [r7, #12]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8001790:	2301      	movs	r3, #1
 8001792:	60bb      	str	r3, [r7, #8]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001794:	f107 0308 	add.w	r3, r7, #8
 8001798:	4619      	mov	r1, r3
 800179a:	4815      	ldr	r0, [pc, #84]	; (80017f0 <EXTILine0_Config+0x80>)
 800179c:	f7ff fca4 	bl	80010e8 <GPIO_Init>

	/* Connect EXTI Line6 to PA0 pin */
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource0);
 80017a0:	2100      	movs	r1, #0
 80017a2:	2000      	movs	r0, #0
 80017a4:	f7ff fe80 	bl	80014a8 <SYSCFG_EXTILineConfig>

	/* Configure EXTI Line0 */
	EXTI_InitStructure.EXTI_Line = EXTI_Line0;
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <EXTILine0_Config+0x84>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	601a      	str	r2, [r3, #0]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <EXTILine0_Config+0x84>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	711a      	strb	r2, [r3, #4]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <EXTILine0_Config+0x84>)
 80017b6:	2208      	movs	r2, #8
 80017b8:	715a      	strb	r2, [r3, #5]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <EXTILine0_Config+0x84>)
 80017bc:	2201      	movs	r2, #1
 80017be:	719a      	strb	r2, [r3, #6]
	EXTI_Init(&EXTI_InitStructure);
 80017c0:	480c      	ldr	r0, [pc, #48]	; (80017f4 <EXTILine0_Config+0x84>)
 80017c2:	f7ff fbeb 	bl	8000f9c <EXTI_Init>

	/* Enable and set EXTI Line0 Interrupt to the lower priority */
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80017c6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80017ca:	f7ff fb71 	bl	8000eb0 <NVIC_PriorityGroupConfig>
	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
 80017ce:	2306      	movs	r3, #6
 80017d0:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00;
 80017d2:	2300      	movs	r3, #0
 80017d4:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x00;
 80017d6:	2300      	movs	r3, #0
 80017d8:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80017da:	2301      	movs	r3, #1
 80017dc:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fb79 	bl	8000ed8 <NVIC_Init>
}
 80017e6:	bf00      	nop
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40020000 	.word	0x40020000
 80017f4:	2000076c 	.word	0x2000076c

080017f8 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 80017f8:	b590      	push	{r4, r7, lr}
 80017fa:	b089      	sub	sp, #36	; 0x24
 80017fc:	af00      	add	r7, sp, #0
	UB_LCD_2x16_String(0,0,"Tiempo en uS:");
 80017fe:	4a35      	ldr	r2, [pc, #212]	; (80018d4 <EXTI0_IRQHandler+0xdc>)
 8001800:	2100      	movs	r1, #0
 8001802:	2000      	movs	r0, #0
 8001804:	f000 f92c 	bl	8001a60 <UB_LCD_2x16_String>
	double tiempo=0;
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	f04f 0400 	mov.w	r4, #0
 8001810:	e9c7 3406 	strd	r3, r4, [r7, #24]
	int tiempo_unid=0;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
	int tiempo_decimas=0;
 8001818:	2300      	movs	r3, #0
 800181a:	613b      	str	r3, [r7, #16]
	char tiempos[8];
	uint32_t cycles = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	60fb      	str	r3, [r7, #12]

	if(EXTI_GetITStatus(EXTI_Line0)!= RESET)
 8001820:	2001      	movs	r0, #1
 8001822:	f7ff fc2d 	bl	8001080 <EXTI_GetITStatus>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d04f      	beq.n	80018cc <EXTI0_IRQHandler+0xd4>
	{
		DWT->CTRL |= 1 ; // enable the counter
 800182c:	4a2a      	ldr	r2, [pc, #168]	; (80018d8 <EXTI0_IRQHandler+0xe0>)
 800182e:	4b2a      	ldr	r3, [pc, #168]	; (80018d8 <EXTI0_IRQHandler+0xe0>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f043 0301 	orr.w	r3, r3, #1
 8001836:	6013      	str	r3, [r2, #0]
		DWT->CYCCNT = 0; // reset the counter
 8001838:	4b27      	ldr	r3, [pc, #156]	; (80018d8 <EXTI0_IRQHandler+0xe0>)
 800183a:	2200      	movs	r2, #0
 800183c:	605a      	str	r2, [r3, #4]

		PasajedeCadenasUSART(USART2,Cadena);
 800183e:	4927      	ldr	r1, [pc, #156]	; (80018dc <EXTI0_IRQHandler+0xe4>)
 8001840:	4827      	ldr	r0, [pc, #156]	; (80018e0 <EXTI0_IRQHandler+0xe8>)
 8001842:	f000 f899 	bl	8001978 <PasajedeCadenasUSART>
		cycles = DWT->CYCCNT;
 8001846:	4b24      	ldr	r3, [pc, #144]	; (80018d8 <EXTI0_IRQHandler+0xe0>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	60fb      	str	r3, [r7, #12]
		cycles--; /*
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	3b01      	subs	r3, #1
 8001850:	60fb      	str	r3, [r7, #12]
			 We subtract the cycle used to transfer CYCCNT content to cycles variable */
		tiempo = (double)cycles * 1.0/168.0;
 8001852:	68f8      	ldr	r0, [r7, #12]
 8001854:	f7fe fe56 	bl	8000504 <__aeabi_ui2d>
 8001858:	f04f 0200 	mov.w	r2, #0
 800185c:	4b21      	ldr	r3, [pc, #132]	; (80018e4 <EXTI0_IRQHandler+0xec>)
 800185e:	f7fe fff1 	bl	8000844 <__aeabi_ddiv>
 8001862:	4603      	mov	r3, r0
 8001864:	460c      	mov	r4, r1
 8001866:	e9c7 3406 	strd	r3, r4, [r7, #24]
		tiempo_unid= (int)tiempo;
 800186a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800186e:	f7ff f96f 	bl	8000b50 <__aeabi_d2iz>
 8001872:	4603      	mov	r3, r0
 8001874:	617b      	str	r3, [r7, #20]
		tiempo_decimas=(tiempo-(double)tiempo_unid)*10.0;
 8001876:	6978      	ldr	r0, [r7, #20]
 8001878:	f7fe fe54 	bl	8000524 <__aeabi_i2d>
 800187c:	4603      	mov	r3, r0
 800187e:	460c      	mov	r4, r1
 8001880:	461a      	mov	r2, r3
 8001882:	4623      	mov	r3, r4
 8001884:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001888:	f7fe fcfe 	bl	8000288 <__aeabi_dsub>
 800188c:	4603      	mov	r3, r0
 800188e:	460c      	mov	r4, r1
 8001890:	4618      	mov	r0, r3
 8001892:	4621      	mov	r1, r4
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <EXTI0_IRQHandler+0xf0>)
 800189a:	f7fe fea9 	bl	80005f0 <__aeabi_dmul>
 800189e:	4603      	mov	r3, r0
 80018a0:	460c      	mov	r4, r1
 80018a2:	4618      	mov	r0, r3
 80018a4:	4621      	mov	r1, r4
 80018a6:	f7ff f953 	bl	8000b50 <__aeabi_d2iz>
 80018aa:	4603      	mov	r3, r0
 80018ac:	613b      	str	r3, [r7, #16]
		//************************************************************
		/* PRESENTACION EN DISPLAY */
		sprintf(tiempos," %d,%d",tiempo_unid,tiempo_decimas);
 80018ae:	1d38      	adds	r0, r7, #4
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	490d      	ldr	r1, [pc, #52]	; (80018ec <EXTI0_IRQHandler+0xf4>)
 80018b6:	f000 fbe5 	bl	8002084 <sprintf>
		UB_LCD_2x16_String(7,1,tiempos);
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	461a      	mov	r2, r3
 80018be:	2101      	movs	r1, #1
 80018c0:	2007      	movs	r0, #7
 80018c2:	f000 f8cd 	bl	8001a60 <UB_LCD_2x16_String>
		EXTI_ClearITPendingBit(EXTI_Line0);
 80018c6:	2001      	movs	r0, #1
 80018c8:	f7ff fbfe 	bl	80010c8 <EXTI_ClearITPendingBit>
	}
}
 80018cc:	bf00      	nop
 80018ce:	3724      	adds	r7, #36	; 0x24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd90      	pop	{r4, r7, pc}
 80018d4:	08004e98 	.word	0x08004e98
 80018d8:	e0001000 	.word	0xe0001000
 80018dc:	20000010 	.word	0x20000010
 80018e0:	40004400 	.word	0x40004400
 80018e4:	40650000 	.word	0x40650000
 80018e8:	40240000 	.word	0x40240000
 80018ec:	08004ea8 	.word	0x08004ea8

080018f0 <USART2_Configuration>:
void USART2_Configuration(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
        - Un Bit de stop
        - Paridad par
        - COntrol de flujo por hardware deshabilitado (RTS and CTS signals)
        - Recepcion y transmision habilitadas
  */
  USART_InitStructure.USART_BaudRate = 9600;
 80018f6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80018fa:	603b      	str	r3, [r7, #0]
  USART_InitStructure.USART_WordLength = USART_WordLength_9b;
 80018fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001900:	80bb      	strh	r3, [r7, #4]
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001902:	2300      	movs	r3, #0
 8001904:	80fb      	strh	r3, [r7, #6]
  USART_InitStructure.USART_Parity = USART_Parity_Even;
 8001906:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800190a:	813b      	strh	r3, [r7, #8]
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800190c:	2300      	movs	r3, #0
 800190e:	81bb      	strh	r3, [r7, #12]

  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001910:	230c      	movs	r3, #12
 8001912:	817b      	strh	r3, [r7, #10]

  USART_Init(USART2, &USART_InitStructure);
 8001914:	463b      	mov	r3, r7
 8001916:	4619      	mov	r1, r3
 8001918:	4805      	ldr	r0, [pc, #20]	; (8001930 <USART2_Configuration+0x40>)
 800191a:	f7ff fe07 	bl	800152c <USART_Init>

  USART_Cmd(USART2, ENABLE);
 800191e:	2101      	movs	r1, #1
 8001920:	4803      	ldr	r0, [pc, #12]	; (8001930 <USART2_Configuration+0x40>)
 8001922:	f7ff febd 	bl	80016a0 <USART_Cmd>
}
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40004400 	.word	0x40004400

08001934 <GPIO_Configuration>:

void GPIO_Configuration(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /*-------------------------- GPIO Configuration ----------------------------*/
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 800193a:	230c      	movs	r3, #12
 800193c:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800193e:	2302      	movs	r3, #2
 8001940:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001942:	2300      	movs	r3, #0
 8001944:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800194a:	2302      	movs	r3, #2
 800194c:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800194e:	463b      	mov	r3, r7
 8001950:	4619      	mov	r1, r3
 8001952:	4808      	ldr	r0, [pc, #32]	; (8001974 <GPIO_Configuration+0x40>)
 8001954:	f7ff fbc8 	bl	80010e8 <GPIO_Init>

  /* Connect USART pins to AF */
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8001958:	2207      	movs	r2, #7
 800195a:	2102      	movs	r1, #2
 800195c:	4805      	ldr	r0, [pc, #20]	; (8001974 <GPIO_Configuration+0x40>)
 800195e:	f7ff fc51 	bl	8001204 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8001962:	2207      	movs	r2, #7
 8001964:	2103      	movs	r1, #3
 8001966:	4803      	ldr	r0, [pc, #12]	; (8001974 <GPIO_Configuration+0x40>)
 8001968:	f7ff fc4c 	bl	8001204 <GPIO_PinAFConfig>
}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40020000 	.word	0x40020000

08001978 <PasajedeCadenasUSART>:

void PasajedeCadenasUSART (USART_TypeDef* uart, char *msj)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
	int n= strlen(msj);
 8001982:	6838      	ldr	r0, [r7, #0]
 8001984:	f7fe fc24 	bl	80001d0 <strlen>
 8001988:	4603      	mov	r3, r0
 800198a:	60bb      	str	r3, [r7, #8]
	int i=0;
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]

		while(i<n)
 8001990:	e014      	b.n	80019bc <PasajedeCadenasUSART+0x44>
		{
			while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
 8001992:	bf00      	nop
 8001994:	2180      	movs	r1, #128	; 0x80
 8001996:	480d      	ldr	r0, [pc, #52]	; (80019cc <PasajedeCadenasUSART+0x54>)
 8001998:	f7ff feb4 	bl	8001704 <USART_GetFlagStatus>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0f8      	beq.n	8001994 <PasajedeCadenasUSART+0x1c>
			USART_SendData(USART2, *msj);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	4619      	mov	r1, r3
 80019aa:	4808      	ldr	r0, [pc, #32]	; (80019cc <PasajedeCadenasUSART+0x54>)
 80019ac:	f7ff fe98 	bl	80016e0 <USART_SendData>

			msj++;
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	3301      	adds	r3, #1
 80019b4:	603b      	str	r3, [r7, #0]
			i++;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	3301      	adds	r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
		while(i<n)
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	dbe6      	blt.n	8001992 <PasajedeCadenasUSART+0x1a>
		}
}
 80019c4:	bf00      	nop
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40004400 	.word	0x40004400

080019d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80019d4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80019d6:	e003      	b.n	80019e0 <LoopCopyDataInit>

080019d8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80019da:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80019dc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80019de:	3104      	adds	r1, #4

080019e0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80019e0:	480b      	ldr	r0, [pc, #44]	; (8001a10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80019e4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80019e6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80019e8:	d3f6      	bcc.n	80019d8 <CopyDataInit>
  ldr  r2, =_sbss
 80019ea:	4a0b      	ldr	r2, [pc, #44]	; (8001a18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80019ec:	e002      	b.n	80019f4 <LoopFillZerobss>

080019ee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80019ee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80019f0:	f842 3b04 	str.w	r3, [r2], #4

080019f4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80019f4:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80019f6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80019f8:	d3f9      	bcc.n	80019ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80019fa:	f000 fa6d 	bl	8001ed8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019fe:	f000 fb1d 	bl	800203c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a02:	f7ff fe9b 	bl	800173c <main>
  bx  lr    
 8001a06:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a08:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001a0c:	08005128 	.word	0x08005128
  ldr  r0, =_sdata
 8001a10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001a14:	20000718 	.word	0x20000718
  ldr  r2, =_sbss
 8001a18:	20000718 	.word	0x20000718
  ldr  r3, = _ebss
 8001a1c:	20000784 	.word	0x20000784

08001a20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a20:	e7fe      	b.n	8001a20 <ADC_IRQHandler>
	...

08001a24 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 8001a28:	f000 f83a 	bl	8001aa0 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 8001a2c:	480b      	ldr	r0, [pc, #44]	; (8001a5c <UB_LCD_2x16_Init+0x38>)
 8001a2e:	f000 fa14 	bl	8001e5a <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 8001a32:	f000 f8db 	bl	8001bec <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 8001a36:	2028      	movs	r0, #40	; 0x28
 8001a38:	f000 f90c 	bl	8001c54 <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 8001a3c:	2006      	movs	r0, #6
 8001a3e:	f000 f909 	bl	8001c54 <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 8001a42:	200c      	movs	r0, #12
 8001a44:	f000 f906 	bl	8001c54 <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8001a48:	2001      	movs	r0, #1
 8001a4a:	f000 f903 	bl	8001c54 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001a4e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a52:	f000 fa02 	bl	8001e5a <P_LCD_2x16_Delay>
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	000186a0 	.word	0x000186a0

08001a60 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	603a      	str	r2, [r7, #0]
 8001a6a:	71fb      	strb	r3, [r7, #7]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 8001a70:	79ba      	ldrb	r2, [r7, #6]
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	4611      	mov	r1, r2
 8001a76:	4618      	mov	r0, r3
 8001a78:	f000 f9ca 	bl	8001e10 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8001a7c:	e007      	b.n	8001a8e <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 f955 	bl	8001d32 <P_LCD_2x16_Data>
    ptr++;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1f3      	bne.n	8001a7e <UB_LCD_2x16_String+0x1e>
  }
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	73fb      	strb	r3, [r7, #15]
 8001aaa:	e043      	b.n	8001b34 <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 8001aac:	7bfa      	ldrb	r2, [r7, #15]
 8001aae:	4925      	ldr	r1, [pc, #148]	; (8001b44 <P_LCD_2x16_InitIO+0xa4>)
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4413      	add	r3, r2
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	440b      	add	r3, r1
 8001aba:	330c      	adds	r3, #12
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2101      	movs	r1, #1
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fc91 	bl	80013e8 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 8001ac6:	7bfa      	ldrb	r2, [r7, #15]
 8001ac8:	491e      	ldr	r1, [pc, #120]	; (8001b44 <P_LCD_2x16_InitIO+0xa4>)
 8001aca:	4613      	mov	r3, r2
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	4413      	add	r3, r2
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	440b      	add	r3, r1
 8001ad4:	3308      	adds	r3, #8
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001ada:	2301      	movs	r3, #1
 8001adc:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8001aea:	7bfa      	ldrb	r2, [r7, #15]
 8001aec:	4915      	ldr	r1, [pc, #84]	; (8001b44 <P_LCD_2x16_InitIO+0xa4>)
 8001aee:	4613      	mov	r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	440b      	add	r3, r1
 8001af8:	3304      	adds	r3, #4
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	1d3a      	adds	r2, r7, #4
 8001afe:	4611      	mov	r1, r2
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff faf1 	bl	80010e8 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 8001b06:	7bfa      	ldrb	r2, [r7, #15]
 8001b08:	490e      	ldr	r1, [pc, #56]	; (8001b44 <P_LCD_2x16_InitIO+0xa4>)
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4413      	add	r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	440b      	add	r3, r1
 8001b14:	3310      	adds	r3, #16
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d104      	bne.n	8001b26 <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 f812 	bl	8001b48 <P_LCD_2x16_PinLo>
 8001b24:	e003      	b.n	8001b2e <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 8001b26:	7bfb      	ldrb	r3, [r7, #15]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f000 f82d 	bl	8001b88 <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	3301      	adds	r3, #1
 8001b32:	73fb      	strb	r3, [r7, #15]
 8001b34:	7bfb      	ldrb	r3, [r7, #15]
 8001b36:	2b05      	cmp	r3, #5
 8001b38:	d9b8      	bls.n	8001aac <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 8001b3a:	bf00      	nop
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000030 	.word	0x20000030

08001b48 <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 8001b52:	79fa      	ldrb	r2, [r7, #7]
 8001b54:	490b      	ldr	r1, [pc, #44]	; (8001b84 <P_LCD_2x16_PinLo+0x3c>)
 8001b56:	4613      	mov	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4413      	add	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	440b      	add	r3, r1
 8001b60:	3304      	adds	r3, #4
 8001b62:	6819      	ldr	r1, [r3, #0]
 8001b64:	79fa      	ldrb	r2, [r7, #7]
 8001b66:	4807      	ldr	r0, [pc, #28]	; (8001b84 <P_LCD_2x16_PinLo+0x3c>)
 8001b68:	4613      	mov	r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4413      	add	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4403      	add	r3, r0
 8001b72:	3308      	adds	r3, #8
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	834b      	strh	r3, [r1, #26]
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	20000030 	.word	0x20000030

08001b88 <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 8001b92:	79fa      	ldrb	r2, [r7, #7]
 8001b94:	490b      	ldr	r1, [pc, #44]	; (8001bc4 <P_LCD_2x16_PinHi+0x3c>)
 8001b96:	4613      	mov	r3, r2
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	4413      	add	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	6819      	ldr	r1, [r3, #0]
 8001ba4:	79fa      	ldrb	r2, [r7, #7]
 8001ba6:	4807      	ldr	r0, [pc, #28]	; (8001bc4 <P_LCD_2x16_PinHi+0x3c>)
 8001ba8:	4613      	mov	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4413      	add	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	4403      	add	r3, r0
 8001bb2:	3308      	adds	r3, #8
 8001bb4:	881b      	ldrh	r3, [r3, #0]
 8001bb6:	830b      	strh	r3, [r1, #24]
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	20000030 	.word	0x20000030

08001bc8 <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 8001bcc:	2001      	movs	r0, #1
 8001bce:	f7ff ffdb 	bl	8001b88 <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 8001bd2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bd6:	f000 f940 	bl	8001e5a <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f7ff ffb4 	bl	8001b48 <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 8001be0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001be4:	f000 f939 	bl	8001e5a <P_LCD_2x16_Delay>
}
 8001be8:	bf00      	nop
 8001bea:	bd80      	pop	{r7, pc}

08001bec <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8001bf0:	2002      	movs	r0, #2
 8001bf2:	f7ff ffc9 	bl	8001b88 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001bf6:	2003      	movs	r0, #3
 8001bf8:	f7ff ffc6 	bl	8001b88 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001bfc:	2004      	movs	r0, #4
 8001bfe:	f7ff ffa3 	bl	8001b48 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001c02:	2005      	movs	r0, #5
 8001c04:	f7ff ffa0 	bl	8001b48 <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 8001c08:	f7ff ffde 	bl	8001bc8 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001c0c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c10:	f000 f923 	bl	8001e5a <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 8001c14:	f7ff ffd8 	bl	8001bc8 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001c18:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c1c:	f000 f91d 	bl	8001e5a <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 8001c20:	f7ff ffd2 	bl	8001bc8 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001c24:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c28:	f000 f917 	bl	8001e5a <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 8001c2c:	2002      	movs	r0, #2
 8001c2e:	f7ff ff8b 	bl	8001b48 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 8001c32:	2003      	movs	r0, #3
 8001c34:	f7ff ffa8 	bl	8001b88 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8001c38:	2004      	movs	r0, #4
 8001c3a:	f7ff ff85 	bl	8001b48 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8001c3e:	2005      	movs	r0, #5
 8001c40:	f7ff ff82 	bl	8001b48 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001c44:	f7ff ffc0 	bl	8001bc8 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8001c48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c4c:	f000 f905 	bl	8001e5a <P_LCD_2x16_Delay>
}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f7ff ff72 	bl	8001b48 <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	da03      	bge.n	8001c74 <P_LCD_2x16_Cmd+0x20>
 8001c6c:	2005      	movs	r0, #5
 8001c6e:	f7ff ff8b 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001c72:	e002      	b.n	8001c7a <P_LCD_2x16_Cmd+0x26>
 8001c74:	2005      	movs	r0, #5
 8001c76:	f7ff ff67 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d003      	beq.n	8001c8c <P_LCD_2x16_Cmd+0x38>
 8001c84:	2004      	movs	r0, #4
 8001c86:	f7ff ff7f 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001c8a:	e002      	b.n	8001c92 <P_LCD_2x16_Cmd+0x3e>
 8001c8c:	2004      	movs	r0, #4
 8001c8e:	f7ff ff5b 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	f003 0320 	and.w	r3, r3, #32
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <P_LCD_2x16_Cmd+0x50>
 8001c9c:	2003      	movs	r0, #3
 8001c9e:	f7ff ff73 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001ca2:	e002      	b.n	8001caa <P_LCD_2x16_Cmd+0x56>
 8001ca4:	2003      	movs	r0, #3
 8001ca6:	f7ff ff4f 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	f003 0310 	and.w	r3, r3, #16
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <P_LCD_2x16_Cmd+0x68>
 8001cb4:	2002      	movs	r0, #2
 8001cb6:	f7ff ff67 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001cba:	e002      	b.n	8001cc2 <P_LCD_2x16_Cmd+0x6e>
 8001cbc:	2002      	movs	r0, #2
 8001cbe:	f7ff ff43 	bl	8001b48 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001cc2:	f7ff ff81 	bl	8001bc8 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001cc6:	79fb      	ldrb	r3, [r7, #7]
 8001cc8:	f003 0308 	and.w	r3, r3, #8
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <P_LCD_2x16_Cmd+0x84>
 8001cd0:	2005      	movs	r0, #5
 8001cd2:	f7ff ff59 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001cd6:	e002      	b.n	8001cde <P_LCD_2x16_Cmd+0x8a>
 8001cd8:	2005      	movs	r0, #5
 8001cda:	f7ff ff35 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d003      	beq.n	8001cf0 <P_LCD_2x16_Cmd+0x9c>
 8001ce8:	2004      	movs	r0, #4
 8001cea:	f7ff ff4d 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001cee:	e002      	b.n	8001cf6 <P_LCD_2x16_Cmd+0xa2>
 8001cf0:	2004      	movs	r0, #4
 8001cf2:	f7ff ff29 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d003      	beq.n	8001d08 <P_LCD_2x16_Cmd+0xb4>
 8001d00:	2003      	movs	r0, #3
 8001d02:	f7ff ff41 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001d06:	e002      	b.n	8001d0e <P_LCD_2x16_Cmd+0xba>
 8001d08:	2003      	movs	r0, #3
 8001d0a:	f7ff ff1d 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d003      	beq.n	8001d20 <P_LCD_2x16_Cmd+0xcc>
 8001d18:	2002      	movs	r0, #2
 8001d1a:	f7ff ff35 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001d1e:	e002      	b.n	8001d26 <P_LCD_2x16_Cmd+0xd2>
 8001d20:	2002      	movs	r0, #2
 8001d22:	f7ff ff11 	bl	8001b48 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8001d26:	f7ff ff4f 	bl	8001bc8 <P_LCD_2x16_Clk>
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	4603      	mov	r3, r0
 8001d3a:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f7ff ff23 	bl	8001b88 <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	da03      	bge.n	8001d52 <P_LCD_2x16_Data+0x20>
 8001d4a:	2005      	movs	r0, #5
 8001d4c:	f7ff ff1c 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001d50:	e002      	b.n	8001d58 <P_LCD_2x16_Data+0x26>
 8001d52:	2005      	movs	r0, #5
 8001d54:	f7ff fef8 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d003      	beq.n	8001d6a <P_LCD_2x16_Data+0x38>
 8001d62:	2004      	movs	r0, #4
 8001d64:	f7ff ff10 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001d68:	e002      	b.n	8001d70 <P_LCD_2x16_Data+0x3e>
 8001d6a:	2004      	movs	r0, #4
 8001d6c:	f7ff feec 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	f003 0320 	and.w	r3, r3, #32
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <P_LCD_2x16_Data+0x50>
 8001d7a:	2003      	movs	r0, #3
 8001d7c:	f7ff ff04 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001d80:	e002      	b.n	8001d88 <P_LCD_2x16_Data+0x56>
 8001d82:	2003      	movs	r0, #3
 8001d84:	f7ff fee0 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	f003 0310 	and.w	r3, r3, #16
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d003      	beq.n	8001d9a <P_LCD_2x16_Data+0x68>
 8001d92:	2002      	movs	r0, #2
 8001d94:	f7ff fef8 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001d98:	e002      	b.n	8001da0 <P_LCD_2x16_Data+0x6e>
 8001d9a:	2002      	movs	r0, #2
 8001d9c:	f7ff fed4 	bl	8001b48 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8001da0:	f7ff ff12 	bl	8001bc8 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8001da4:	79fb      	ldrb	r3, [r7, #7]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <P_LCD_2x16_Data+0x84>
 8001dae:	2005      	movs	r0, #5
 8001db0:	f7ff feea 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001db4:	e002      	b.n	8001dbc <P_LCD_2x16_Data+0x8a>
 8001db6:	2005      	movs	r0, #5
 8001db8:	f7ff fec6 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	f003 0304 	and.w	r3, r3, #4
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <P_LCD_2x16_Data+0x9c>
 8001dc6:	2004      	movs	r0, #4
 8001dc8:	f7ff fede 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001dcc:	e002      	b.n	8001dd4 <P_LCD_2x16_Data+0xa2>
 8001dce:	2004      	movs	r0, #4
 8001dd0:	f7ff feba 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d003      	beq.n	8001de6 <P_LCD_2x16_Data+0xb4>
 8001dde:	2003      	movs	r0, #3
 8001de0:	f7ff fed2 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001de4:	e002      	b.n	8001dec <P_LCD_2x16_Data+0xba>
 8001de6:	2003      	movs	r0, #3
 8001de8:	f7ff feae 	bl	8001b48 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <P_LCD_2x16_Data+0xcc>
 8001df6:	2002      	movs	r0, #2
 8001df8:	f7ff fec6 	bl	8001b88 <P_LCD_2x16_PinHi>
 8001dfc:	e002      	b.n	8001e04 <P_LCD_2x16_Data+0xd2>
 8001dfe:	2002      	movs	r0, #2
 8001e00:	f7ff fea2 	bl	8001b48 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8001e04:	f7ff fee0 	bl	8001bc8 <P_LCD_2x16_Clk>
}
 8001e08:	bf00      	nop
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	460a      	mov	r2, r1
 8001e1a:	71fb      	strb	r3, [r7, #7]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	2b0f      	cmp	r3, #15
 8001e24:	d901      	bls.n	8001e2a <P_LCD_2x16_Cursor+0x1a>
 8001e26:	2300      	movs	r3, #0
 8001e28:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 8001e2a:	79bb      	ldrb	r3, [r7, #6]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d901      	bls.n	8001e34 <P_LCD_2x16_Cursor+0x24>
 8001e30:	2300      	movs	r3, #0
 8001e32:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 8001e34:	79bb      	ldrb	r3, [r7, #6]
 8001e36:	019b      	lsls	r3, r3, #6
 8001e38:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 8001e3a:	7bfa      	ldrb	r2, [r7, #15]
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e48:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff ff01 	bl	8001c54 <P_LCD_2x16_Cmd>
}
 8001e52:	bf00      	nop
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8001e62:	bf00      	nop
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	1e5a      	subs	r2, r3, #1
 8001e68:	607a      	str	r2, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1fa      	bne.n	8001e64 <P_LCD_2x16_Delay+0xa>
  {
  }
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0
}
 8001e7e:	bf00      	nop
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001e8c:	e7fe      	b.n	8001e8c <HardFault_Handler+0x4>

08001e8e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001e92:	e7fe      	b.n	8001e92 <MemManage_Handler+0x4>

08001e94 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001e98:	e7fe      	b.n	8001e98 <BusFault_Handler+0x4>

08001e9a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001e9e:	e7fe      	b.n	8001e9e <UsageFault_Handler+0x4>

08001ea0 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	af00      	add	r7, sp, #0
}
 8001eb2:	bf00      	nop
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001ece:	bf00      	nop
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001edc:	4a16      	ldr	r2, [pc, #88]	; (8001f38 <SystemInit+0x60>)
 8001ede:	4b16      	ldr	r3, [pc, #88]	; (8001f38 <SystemInit+0x60>)
 8001ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ee4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ee8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001eec:	4a13      	ldr	r2, [pc, #76]	; (8001f3c <SystemInit+0x64>)
 8001eee:	4b13      	ldr	r3, [pc, #76]	; (8001f3c <SystemInit+0x64>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f043 0301 	orr.w	r3, r3, #1
 8001ef6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ef8:	4b10      	ldr	r3, [pc, #64]	; (8001f3c <SystemInit+0x64>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001efe:	4a0f      	ldr	r2, [pc, #60]	; (8001f3c <SystemInit+0x64>)
 8001f00:	4b0e      	ldr	r3, [pc, #56]	; (8001f3c <SystemInit+0x64>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001f08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001f0e:	4b0b      	ldr	r3, [pc, #44]	; (8001f3c <SystemInit+0x64>)
 8001f10:	4a0b      	ldr	r2, [pc, #44]	; (8001f40 <SystemInit+0x68>)
 8001f12:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001f14:	4a09      	ldr	r2, [pc, #36]	; (8001f3c <SystemInit+0x64>)
 8001f16:	4b09      	ldr	r3, [pc, #36]	; (8001f3c <SystemInit+0x64>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f1e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001f20:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <SystemInit+0x64>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001f26:	f000 f80d 	bl	8001f44 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f2a:	4b03      	ldr	r3, [pc, #12]	; (8001f38 <SystemInit+0x60>)
 8001f2c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f30:	609a      	str	r2, [r3, #8]
#endif
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	e000ed00 	.word	0xe000ed00
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	24003010 	.word	0x24003010

08001f44 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	607b      	str	r3, [r7, #4]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001f52:	4a36      	ldr	r2, [pc, #216]	; (800202c <SetSysClock+0xe8>)
 8001f54:	4b35      	ldr	r3, [pc, #212]	; (800202c <SetSysClock+0xe8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f5c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001f5e:	4b33      	ldr	r3, [pc, #204]	; (800202c <SetSysClock+0xe8>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f66:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d103      	bne.n	8001f7c <SetSysClock+0x38>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001f7a:	d1f0      	bne.n	8001f5e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001f7c:	4b2b      	ldr	r3, [pc, #172]	; (800202c <SetSysClock+0xe8>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d002      	beq.n	8001f8e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	603b      	str	r3, [r7, #0]
 8001f8c:	e001      	b.n	8001f92 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d142      	bne.n	800201e <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001f98:	4a24      	ldr	r2, [pc, #144]	; (800202c <SetSysClock+0xe8>)
 8001f9a:	4b24      	ldr	r3, [pc, #144]	; (800202c <SetSysClock+0xe8>)
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fa2:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001fa4:	4a22      	ldr	r2, [pc, #136]	; (8002030 <SetSysClock+0xec>)
 8001fa6:	4b22      	ldr	r3, [pc, #136]	; (8002030 <SetSysClock+0xec>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fae:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001fb0:	4a1e      	ldr	r2, [pc, #120]	; (800202c <SetSysClock+0xe8>)
 8001fb2:	4b1e      	ldr	r3, [pc, #120]	; (800202c <SetSysClock+0xe8>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001fb8:	4a1c      	ldr	r2, [pc, #112]	; (800202c <SetSysClock+0xe8>)
 8001fba:	4b1c      	ldr	r3, [pc, #112]	; (800202c <SetSysClock+0xe8>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fc2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001fc4:	4a19      	ldr	r2, [pc, #100]	; (800202c <SetSysClock+0xe8>)
 8001fc6:	4b19      	ldr	r3, [pc, #100]	; (800202c <SetSysClock+0xe8>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001fce:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001fd0:	4b16      	ldr	r3, [pc, #88]	; (800202c <SetSysClock+0xe8>)
 8001fd2:	4a18      	ldr	r2, [pc, #96]	; (8002034 <SetSysClock+0xf0>)
 8001fd4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001fd6:	4a15      	ldr	r2, [pc, #84]	; (800202c <SetSysClock+0xe8>)
 8001fd8:	4b14      	ldr	r3, [pc, #80]	; (800202c <SetSysClock+0xe8>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fe0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001fe2:	bf00      	nop
 8001fe4:	4b11      	ldr	r3, [pc, #68]	; (800202c <SetSysClock+0xe8>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d0f9      	beq.n	8001fe4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001ff0:	4b11      	ldr	r3, [pc, #68]	; (8002038 <SetSysClock+0xf4>)
 8001ff2:	f240 6205 	movw	r2, #1541	; 0x605
 8001ff6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001ff8:	4a0c      	ldr	r2, [pc, #48]	; (800202c <SetSysClock+0xe8>)
 8001ffa:	4b0c      	ldr	r3, [pc, #48]	; (800202c <SetSysClock+0xe8>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f023 0303 	bic.w	r3, r3, #3
 8002002:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002004:	4a09      	ldr	r2, [pc, #36]	; (800202c <SetSysClock+0xe8>)
 8002006:	4b09      	ldr	r3, [pc, #36]	; (800202c <SetSysClock+0xe8>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f043 0302 	orr.w	r3, r3, #2
 800200e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002010:	bf00      	nop
 8002012:	4b06      	ldr	r3, [pc, #24]	; (800202c <SetSysClock+0xe8>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 030c 	and.w	r3, r3, #12
 800201a:	2b08      	cmp	r3, #8
 800201c:	d1f9      	bne.n	8002012 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	40023800 	.word	0x40023800
 8002030:	40007000 	.word	0x40007000
 8002034:	07405408 	.word	0x07405408
 8002038:	40023c00 	.word	0x40023c00

0800203c <__libc_init_array>:
 800203c:	b570      	push	{r4, r5, r6, lr}
 800203e:	4e0d      	ldr	r6, [pc, #52]	; (8002074 <__libc_init_array+0x38>)
 8002040:	4c0d      	ldr	r4, [pc, #52]	; (8002078 <__libc_init_array+0x3c>)
 8002042:	1ba4      	subs	r4, r4, r6
 8002044:	10a4      	asrs	r4, r4, #2
 8002046:	2500      	movs	r5, #0
 8002048:	42a5      	cmp	r5, r4
 800204a:	d109      	bne.n	8002060 <__libc_init_array+0x24>
 800204c:	4e0b      	ldr	r6, [pc, #44]	; (800207c <__libc_init_array+0x40>)
 800204e:	4c0c      	ldr	r4, [pc, #48]	; (8002080 <__libc_init_array+0x44>)
 8002050:	f002 ff14 	bl	8004e7c <_init>
 8002054:	1ba4      	subs	r4, r4, r6
 8002056:	10a4      	asrs	r4, r4, #2
 8002058:	2500      	movs	r5, #0
 800205a:	42a5      	cmp	r5, r4
 800205c:	d105      	bne.n	800206a <__libc_init_array+0x2e>
 800205e:	bd70      	pop	{r4, r5, r6, pc}
 8002060:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002064:	4798      	blx	r3
 8002066:	3501      	adds	r5, #1
 8002068:	e7ee      	b.n	8002048 <__libc_init_array+0xc>
 800206a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800206e:	4798      	blx	r3
 8002070:	3501      	adds	r5, #1
 8002072:	e7f2      	b.n	800205a <__libc_init_array+0x1e>
 8002074:	08005120 	.word	0x08005120
 8002078:	08005120 	.word	0x08005120
 800207c:	08005120 	.word	0x08005120
 8002080:	08005124 	.word	0x08005124

08002084 <sprintf>:
 8002084:	b40e      	push	{r1, r2, r3}
 8002086:	b500      	push	{lr}
 8002088:	b09c      	sub	sp, #112	; 0x70
 800208a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800208e:	ab1d      	add	r3, sp, #116	; 0x74
 8002090:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002094:	9002      	str	r0, [sp, #8]
 8002096:	9006      	str	r0, [sp, #24]
 8002098:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800209c:	480a      	ldr	r0, [pc, #40]	; (80020c8 <sprintf+0x44>)
 800209e:	9104      	str	r1, [sp, #16]
 80020a0:	9107      	str	r1, [sp, #28]
 80020a2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80020a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80020aa:	f8ad 1016 	strh.w	r1, [sp, #22]
 80020ae:	6800      	ldr	r0, [r0, #0]
 80020b0:	9301      	str	r3, [sp, #4]
 80020b2:	a902      	add	r1, sp, #8
 80020b4:	f000 f80c 	bl	80020d0 <_svfprintf_r>
 80020b8:	9b02      	ldr	r3, [sp, #8]
 80020ba:	2200      	movs	r2, #0
 80020bc:	701a      	strb	r2, [r3, #0]
 80020be:	b01c      	add	sp, #112	; 0x70
 80020c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80020c4:	b003      	add	sp, #12
 80020c6:	4770      	bx	lr
 80020c8:	200000a8 	.word	0x200000a8
 80020cc:	00000000 	.word	0x00000000

080020d0 <_svfprintf_r>:
 80020d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020d4:	b0bd      	sub	sp, #244	; 0xf4
 80020d6:	468a      	mov	sl, r1
 80020d8:	4615      	mov	r5, r2
 80020da:	461f      	mov	r7, r3
 80020dc:	4683      	mov	fp, r0
 80020de:	f001 fe25 	bl	8003d2c <_localeconv_r>
 80020e2:	6803      	ldr	r3, [r0, #0]
 80020e4:	930d      	str	r3, [sp, #52]	; 0x34
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe f872 	bl	80001d0 <strlen>
 80020ec:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80020f0:	9008      	str	r0, [sp, #32]
 80020f2:	061b      	lsls	r3, r3, #24
 80020f4:	d518      	bpl.n	8002128 <_svfprintf_r+0x58>
 80020f6:	f8da 3010 	ldr.w	r3, [sl, #16]
 80020fa:	b9ab      	cbnz	r3, 8002128 <_svfprintf_r+0x58>
 80020fc:	2140      	movs	r1, #64	; 0x40
 80020fe:	4658      	mov	r0, fp
 8002100:	f001 fe2a 	bl	8003d58 <_malloc_r>
 8002104:	f8ca 0000 	str.w	r0, [sl]
 8002108:	f8ca 0010 	str.w	r0, [sl, #16]
 800210c:	b948      	cbnz	r0, 8002122 <_svfprintf_r+0x52>
 800210e:	230c      	movs	r3, #12
 8002110:	f8cb 3000 	str.w	r3, [fp]
 8002114:	f04f 33ff 	mov.w	r3, #4294967295
 8002118:	9309      	str	r3, [sp, #36]	; 0x24
 800211a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800211c:	b03d      	add	sp, #244	; 0xf4
 800211e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002122:	2340      	movs	r3, #64	; 0x40
 8002124:	f8ca 3014 	str.w	r3, [sl, #20]
 8002128:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8002390 <_svfprintf_r+0x2c0>
 800212c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002130:	2300      	movs	r3, #0
 8002132:	ac2c      	add	r4, sp, #176	; 0xb0
 8002134:	941f      	str	r4, [sp, #124]	; 0x7c
 8002136:	9321      	str	r3, [sp, #132]	; 0x84
 8002138:	9320      	str	r3, [sp, #128]	; 0x80
 800213a:	9505      	str	r5, [sp, #20]
 800213c:	9303      	str	r3, [sp, #12]
 800213e:	9311      	str	r3, [sp, #68]	; 0x44
 8002140:	9310      	str	r3, [sp, #64]	; 0x40
 8002142:	9309      	str	r3, [sp, #36]	; 0x24
 8002144:	9d05      	ldr	r5, [sp, #20]
 8002146:	462b      	mov	r3, r5
 8002148:	f813 2b01 	ldrb.w	r2, [r3], #1
 800214c:	b112      	cbz	r2, 8002154 <_svfprintf_r+0x84>
 800214e:	2a25      	cmp	r2, #37	; 0x25
 8002150:	f040 8083 	bne.w	800225a <_svfprintf_r+0x18a>
 8002154:	9b05      	ldr	r3, [sp, #20]
 8002156:	1aee      	subs	r6, r5, r3
 8002158:	d00d      	beq.n	8002176 <_svfprintf_r+0xa6>
 800215a:	e884 0048 	stmia.w	r4, {r3, r6}
 800215e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002160:	4433      	add	r3, r6
 8002162:	9321      	str	r3, [sp, #132]	; 0x84
 8002164:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002166:	3301      	adds	r3, #1
 8002168:	2b07      	cmp	r3, #7
 800216a:	9320      	str	r3, [sp, #128]	; 0x80
 800216c:	dc77      	bgt.n	800225e <_svfprintf_r+0x18e>
 800216e:	3408      	adds	r4, #8
 8002170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002172:	4433      	add	r3, r6
 8002174:	9309      	str	r3, [sp, #36]	; 0x24
 8002176:	782b      	ldrb	r3, [r5, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	f000 8729 	beq.w	8002fd0 <_svfprintf_r+0xf00>
 800217e:	2300      	movs	r3, #0
 8002180:	1c69      	adds	r1, r5, #1
 8002182:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002186:	461a      	mov	r2, r3
 8002188:	f04f 39ff 	mov.w	r9, #4294967295
 800218c:	930a      	str	r3, [sp, #40]	; 0x28
 800218e:	461d      	mov	r5, r3
 8002190:	200a      	movs	r0, #10
 8002192:	1c4e      	adds	r6, r1, #1
 8002194:	7809      	ldrb	r1, [r1, #0]
 8002196:	9605      	str	r6, [sp, #20]
 8002198:	9102      	str	r1, [sp, #8]
 800219a:	9902      	ldr	r1, [sp, #8]
 800219c:	3920      	subs	r1, #32
 800219e:	2958      	cmp	r1, #88	; 0x58
 80021a0:	f200 8418 	bhi.w	80029d4 <_svfprintf_r+0x904>
 80021a4:	e8df f011 	tbh	[pc, r1, lsl #1]
 80021a8:	041600a6 	.word	0x041600a6
 80021ac:	00ab0416 	.word	0x00ab0416
 80021b0:	04160416 	.word	0x04160416
 80021b4:	04160416 	.word	0x04160416
 80021b8:	04160416 	.word	0x04160416
 80021bc:	006500ae 	.word	0x006500ae
 80021c0:	00b70416 	.word	0x00b70416
 80021c4:	041600ba 	.word	0x041600ba
 80021c8:	00da00d7 	.word	0x00da00d7
 80021cc:	00da00da 	.word	0x00da00da
 80021d0:	00da00da 	.word	0x00da00da
 80021d4:	00da00da 	.word	0x00da00da
 80021d8:	00da00da 	.word	0x00da00da
 80021dc:	04160416 	.word	0x04160416
 80021e0:	04160416 	.word	0x04160416
 80021e4:	04160416 	.word	0x04160416
 80021e8:	04160416 	.word	0x04160416
 80021ec:	04160416 	.word	0x04160416
 80021f0:	012b0115 	.word	0x012b0115
 80021f4:	012b0416 	.word	0x012b0416
 80021f8:	04160416 	.word	0x04160416
 80021fc:	04160416 	.word	0x04160416
 8002200:	041600ed 	.word	0x041600ed
 8002204:	03400416 	.word	0x03400416
 8002208:	04160416 	.word	0x04160416
 800220c:	04160416 	.word	0x04160416
 8002210:	03a80416 	.word	0x03a80416
 8002214:	04160416 	.word	0x04160416
 8002218:	04160086 	.word	0x04160086
 800221c:	04160416 	.word	0x04160416
 8002220:	04160416 	.word	0x04160416
 8002224:	04160416 	.word	0x04160416
 8002228:	04160416 	.word	0x04160416
 800222c:	01070416 	.word	0x01070416
 8002230:	012b006b 	.word	0x012b006b
 8002234:	012b012b 	.word	0x012b012b
 8002238:	006b00f0 	.word	0x006b00f0
 800223c:	04160416 	.word	0x04160416
 8002240:	041600fa 	.word	0x041600fa
 8002244:	03420322 	.word	0x03420322
 8002248:	01010376 	.word	0x01010376
 800224c:	03870416 	.word	0x03870416
 8002250:	03aa0416 	.word	0x03aa0416
 8002254:	04160416 	.word	0x04160416
 8002258:	03c2      	.short	0x03c2
 800225a:	461d      	mov	r5, r3
 800225c:	e773      	b.n	8002146 <_svfprintf_r+0x76>
 800225e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002260:	4651      	mov	r1, sl
 8002262:	4658      	mov	r0, fp
 8002264:	f002 fa7e 	bl	8004764 <__ssprint_r>
 8002268:	2800      	cmp	r0, #0
 800226a:	f040 8692 	bne.w	8002f92 <_svfprintf_r+0xec2>
 800226e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002270:	e77e      	b.n	8002170 <_svfprintf_r+0xa0>
 8002272:	2301      	movs	r3, #1
 8002274:	222b      	movs	r2, #43	; 0x2b
 8002276:	9905      	ldr	r1, [sp, #20]
 8002278:	e78b      	b.n	8002192 <_svfprintf_r+0xc2>
 800227a:	460f      	mov	r7, r1
 800227c:	e7fb      	b.n	8002276 <_svfprintf_r+0x1a6>
 800227e:	b10b      	cbz	r3, 8002284 <_svfprintf_r+0x1b4>
 8002280:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002284:	06ae      	lsls	r6, r5, #26
 8002286:	f140 80aa 	bpl.w	80023de <_svfprintf_r+0x30e>
 800228a:	3707      	adds	r7, #7
 800228c:	f027 0707 	bic.w	r7, r7, #7
 8002290:	f107 0308 	add.w	r3, r7, #8
 8002294:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002298:	9304      	str	r3, [sp, #16]
 800229a:	2e00      	cmp	r6, #0
 800229c:	f177 0300 	sbcs.w	r3, r7, #0
 80022a0:	da06      	bge.n	80022b0 <_svfprintf_r+0x1e0>
 80022a2:	4276      	negs	r6, r6
 80022a4:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80022a8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80022ac:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80022b0:	2301      	movs	r3, #1
 80022b2:	e2ca      	b.n	800284a <_svfprintf_r+0x77a>
 80022b4:	b10b      	cbz	r3, 80022ba <_svfprintf_r+0x1ea>
 80022b6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80022ba:	4b37      	ldr	r3, [pc, #220]	; (8002398 <_svfprintf_r+0x2c8>)
 80022bc:	9311      	str	r3, [sp, #68]	; 0x44
 80022be:	06ab      	lsls	r3, r5, #26
 80022c0:	f140 8339 	bpl.w	8002936 <_svfprintf_r+0x866>
 80022c4:	3707      	adds	r7, #7
 80022c6:	f027 0707 	bic.w	r7, r7, #7
 80022ca:	f107 0308 	add.w	r3, r7, #8
 80022ce:	e9d7 6700 	ldrd	r6, r7, [r7]
 80022d2:	9304      	str	r3, [sp, #16]
 80022d4:	07e8      	lsls	r0, r5, #31
 80022d6:	d50b      	bpl.n	80022f0 <_svfprintf_r+0x220>
 80022d8:	ea56 0307 	orrs.w	r3, r6, r7
 80022dc:	d008      	beq.n	80022f0 <_svfprintf_r+0x220>
 80022de:	2330      	movs	r3, #48	; 0x30
 80022e0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80022e4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80022e8:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80022ec:	f045 0502 	orr.w	r5, r5, #2
 80022f0:	2302      	movs	r3, #2
 80022f2:	e2a7      	b.n	8002844 <_svfprintf_r+0x774>
 80022f4:	2a00      	cmp	r2, #0
 80022f6:	d1be      	bne.n	8002276 <_svfprintf_r+0x1a6>
 80022f8:	2301      	movs	r3, #1
 80022fa:	2220      	movs	r2, #32
 80022fc:	e7bb      	b.n	8002276 <_svfprintf_r+0x1a6>
 80022fe:	f045 0501 	orr.w	r5, r5, #1
 8002302:	e7b8      	b.n	8002276 <_svfprintf_r+0x1a6>
 8002304:	683e      	ldr	r6, [r7, #0]
 8002306:	960a      	str	r6, [sp, #40]	; 0x28
 8002308:	2e00      	cmp	r6, #0
 800230a:	f107 0104 	add.w	r1, r7, #4
 800230e:	dab4      	bge.n	800227a <_svfprintf_r+0x1aa>
 8002310:	4276      	negs	r6, r6
 8002312:	960a      	str	r6, [sp, #40]	; 0x28
 8002314:	460f      	mov	r7, r1
 8002316:	f045 0504 	orr.w	r5, r5, #4
 800231a:	e7ac      	b.n	8002276 <_svfprintf_r+0x1a6>
 800231c:	9905      	ldr	r1, [sp, #20]
 800231e:	1c4e      	adds	r6, r1, #1
 8002320:	7809      	ldrb	r1, [r1, #0]
 8002322:	9102      	str	r1, [sp, #8]
 8002324:	292a      	cmp	r1, #42	; 0x2a
 8002326:	d010      	beq.n	800234a <_svfprintf_r+0x27a>
 8002328:	f04f 0900 	mov.w	r9, #0
 800232c:	9605      	str	r6, [sp, #20]
 800232e:	9902      	ldr	r1, [sp, #8]
 8002330:	3930      	subs	r1, #48	; 0x30
 8002332:	2909      	cmp	r1, #9
 8002334:	f63f af31 	bhi.w	800219a <_svfprintf_r+0xca>
 8002338:	fb00 1909 	mla	r9, r0, r9, r1
 800233c:	9905      	ldr	r1, [sp, #20]
 800233e:	460e      	mov	r6, r1
 8002340:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002344:	9102      	str	r1, [sp, #8]
 8002346:	9605      	str	r6, [sp, #20]
 8002348:	e7f1      	b.n	800232e <_svfprintf_r+0x25e>
 800234a:	6839      	ldr	r1, [r7, #0]
 800234c:	9605      	str	r6, [sp, #20]
 800234e:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 8002352:	3704      	adds	r7, #4
 8002354:	e78f      	b.n	8002276 <_svfprintf_r+0x1a6>
 8002356:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800235a:	e78c      	b.n	8002276 <_svfprintf_r+0x1a6>
 800235c:	2100      	movs	r1, #0
 800235e:	910a      	str	r1, [sp, #40]	; 0x28
 8002360:	9902      	ldr	r1, [sp, #8]
 8002362:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8002364:	3930      	subs	r1, #48	; 0x30
 8002366:	fb00 1106 	mla	r1, r0, r6, r1
 800236a:	910a      	str	r1, [sp, #40]	; 0x28
 800236c:	9905      	ldr	r1, [sp, #20]
 800236e:	460e      	mov	r6, r1
 8002370:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002374:	9102      	str	r1, [sp, #8]
 8002376:	9902      	ldr	r1, [sp, #8]
 8002378:	9605      	str	r6, [sp, #20]
 800237a:	3930      	subs	r1, #48	; 0x30
 800237c:	2909      	cmp	r1, #9
 800237e:	d9ef      	bls.n	8002360 <_svfprintf_r+0x290>
 8002380:	e70b      	b.n	800219a <_svfprintf_r+0xca>
 8002382:	f045 0508 	orr.w	r5, r5, #8
 8002386:	e776      	b.n	8002276 <_svfprintf_r+0x1a6>
 8002388:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800238c:	e773      	b.n	8002276 <_svfprintf_r+0x1a6>
 800238e:	bf00      	nop
	...
 8002398:	08004ebf 	.word	0x08004ebf
 800239c:	9905      	ldr	r1, [sp, #20]
 800239e:	7809      	ldrb	r1, [r1, #0]
 80023a0:	296c      	cmp	r1, #108	; 0x6c
 80023a2:	d105      	bne.n	80023b0 <_svfprintf_r+0x2e0>
 80023a4:	9905      	ldr	r1, [sp, #20]
 80023a6:	3101      	adds	r1, #1
 80023a8:	9105      	str	r1, [sp, #20]
 80023aa:	f045 0520 	orr.w	r5, r5, #32
 80023ae:	e762      	b.n	8002276 <_svfprintf_r+0x1a6>
 80023b0:	f045 0510 	orr.w	r5, r5, #16
 80023b4:	e75f      	b.n	8002276 <_svfprintf_r+0x1a6>
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	9304      	str	r3, [sp, #16]
 80023ba:	2600      	movs	r6, #0
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80023c2:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80023c6:	f04f 0901 	mov.w	r9, #1
 80023ca:	4637      	mov	r7, r6
 80023cc:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 80023d0:	e11b      	b.n	800260a <_svfprintf_r+0x53a>
 80023d2:	b10b      	cbz	r3, 80023d8 <_svfprintf_r+0x308>
 80023d4:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80023d8:	f045 0510 	orr.w	r5, r5, #16
 80023dc:	e752      	b.n	8002284 <_svfprintf_r+0x1b4>
 80023de:	f015 0f10 	tst.w	r5, #16
 80023e2:	f107 0304 	add.w	r3, r7, #4
 80023e6:	d003      	beq.n	80023f0 <_svfprintf_r+0x320>
 80023e8:	683e      	ldr	r6, [r7, #0]
 80023ea:	9304      	str	r3, [sp, #16]
 80023ec:	17f7      	asrs	r7, r6, #31
 80023ee:	e754      	b.n	800229a <_svfprintf_r+0x1ca>
 80023f0:	683e      	ldr	r6, [r7, #0]
 80023f2:	9304      	str	r3, [sp, #16]
 80023f4:	f015 0f40 	tst.w	r5, #64	; 0x40
 80023f8:	bf18      	it	ne
 80023fa:	b236      	sxthne	r6, r6
 80023fc:	e7f6      	b.n	80023ec <_svfprintf_r+0x31c>
 80023fe:	b10b      	cbz	r3, 8002404 <_svfprintf_r+0x334>
 8002400:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002404:	3707      	adds	r7, #7
 8002406:	f027 0707 	bic.w	r7, r7, #7
 800240a:	f107 0308 	add.w	r3, r7, #8
 800240e:	9304      	str	r3, [sp, #16]
 8002410:	ed97 7b00 	vldr	d7, [r7]
 8002414:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002418:	9b06      	ldr	r3, [sp, #24]
 800241a:	9312      	str	r3, [sp, #72]	; 0x48
 800241c:	9b07      	ldr	r3, [sp, #28]
 800241e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002422:	9313      	str	r3, [sp, #76]	; 0x4c
 8002424:	f04f 32ff 	mov.w	r2, #4294967295
 8002428:	4b4a      	ldr	r3, [pc, #296]	; (8002554 <_svfprintf_r+0x484>)
 800242a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800242e:	f7fe fb79 	bl	8000b24 <__aeabi_dcmpun>
 8002432:	2800      	cmp	r0, #0
 8002434:	f040 85d5 	bne.w	8002fe2 <_svfprintf_r+0xf12>
 8002438:	f04f 32ff 	mov.w	r2, #4294967295
 800243c:	4b45      	ldr	r3, [pc, #276]	; (8002554 <_svfprintf_r+0x484>)
 800243e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002442:	f7fe fb51 	bl	8000ae8 <__aeabi_dcmple>
 8002446:	2800      	cmp	r0, #0
 8002448:	f040 85cb 	bne.w	8002fe2 <_svfprintf_r+0xf12>
 800244c:	2200      	movs	r2, #0
 800244e:	2300      	movs	r3, #0
 8002450:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002454:	f7fe fb3e 	bl	8000ad4 <__aeabi_dcmplt>
 8002458:	b110      	cbz	r0, 8002460 <_svfprintf_r+0x390>
 800245a:	232d      	movs	r3, #45	; 0x2d
 800245c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002460:	4b3d      	ldr	r3, [pc, #244]	; (8002558 <_svfprintf_r+0x488>)
 8002462:	4a3e      	ldr	r2, [pc, #248]	; (800255c <_svfprintf_r+0x48c>)
 8002464:	9902      	ldr	r1, [sp, #8]
 8002466:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800246a:	2947      	cmp	r1, #71	; 0x47
 800246c:	bfcc      	ite	gt
 800246e:	4690      	movgt	r8, r2
 8002470:	4698      	movle	r8, r3
 8002472:	f04f 0903 	mov.w	r9, #3
 8002476:	2600      	movs	r6, #0
 8002478:	4637      	mov	r7, r6
 800247a:	e0c6      	b.n	800260a <_svfprintf_r+0x53a>
 800247c:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002480:	d022      	beq.n	80024c8 <_svfprintf_r+0x3f8>
 8002482:	9b02      	ldr	r3, [sp, #8]
 8002484:	f023 0320 	bic.w	r3, r3, #32
 8002488:	2b47      	cmp	r3, #71	; 0x47
 800248a:	d104      	bne.n	8002496 <_svfprintf_r+0x3c6>
 800248c:	f1b9 0f00 	cmp.w	r9, #0
 8002490:	bf08      	it	eq
 8002492:	f04f 0901 	moveq.w	r9, #1
 8002496:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800249a:	930c      	str	r3, [sp, #48]	; 0x30
 800249c:	9b07      	ldr	r3, [sp, #28]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	da15      	bge.n	80024ce <_svfprintf_r+0x3fe>
 80024a2:	9b06      	ldr	r3, [sp, #24]
 80024a4:	930e      	str	r3, [sp, #56]	; 0x38
 80024a6:	9b07      	ldr	r3, [sp, #28]
 80024a8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80024ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80024ae:	232d      	movs	r3, #45	; 0x2d
 80024b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80024b2:	9b02      	ldr	r3, [sp, #8]
 80024b4:	f023 0720 	bic.w	r7, r3, #32
 80024b8:	2f46      	cmp	r7, #70	; 0x46
 80024ba:	d00e      	beq.n	80024da <_svfprintf_r+0x40a>
 80024bc:	2f45      	cmp	r7, #69	; 0x45
 80024be:	d146      	bne.n	800254e <_svfprintf_r+0x47e>
 80024c0:	f109 0601 	add.w	r6, r9, #1
 80024c4:	2102      	movs	r1, #2
 80024c6:	e00a      	b.n	80024de <_svfprintf_r+0x40e>
 80024c8:	f04f 0906 	mov.w	r9, #6
 80024cc:	e7e3      	b.n	8002496 <_svfprintf_r+0x3c6>
 80024ce:	ed9d 7b06 	vldr	d7, [sp, #24]
 80024d2:	2300      	movs	r3, #0
 80024d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80024d8:	e7ea      	b.n	80024b0 <_svfprintf_r+0x3e0>
 80024da:	464e      	mov	r6, r9
 80024dc:	2103      	movs	r1, #3
 80024de:	ab1d      	add	r3, sp, #116	; 0x74
 80024e0:	9301      	str	r3, [sp, #4]
 80024e2:	ab1a      	add	r3, sp, #104	; 0x68
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	4632      	mov	r2, r6
 80024e8:	ab19      	add	r3, sp, #100	; 0x64
 80024ea:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80024ee:	4658      	mov	r0, fp
 80024f0:	f000 fe4e 	bl	8003190 <_dtoa_r>
 80024f4:	2f47      	cmp	r7, #71	; 0x47
 80024f6:	4680      	mov	r8, r0
 80024f8:	d102      	bne.n	8002500 <_svfprintf_r+0x430>
 80024fa:	07e8      	lsls	r0, r5, #31
 80024fc:	f140 857e 	bpl.w	8002ffc <_svfprintf_r+0xf2c>
 8002500:	eb08 0306 	add.w	r3, r8, r6
 8002504:	2f46      	cmp	r7, #70	; 0x46
 8002506:	9303      	str	r3, [sp, #12]
 8002508:	d111      	bne.n	800252e <_svfprintf_r+0x45e>
 800250a:	f898 3000 	ldrb.w	r3, [r8]
 800250e:	2b30      	cmp	r3, #48	; 0x30
 8002510:	d109      	bne.n	8002526 <_svfprintf_r+0x456>
 8002512:	2200      	movs	r2, #0
 8002514:	2300      	movs	r3, #0
 8002516:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800251a:	f7fe fad1 	bl	8000ac0 <__aeabi_dcmpeq>
 800251e:	b910      	cbnz	r0, 8002526 <_svfprintf_r+0x456>
 8002520:	f1c6 0601 	rsb	r6, r6, #1
 8002524:	9619      	str	r6, [sp, #100]	; 0x64
 8002526:	9a03      	ldr	r2, [sp, #12]
 8002528:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800252a:	441a      	add	r2, r3
 800252c:	9203      	str	r2, [sp, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	2300      	movs	r3, #0
 8002532:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002536:	f7fe fac3 	bl	8000ac0 <__aeabi_dcmpeq>
 800253a:	b988      	cbnz	r0, 8002560 <_svfprintf_r+0x490>
 800253c:	2230      	movs	r2, #48	; 0x30
 800253e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002540:	9903      	ldr	r1, [sp, #12]
 8002542:	4299      	cmp	r1, r3
 8002544:	d90e      	bls.n	8002564 <_svfprintf_r+0x494>
 8002546:	1c59      	adds	r1, r3, #1
 8002548:	911d      	str	r1, [sp, #116]	; 0x74
 800254a:	701a      	strb	r2, [r3, #0]
 800254c:	e7f7      	b.n	800253e <_svfprintf_r+0x46e>
 800254e:	464e      	mov	r6, r9
 8002550:	e7b8      	b.n	80024c4 <_svfprintf_r+0x3f4>
 8002552:	bf00      	nop
 8002554:	7fefffff 	.word	0x7fefffff
 8002558:	08004eaf 	.word	0x08004eaf
 800255c:	08004eb3 	.word	0x08004eb3
 8002560:	9b03      	ldr	r3, [sp, #12]
 8002562:	931d      	str	r3, [sp, #116]	; 0x74
 8002564:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002566:	2f47      	cmp	r7, #71	; 0x47
 8002568:	eba3 0308 	sub.w	r3, r3, r8
 800256c:	9303      	str	r3, [sp, #12]
 800256e:	f040 80fa 	bne.w	8002766 <_svfprintf_r+0x696>
 8002572:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002574:	1cd9      	adds	r1, r3, #3
 8002576:	db02      	blt.n	800257e <_svfprintf_r+0x4ae>
 8002578:	4599      	cmp	r9, r3
 800257a:	f280 8120 	bge.w	80027be <_svfprintf_r+0x6ee>
 800257e:	9b02      	ldr	r3, [sp, #8]
 8002580:	3b02      	subs	r3, #2
 8002582:	9302      	str	r3, [sp, #8]
 8002584:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002586:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800258a:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800258e:	1e53      	subs	r3, r2, #1
 8002590:	2b00      	cmp	r3, #0
 8002592:	9319      	str	r3, [sp, #100]	; 0x64
 8002594:	bfb6      	itet	lt
 8002596:	f1c2 0301 	rsblt	r3, r2, #1
 800259a:	222b      	movge	r2, #43	; 0x2b
 800259c:	222d      	movlt	r2, #45	; 0x2d
 800259e:	2b09      	cmp	r3, #9
 80025a0:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80025a4:	f340 80fb 	ble.w	800279e <_svfprintf_r+0x6ce>
 80025a8:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80025ac:	260a      	movs	r6, #10
 80025ae:	fb93 f0f6 	sdiv	r0, r3, r6
 80025b2:	fb06 3310 	mls	r3, r6, r0, r3
 80025b6:	3330      	adds	r3, #48	; 0x30
 80025b8:	2809      	cmp	r0, #9
 80025ba:	f802 3c01 	strb.w	r3, [r2, #-1]
 80025be:	f102 31ff 	add.w	r1, r2, #4294967295
 80025c2:	4603      	mov	r3, r0
 80025c4:	f300 80e4 	bgt.w	8002790 <_svfprintf_r+0x6c0>
 80025c8:	3330      	adds	r3, #48	; 0x30
 80025ca:	f801 3c01 	strb.w	r3, [r1, #-1]
 80025ce:	3a02      	subs	r2, #2
 80025d0:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80025d4:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80025d8:	4282      	cmp	r2, r0
 80025da:	4619      	mov	r1, r3
 80025dc:	f0c0 80da 	bcc.w	8002794 <_svfprintf_r+0x6c4>
 80025e0:	9a03      	ldr	r2, [sp, #12]
 80025e2:	ab1b      	add	r3, sp, #108	; 0x6c
 80025e4:	1acb      	subs	r3, r1, r3
 80025e6:	2a01      	cmp	r2, #1
 80025e8:	9310      	str	r3, [sp, #64]	; 0x40
 80025ea:	eb03 0902 	add.w	r9, r3, r2
 80025ee:	dc02      	bgt.n	80025f6 <_svfprintf_r+0x526>
 80025f0:	f015 0701 	ands.w	r7, r5, #1
 80025f4:	d002      	beq.n	80025fc <_svfprintf_r+0x52c>
 80025f6:	9b08      	ldr	r3, [sp, #32]
 80025f8:	2700      	movs	r7, #0
 80025fa:	4499      	add	r9, r3
 80025fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80025fe:	b113      	cbz	r3, 8002606 <_svfprintf_r+0x536>
 8002600:	232d      	movs	r3, #45	; 0x2d
 8002602:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002606:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002608:	2600      	movs	r6, #0
 800260a:	454e      	cmp	r6, r9
 800260c:	4633      	mov	r3, r6
 800260e:	bfb8      	it	lt
 8002610:	464b      	movlt	r3, r9
 8002612:	930b      	str	r3, [sp, #44]	; 0x2c
 8002614:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8002618:	b113      	cbz	r3, 8002620 <_svfprintf_r+0x550>
 800261a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800261c:	3301      	adds	r3, #1
 800261e:	930b      	str	r3, [sp, #44]	; 0x2c
 8002620:	f015 0302 	ands.w	r3, r5, #2
 8002624:	9314      	str	r3, [sp, #80]	; 0x50
 8002626:	bf1e      	ittt	ne
 8002628:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 800262a:	3302      	addne	r3, #2
 800262c:	930b      	strne	r3, [sp, #44]	; 0x2c
 800262e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8002632:	9315      	str	r3, [sp, #84]	; 0x54
 8002634:	d118      	bne.n	8002668 <_svfprintf_r+0x598>
 8002636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002638:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800263a:	1a9b      	subs	r3, r3, r2
 800263c:	2b00      	cmp	r3, #0
 800263e:	930c      	str	r3, [sp, #48]	; 0x30
 8002640:	dd12      	ble.n	8002668 <_svfprintf_r+0x598>
 8002642:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002644:	2b10      	cmp	r3, #16
 8002646:	4ba9      	ldr	r3, [pc, #676]	; (80028ec <_svfprintf_r+0x81c>)
 8002648:	6023      	str	r3, [r4, #0]
 800264a:	f300 81d5 	bgt.w	80029f8 <_svfprintf_r+0x928>
 800264e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002650:	6063      	str	r3, [r4, #4]
 8002652:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002654:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002656:	4413      	add	r3, r2
 8002658:	9321      	str	r3, [sp, #132]	; 0x84
 800265a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800265c:	3301      	adds	r3, #1
 800265e:	2b07      	cmp	r3, #7
 8002660:	9320      	str	r3, [sp, #128]	; 0x80
 8002662:	f300 81e2 	bgt.w	8002a2a <_svfprintf_r+0x95a>
 8002666:	3408      	adds	r4, #8
 8002668:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800266c:	b173      	cbz	r3, 800268c <_svfprintf_r+0x5bc>
 800266e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8002672:	6023      	str	r3, [r4, #0]
 8002674:	2301      	movs	r3, #1
 8002676:	6063      	str	r3, [r4, #4]
 8002678:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800267a:	3301      	adds	r3, #1
 800267c:	9321      	str	r3, [sp, #132]	; 0x84
 800267e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002680:	3301      	adds	r3, #1
 8002682:	2b07      	cmp	r3, #7
 8002684:	9320      	str	r3, [sp, #128]	; 0x80
 8002686:	f300 81da 	bgt.w	8002a3e <_svfprintf_r+0x96e>
 800268a:	3408      	adds	r4, #8
 800268c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800268e:	b16b      	cbz	r3, 80026ac <_svfprintf_r+0x5dc>
 8002690:	ab18      	add	r3, sp, #96	; 0x60
 8002692:	6023      	str	r3, [r4, #0]
 8002694:	2302      	movs	r3, #2
 8002696:	6063      	str	r3, [r4, #4]
 8002698:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800269a:	3302      	adds	r3, #2
 800269c:	9321      	str	r3, [sp, #132]	; 0x84
 800269e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80026a0:	3301      	adds	r3, #1
 80026a2:	2b07      	cmp	r3, #7
 80026a4:	9320      	str	r3, [sp, #128]	; 0x80
 80026a6:	f300 81d4 	bgt.w	8002a52 <_svfprintf_r+0x982>
 80026aa:	3408      	adds	r4, #8
 80026ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80026ae:	2b80      	cmp	r3, #128	; 0x80
 80026b0:	d114      	bne.n	80026dc <_svfprintf_r+0x60c>
 80026b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80026b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80026b6:	1a9b      	subs	r3, r3, r2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	dd0f      	ble.n	80026dc <_svfprintf_r+0x60c>
 80026bc:	4a8c      	ldr	r2, [pc, #560]	; (80028f0 <_svfprintf_r+0x820>)
 80026be:	6022      	str	r2, [r4, #0]
 80026c0:	2b10      	cmp	r3, #16
 80026c2:	f300 81d0 	bgt.w	8002a66 <_svfprintf_r+0x996>
 80026c6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80026c8:	6063      	str	r3, [r4, #4]
 80026ca:	4413      	add	r3, r2
 80026cc:	9321      	str	r3, [sp, #132]	; 0x84
 80026ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80026d0:	3301      	adds	r3, #1
 80026d2:	2b07      	cmp	r3, #7
 80026d4:	9320      	str	r3, [sp, #128]	; 0x80
 80026d6:	f300 81df 	bgt.w	8002a98 <_svfprintf_r+0x9c8>
 80026da:	3408      	adds	r4, #8
 80026dc:	eba6 0609 	sub.w	r6, r6, r9
 80026e0:	2e00      	cmp	r6, #0
 80026e2:	dd0f      	ble.n	8002704 <_svfprintf_r+0x634>
 80026e4:	4b82      	ldr	r3, [pc, #520]	; (80028f0 <_svfprintf_r+0x820>)
 80026e6:	6023      	str	r3, [r4, #0]
 80026e8:	2e10      	cmp	r6, #16
 80026ea:	f300 81df 	bgt.w	8002aac <_svfprintf_r+0x9dc>
 80026ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80026f0:	9821      	ldr	r0, [sp, #132]	; 0x84
 80026f2:	6066      	str	r6, [r4, #4]
 80026f4:	3301      	adds	r3, #1
 80026f6:	4406      	add	r6, r0
 80026f8:	2b07      	cmp	r3, #7
 80026fa:	9621      	str	r6, [sp, #132]	; 0x84
 80026fc:	9320      	str	r3, [sp, #128]	; 0x80
 80026fe:	f300 81ec 	bgt.w	8002ada <_svfprintf_r+0xa0a>
 8002702:	3408      	adds	r4, #8
 8002704:	05eb      	lsls	r3, r5, #23
 8002706:	f100 81f2 	bmi.w	8002aee <_svfprintf_r+0xa1e>
 800270a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800270c:	e884 0300 	stmia.w	r4, {r8, r9}
 8002710:	444b      	add	r3, r9
 8002712:	9321      	str	r3, [sp, #132]	; 0x84
 8002714:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002716:	3301      	adds	r3, #1
 8002718:	2b07      	cmp	r3, #7
 800271a:	9320      	str	r3, [sp, #128]	; 0x80
 800271c:	f340 8419 	ble.w	8002f52 <_svfprintf_r+0xe82>
 8002720:	aa1f      	add	r2, sp, #124	; 0x7c
 8002722:	4651      	mov	r1, sl
 8002724:	4658      	mov	r0, fp
 8002726:	f002 f81d 	bl	8004764 <__ssprint_r>
 800272a:	2800      	cmp	r0, #0
 800272c:	f040 8431 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002730:	ac2c      	add	r4, sp, #176	; 0xb0
 8002732:	076b      	lsls	r3, r5, #29
 8002734:	f100 8410 	bmi.w	8002f58 <_svfprintf_r+0xe88>
 8002738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800273a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800273c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800273e:	428a      	cmp	r2, r1
 8002740:	bfac      	ite	ge
 8002742:	189b      	addge	r3, r3, r2
 8002744:	185b      	addlt	r3, r3, r1
 8002746:	9309      	str	r3, [sp, #36]	; 0x24
 8002748:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800274a:	b13b      	cbz	r3, 800275c <_svfprintf_r+0x68c>
 800274c:	aa1f      	add	r2, sp, #124	; 0x7c
 800274e:	4651      	mov	r1, sl
 8002750:	4658      	mov	r0, fp
 8002752:	f002 f807 	bl	8004764 <__ssprint_r>
 8002756:	2800      	cmp	r0, #0
 8002758:	f040 841b 	bne.w	8002f92 <_svfprintf_r+0xec2>
 800275c:	2300      	movs	r3, #0
 800275e:	9320      	str	r3, [sp, #128]	; 0x80
 8002760:	9f04      	ldr	r7, [sp, #16]
 8002762:	ac2c      	add	r4, sp, #176	; 0xb0
 8002764:	e4ee      	b.n	8002144 <_svfprintf_r+0x74>
 8002766:	9b02      	ldr	r3, [sp, #8]
 8002768:	2b65      	cmp	r3, #101	; 0x65
 800276a:	f77f af0b 	ble.w	8002584 <_svfprintf_r+0x4b4>
 800276e:	9b02      	ldr	r3, [sp, #8]
 8002770:	2b66      	cmp	r3, #102	; 0x66
 8002772:	d124      	bne.n	80027be <_svfprintf_r+0x6ee>
 8002774:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002776:	2b00      	cmp	r3, #0
 8002778:	dd19      	ble.n	80027ae <_svfprintf_r+0x6de>
 800277a:	f1b9 0f00 	cmp.w	r9, #0
 800277e:	d101      	bne.n	8002784 <_svfprintf_r+0x6b4>
 8002780:	07ea      	lsls	r2, r5, #31
 8002782:	d502      	bpl.n	800278a <_svfprintf_r+0x6ba>
 8002784:	9a08      	ldr	r2, [sp, #32]
 8002786:	4413      	add	r3, r2
 8002788:	444b      	add	r3, r9
 800278a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800278c:	4699      	mov	r9, r3
 800278e:	e735      	b.n	80025fc <_svfprintf_r+0x52c>
 8002790:	460a      	mov	r2, r1
 8002792:	e70c      	b.n	80025ae <_svfprintf_r+0x4de>
 8002794:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002798:	f803 1b01 	strb.w	r1, [r3], #1
 800279c:	e71c      	b.n	80025d8 <_svfprintf_r+0x508>
 800279e:	2230      	movs	r2, #48	; 0x30
 80027a0:	4413      	add	r3, r2
 80027a2:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80027a6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80027aa:	a91c      	add	r1, sp, #112	; 0x70
 80027ac:	e718      	b.n	80025e0 <_svfprintf_r+0x510>
 80027ae:	f1b9 0f00 	cmp.w	r9, #0
 80027b2:	d101      	bne.n	80027b8 <_svfprintf_r+0x6e8>
 80027b4:	07eb      	lsls	r3, r5, #31
 80027b6:	d515      	bpl.n	80027e4 <_svfprintf_r+0x714>
 80027b8:	9b08      	ldr	r3, [sp, #32]
 80027ba:	3301      	adds	r3, #1
 80027bc:	e7e4      	b.n	8002788 <_svfprintf_r+0x6b8>
 80027be:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80027c0:	9b03      	ldr	r3, [sp, #12]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	db06      	blt.n	80027d4 <_svfprintf_r+0x704>
 80027c6:	07ef      	lsls	r7, r5, #31
 80027c8:	d50e      	bpl.n	80027e8 <_svfprintf_r+0x718>
 80027ca:	9b08      	ldr	r3, [sp, #32]
 80027cc:	4413      	add	r3, r2
 80027ce:	2267      	movs	r2, #103	; 0x67
 80027d0:	9202      	str	r2, [sp, #8]
 80027d2:	e7da      	b.n	800278a <_svfprintf_r+0x6ba>
 80027d4:	9b03      	ldr	r3, [sp, #12]
 80027d6:	9908      	ldr	r1, [sp, #32]
 80027d8:	2a00      	cmp	r2, #0
 80027da:	440b      	add	r3, r1
 80027dc:	dcf7      	bgt.n	80027ce <_svfprintf_r+0x6fe>
 80027de:	f1c2 0201 	rsb	r2, r2, #1
 80027e2:	e7f3      	b.n	80027cc <_svfprintf_r+0x6fc>
 80027e4:	2301      	movs	r3, #1
 80027e6:	e7d0      	b.n	800278a <_svfprintf_r+0x6ba>
 80027e8:	4613      	mov	r3, r2
 80027ea:	e7f0      	b.n	80027ce <_svfprintf_r+0x6fe>
 80027ec:	b10b      	cbz	r3, 80027f2 <_svfprintf_r+0x722>
 80027ee:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80027f2:	f015 0f20 	tst.w	r5, #32
 80027f6:	f107 0304 	add.w	r3, r7, #4
 80027fa:	d008      	beq.n	800280e <_svfprintf_r+0x73e>
 80027fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	17ce      	asrs	r6, r1, #31
 8002802:	4608      	mov	r0, r1
 8002804:	4631      	mov	r1, r6
 8002806:	e9c2 0100 	strd	r0, r1, [r2]
 800280a:	461f      	mov	r7, r3
 800280c:	e49a      	b.n	8002144 <_svfprintf_r+0x74>
 800280e:	06ee      	lsls	r6, r5, #27
 8002810:	d503      	bpl.n	800281a <_svfprintf_r+0x74a>
 8002812:	683a      	ldr	r2, [r7, #0]
 8002814:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002816:	6011      	str	r1, [r2, #0]
 8002818:	e7f7      	b.n	800280a <_svfprintf_r+0x73a>
 800281a:	0668      	lsls	r0, r5, #25
 800281c:	d5f9      	bpl.n	8002812 <_svfprintf_r+0x742>
 800281e:	683a      	ldr	r2, [r7, #0]
 8002820:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8002824:	8011      	strh	r1, [r2, #0]
 8002826:	e7f0      	b.n	800280a <_svfprintf_r+0x73a>
 8002828:	f045 0510 	orr.w	r5, r5, #16
 800282c:	f015 0320 	ands.w	r3, r5, #32
 8002830:	d022      	beq.n	8002878 <_svfprintf_r+0x7a8>
 8002832:	3707      	adds	r7, #7
 8002834:	f027 0707 	bic.w	r7, r7, #7
 8002838:	f107 0308 	add.w	r3, r7, #8
 800283c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002840:	9304      	str	r3, [sp, #16]
 8002842:	2300      	movs	r3, #0
 8002844:	2200      	movs	r2, #0
 8002846:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800284a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800284e:	f000 83db 	beq.w	8003008 <_svfprintf_r+0xf38>
 8002852:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8002856:	920b      	str	r2, [sp, #44]	; 0x2c
 8002858:	ea56 0207 	orrs.w	r2, r6, r7
 800285c:	f040 83d9 	bne.w	8003012 <_svfprintf_r+0xf42>
 8002860:	f1b9 0f00 	cmp.w	r9, #0
 8002864:	f000 80aa 	beq.w	80029bc <_svfprintf_r+0x8ec>
 8002868:	2b01      	cmp	r3, #1
 800286a:	d076      	beq.n	800295a <_svfprintf_r+0x88a>
 800286c:	2b02      	cmp	r3, #2
 800286e:	f000 8091 	beq.w	8002994 <_svfprintf_r+0x8c4>
 8002872:	2600      	movs	r6, #0
 8002874:	2700      	movs	r7, #0
 8002876:	e3d2      	b.n	800301e <_svfprintf_r+0xf4e>
 8002878:	1d3a      	adds	r2, r7, #4
 800287a:	f015 0110 	ands.w	r1, r5, #16
 800287e:	9204      	str	r2, [sp, #16]
 8002880:	d002      	beq.n	8002888 <_svfprintf_r+0x7b8>
 8002882:	683e      	ldr	r6, [r7, #0]
 8002884:	2700      	movs	r7, #0
 8002886:	e7dd      	b.n	8002844 <_svfprintf_r+0x774>
 8002888:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800288c:	d0f9      	beq.n	8002882 <_svfprintf_r+0x7b2>
 800288e:	883e      	ldrh	r6, [r7, #0]
 8002890:	2700      	movs	r7, #0
 8002892:	e7d6      	b.n	8002842 <_svfprintf_r+0x772>
 8002894:	1d3b      	adds	r3, r7, #4
 8002896:	9304      	str	r3, [sp, #16]
 8002898:	2330      	movs	r3, #48	; 0x30
 800289a:	2278      	movs	r2, #120	; 0x78
 800289c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80028a0:	4b14      	ldr	r3, [pc, #80]	; (80028f4 <_svfprintf_r+0x824>)
 80028a2:	683e      	ldr	r6, [r7, #0]
 80028a4:	9311      	str	r3, [sp, #68]	; 0x44
 80028a6:	2700      	movs	r7, #0
 80028a8:	f045 0502 	orr.w	r5, r5, #2
 80028ac:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 80028b0:	2302      	movs	r3, #2
 80028b2:	9202      	str	r2, [sp, #8]
 80028b4:	e7c6      	b.n	8002844 <_svfprintf_r+0x774>
 80028b6:	1d3b      	adds	r3, r7, #4
 80028b8:	2600      	movs	r6, #0
 80028ba:	f1b9 3fff 	cmp.w	r9, #4294967295
 80028be:	9304      	str	r3, [sp, #16]
 80028c0:	f8d7 8000 	ldr.w	r8, [r7]
 80028c4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80028c8:	d00a      	beq.n	80028e0 <_svfprintf_r+0x810>
 80028ca:	464a      	mov	r2, r9
 80028cc:	4631      	mov	r1, r6
 80028ce:	4640      	mov	r0, r8
 80028d0:	f7fd fc86 	bl	80001e0 <memchr>
 80028d4:	2800      	cmp	r0, #0
 80028d6:	f000 808d 	beq.w	80029f4 <_svfprintf_r+0x924>
 80028da:	eba0 0908 	sub.w	r9, r0, r8
 80028de:	e5cb      	b.n	8002478 <_svfprintf_r+0x3a8>
 80028e0:	4640      	mov	r0, r8
 80028e2:	f7fd fc75 	bl	80001d0 <strlen>
 80028e6:	4681      	mov	r9, r0
 80028e8:	e5c6      	b.n	8002478 <_svfprintf_r+0x3a8>
 80028ea:	bf00      	nop
 80028ec:	08004ee3 	.word	0x08004ee3
 80028f0:	08004ef3 	.word	0x08004ef3
 80028f4:	08004ed0 	.word	0x08004ed0
 80028f8:	f045 0510 	orr.w	r5, r5, #16
 80028fc:	06a9      	lsls	r1, r5, #26
 80028fe:	d509      	bpl.n	8002914 <_svfprintf_r+0x844>
 8002900:	3707      	adds	r7, #7
 8002902:	f027 0707 	bic.w	r7, r7, #7
 8002906:	f107 0308 	add.w	r3, r7, #8
 800290a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800290e:	9304      	str	r3, [sp, #16]
 8002910:	2301      	movs	r3, #1
 8002912:	e797      	b.n	8002844 <_svfprintf_r+0x774>
 8002914:	1d3b      	adds	r3, r7, #4
 8002916:	f015 0f10 	tst.w	r5, #16
 800291a:	9304      	str	r3, [sp, #16]
 800291c:	d001      	beq.n	8002922 <_svfprintf_r+0x852>
 800291e:	683e      	ldr	r6, [r7, #0]
 8002920:	e002      	b.n	8002928 <_svfprintf_r+0x858>
 8002922:	066a      	lsls	r2, r5, #25
 8002924:	d5fb      	bpl.n	800291e <_svfprintf_r+0x84e>
 8002926:	883e      	ldrh	r6, [r7, #0]
 8002928:	2700      	movs	r7, #0
 800292a:	e7f1      	b.n	8002910 <_svfprintf_r+0x840>
 800292c:	b10b      	cbz	r3, 8002932 <_svfprintf_r+0x862>
 800292e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002932:	4ba3      	ldr	r3, [pc, #652]	; (8002bc0 <_svfprintf_r+0xaf0>)
 8002934:	e4c2      	b.n	80022bc <_svfprintf_r+0x1ec>
 8002936:	1d3b      	adds	r3, r7, #4
 8002938:	f015 0f10 	tst.w	r5, #16
 800293c:	9304      	str	r3, [sp, #16]
 800293e:	d001      	beq.n	8002944 <_svfprintf_r+0x874>
 8002940:	683e      	ldr	r6, [r7, #0]
 8002942:	e002      	b.n	800294a <_svfprintf_r+0x87a>
 8002944:	066e      	lsls	r6, r5, #25
 8002946:	d5fb      	bpl.n	8002940 <_svfprintf_r+0x870>
 8002948:	883e      	ldrh	r6, [r7, #0]
 800294a:	2700      	movs	r7, #0
 800294c:	e4c2      	b.n	80022d4 <_svfprintf_r+0x204>
 800294e:	4643      	mov	r3, r8
 8002950:	e366      	b.n	8003020 <_svfprintf_r+0xf50>
 8002952:	2f00      	cmp	r7, #0
 8002954:	bf08      	it	eq
 8002956:	2e0a      	cmpeq	r6, #10
 8002958:	d205      	bcs.n	8002966 <_svfprintf_r+0x896>
 800295a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800295e:	3630      	adds	r6, #48	; 0x30
 8002960:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8002964:	e377      	b.n	8003056 <_svfprintf_r+0xf86>
 8002966:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800296a:	4630      	mov	r0, r6
 800296c:	4639      	mov	r1, r7
 800296e:	220a      	movs	r2, #10
 8002970:	2300      	movs	r3, #0
 8002972:	f7fe f915 	bl	8000ba0 <__aeabi_uldivmod>
 8002976:	3230      	adds	r2, #48	; 0x30
 8002978:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800297c:	2300      	movs	r3, #0
 800297e:	4630      	mov	r0, r6
 8002980:	4639      	mov	r1, r7
 8002982:	220a      	movs	r2, #10
 8002984:	f7fe f90c 	bl	8000ba0 <__aeabi_uldivmod>
 8002988:	4606      	mov	r6, r0
 800298a:	460f      	mov	r7, r1
 800298c:	ea56 0307 	orrs.w	r3, r6, r7
 8002990:	d1eb      	bne.n	800296a <_svfprintf_r+0x89a>
 8002992:	e360      	b.n	8003056 <_svfprintf_r+0xf86>
 8002994:	2600      	movs	r6, #0
 8002996:	2700      	movs	r7, #0
 8002998:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800299c:	f006 030f 	and.w	r3, r6, #15
 80029a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80029a2:	5cd3      	ldrb	r3, [r2, r3]
 80029a4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80029a8:	0933      	lsrs	r3, r6, #4
 80029aa:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80029ae:	093a      	lsrs	r2, r7, #4
 80029b0:	461e      	mov	r6, r3
 80029b2:	4617      	mov	r7, r2
 80029b4:	ea56 0307 	orrs.w	r3, r6, r7
 80029b8:	d1f0      	bne.n	800299c <_svfprintf_r+0x8cc>
 80029ba:	e34c      	b.n	8003056 <_svfprintf_r+0xf86>
 80029bc:	b93b      	cbnz	r3, 80029ce <_svfprintf_r+0x8fe>
 80029be:	07ea      	lsls	r2, r5, #31
 80029c0:	d505      	bpl.n	80029ce <_svfprintf_r+0x8fe>
 80029c2:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 80029c6:	2330      	movs	r3, #48	; 0x30
 80029c8:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80029cc:	e343      	b.n	8003056 <_svfprintf_r+0xf86>
 80029ce:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80029d2:	e340      	b.n	8003056 <_svfprintf_r+0xf86>
 80029d4:	b10b      	cbz	r3, 80029da <_svfprintf_r+0x90a>
 80029d6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80029da:	9b02      	ldr	r3, [sp, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	f000 82f7 	beq.w	8002fd0 <_svfprintf_r+0xf00>
 80029e2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80029e6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80029ea:	2600      	movs	r6, #0
 80029ec:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80029f0:	9704      	str	r7, [sp, #16]
 80029f2:	e4e8      	b.n	80023c6 <_svfprintf_r+0x2f6>
 80029f4:	4606      	mov	r6, r0
 80029f6:	e53f      	b.n	8002478 <_svfprintf_r+0x3a8>
 80029f8:	2310      	movs	r3, #16
 80029fa:	6063      	str	r3, [r4, #4]
 80029fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80029fe:	3310      	adds	r3, #16
 8002a00:	9321      	str	r3, [sp, #132]	; 0x84
 8002a02:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002a04:	3301      	adds	r3, #1
 8002a06:	2b07      	cmp	r3, #7
 8002a08:	9320      	str	r3, [sp, #128]	; 0x80
 8002a0a:	dc04      	bgt.n	8002a16 <_svfprintf_r+0x946>
 8002a0c:	3408      	adds	r4, #8
 8002a0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002a10:	3b10      	subs	r3, #16
 8002a12:	930c      	str	r3, [sp, #48]	; 0x30
 8002a14:	e615      	b.n	8002642 <_svfprintf_r+0x572>
 8002a16:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a18:	4651      	mov	r1, sl
 8002a1a:	4658      	mov	r0, fp
 8002a1c:	f001 fea2 	bl	8004764 <__ssprint_r>
 8002a20:	2800      	cmp	r0, #0
 8002a22:	f040 82b6 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002a26:	ac2c      	add	r4, sp, #176	; 0xb0
 8002a28:	e7f1      	b.n	8002a0e <_svfprintf_r+0x93e>
 8002a2a:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a2c:	4651      	mov	r1, sl
 8002a2e:	4658      	mov	r0, fp
 8002a30:	f001 fe98 	bl	8004764 <__ssprint_r>
 8002a34:	2800      	cmp	r0, #0
 8002a36:	f040 82ac 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002a3a:	ac2c      	add	r4, sp, #176	; 0xb0
 8002a3c:	e614      	b.n	8002668 <_svfprintf_r+0x598>
 8002a3e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a40:	4651      	mov	r1, sl
 8002a42:	4658      	mov	r0, fp
 8002a44:	f001 fe8e 	bl	8004764 <__ssprint_r>
 8002a48:	2800      	cmp	r0, #0
 8002a4a:	f040 82a2 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002a4e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002a50:	e61c      	b.n	800268c <_svfprintf_r+0x5bc>
 8002a52:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a54:	4651      	mov	r1, sl
 8002a56:	4658      	mov	r0, fp
 8002a58:	f001 fe84 	bl	8004764 <__ssprint_r>
 8002a5c:	2800      	cmp	r0, #0
 8002a5e:	f040 8298 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002a62:	ac2c      	add	r4, sp, #176	; 0xb0
 8002a64:	e622      	b.n	80026ac <_svfprintf_r+0x5dc>
 8002a66:	2210      	movs	r2, #16
 8002a68:	6062      	str	r2, [r4, #4]
 8002a6a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002a6c:	3210      	adds	r2, #16
 8002a6e:	9221      	str	r2, [sp, #132]	; 0x84
 8002a70:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002a72:	3201      	adds	r2, #1
 8002a74:	2a07      	cmp	r2, #7
 8002a76:	9220      	str	r2, [sp, #128]	; 0x80
 8002a78:	dc02      	bgt.n	8002a80 <_svfprintf_r+0x9b0>
 8002a7a:	3408      	adds	r4, #8
 8002a7c:	3b10      	subs	r3, #16
 8002a7e:	e61d      	b.n	80026bc <_svfprintf_r+0x5ec>
 8002a80:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a82:	4651      	mov	r1, sl
 8002a84:	4658      	mov	r0, fp
 8002a86:	930c      	str	r3, [sp, #48]	; 0x30
 8002a88:	f001 fe6c 	bl	8004764 <__ssprint_r>
 8002a8c:	2800      	cmp	r0, #0
 8002a8e:	f040 8280 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002a92:	ac2c      	add	r4, sp, #176	; 0xb0
 8002a94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002a96:	e7f1      	b.n	8002a7c <_svfprintf_r+0x9ac>
 8002a98:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a9a:	4651      	mov	r1, sl
 8002a9c:	4658      	mov	r0, fp
 8002a9e:	f001 fe61 	bl	8004764 <__ssprint_r>
 8002aa2:	2800      	cmp	r0, #0
 8002aa4:	f040 8275 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002aa8:	ac2c      	add	r4, sp, #176	; 0xb0
 8002aaa:	e617      	b.n	80026dc <_svfprintf_r+0x60c>
 8002aac:	2310      	movs	r3, #16
 8002aae:	6063      	str	r3, [r4, #4]
 8002ab0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ab2:	3310      	adds	r3, #16
 8002ab4:	9321      	str	r3, [sp, #132]	; 0x84
 8002ab6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002ab8:	3301      	adds	r3, #1
 8002aba:	2b07      	cmp	r3, #7
 8002abc:	9320      	str	r3, [sp, #128]	; 0x80
 8002abe:	dc02      	bgt.n	8002ac6 <_svfprintf_r+0x9f6>
 8002ac0:	3408      	adds	r4, #8
 8002ac2:	3e10      	subs	r6, #16
 8002ac4:	e60e      	b.n	80026e4 <_svfprintf_r+0x614>
 8002ac6:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ac8:	4651      	mov	r1, sl
 8002aca:	4658      	mov	r0, fp
 8002acc:	f001 fe4a 	bl	8004764 <__ssprint_r>
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	f040 825e 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002ad6:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ad8:	e7f3      	b.n	8002ac2 <_svfprintf_r+0x9f2>
 8002ada:	aa1f      	add	r2, sp, #124	; 0x7c
 8002adc:	4651      	mov	r1, sl
 8002ade:	4658      	mov	r0, fp
 8002ae0:	f001 fe40 	bl	8004764 <__ssprint_r>
 8002ae4:	2800      	cmp	r0, #0
 8002ae6:	f040 8254 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002aea:	ac2c      	add	r4, sp, #176	; 0xb0
 8002aec:	e60a      	b.n	8002704 <_svfprintf_r+0x634>
 8002aee:	9b02      	ldr	r3, [sp, #8]
 8002af0:	2b65      	cmp	r3, #101	; 0x65
 8002af2:	f340 81a9 	ble.w	8002e48 <_svfprintf_r+0xd78>
 8002af6:	2200      	movs	r2, #0
 8002af8:	2300      	movs	r3, #0
 8002afa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002afe:	f7fd ffdf 	bl	8000ac0 <__aeabi_dcmpeq>
 8002b02:	2800      	cmp	r0, #0
 8002b04:	d062      	beq.n	8002bcc <_svfprintf_r+0xafc>
 8002b06:	4b2f      	ldr	r3, [pc, #188]	; (8002bc4 <_svfprintf_r+0xaf4>)
 8002b08:	6023      	str	r3, [r4, #0]
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	6063      	str	r3, [r4, #4]
 8002b0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002b10:	3301      	adds	r3, #1
 8002b12:	9321      	str	r3, [sp, #132]	; 0x84
 8002b14:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002b16:	3301      	adds	r3, #1
 8002b18:	2b07      	cmp	r3, #7
 8002b1a:	9320      	str	r3, [sp, #128]	; 0x80
 8002b1c:	dc25      	bgt.n	8002b6a <_svfprintf_r+0xa9a>
 8002b1e:	3408      	adds	r4, #8
 8002b20:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002b22:	9a03      	ldr	r2, [sp, #12]
 8002b24:	4293      	cmp	r3, r2
 8002b26:	db02      	blt.n	8002b2e <_svfprintf_r+0xa5e>
 8002b28:	07ee      	lsls	r6, r5, #31
 8002b2a:	f57f ae02 	bpl.w	8002732 <_svfprintf_r+0x662>
 8002b2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002b30:	6023      	str	r3, [r4, #0]
 8002b32:	9b08      	ldr	r3, [sp, #32]
 8002b34:	6063      	str	r3, [r4, #4]
 8002b36:	9a08      	ldr	r2, [sp, #32]
 8002b38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002b3a:	4413      	add	r3, r2
 8002b3c:	9321      	str	r3, [sp, #132]	; 0x84
 8002b3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002b40:	3301      	adds	r3, #1
 8002b42:	2b07      	cmp	r3, #7
 8002b44:	9320      	str	r3, [sp, #128]	; 0x80
 8002b46:	dc1a      	bgt.n	8002b7e <_svfprintf_r+0xaae>
 8002b48:	3408      	adds	r4, #8
 8002b4a:	9b03      	ldr	r3, [sp, #12]
 8002b4c:	1e5e      	subs	r6, r3, #1
 8002b4e:	2e00      	cmp	r6, #0
 8002b50:	f77f adef 	ble.w	8002732 <_svfprintf_r+0x662>
 8002b54:	4f1c      	ldr	r7, [pc, #112]	; (8002bc8 <_svfprintf_r+0xaf8>)
 8002b56:	f04f 0810 	mov.w	r8, #16
 8002b5a:	2e10      	cmp	r6, #16
 8002b5c:	6027      	str	r7, [r4, #0]
 8002b5e:	dc18      	bgt.n	8002b92 <_svfprintf_r+0xac2>
 8002b60:	6066      	str	r6, [r4, #4]
 8002b62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002b64:	441e      	add	r6, r3
 8002b66:	9621      	str	r6, [sp, #132]	; 0x84
 8002b68:	e5d4      	b.n	8002714 <_svfprintf_r+0x644>
 8002b6a:	aa1f      	add	r2, sp, #124	; 0x7c
 8002b6c:	4651      	mov	r1, sl
 8002b6e:	4658      	mov	r0, fp
 8002b70:	f001 fdf8 	bl	8004764 <__ssprint_r>
 8002b74:	2800      	cmp	r0, #0
 8002b76:	f040 820c 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002b7a:	ac2c      	add	r4, sp, #176	; 0xb0
 8002b7c:	e7d0      	b.n	8002b20 <_svfprintf_r+0xa50>
 8002b7e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002b80:	4651      	mov	r1, sl
 8002b82:	4658      	mov	r0, fp
 8002b84:	f001 fdee 	bl	8004764 <__ssprint_r>
 8002b88:	2800      	cmp	r0, #0
 8002b8a:	f040 8202 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002b8e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002b90:	e7db      	b.n	8002b4a <_svfprintf_r+0xa7a>
 8002b92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002b94:	f8c4 8004 	str.w	r8, [r4, #4]
 8002b98:	3310      	adds	r3, #16
 8002b9a:	9321      	str	r3, [sp, #132]	; 0x84
 8002b9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	2b07      	cmp	r3, #7
 8002ba2:	9320      	str	r3, [sp, #128]	; 0x80
 8002ba4:	dc02      	bgt.n	8002bac <_svfprintf_r+0xadc>
 8002ba6:	3408      	adds	r4, #8
 8002ba8:	3e10      	subs	r6, #16
 8002baa:	e7d6      	b.n	8002b5a <_svfprintf_r+0xa8a>
 8002bac:	aa1f      	add	r2, sp, #124	; 0x7c
 8002bae:	4651      	mov	r1, sl
 8002bb0:	4658      	mov	r0, fp
 8002bb2:	f001 fdd7 	bl	8004764 <__ssprint_r>
 8002bb6:	2800      	cmp	r0, #0
 8002bb8:	f040 81eb 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002bbc:	ac2c      	add	r4, sp, #176	; 0xb0
 8002bbe:	e7f3      	b.n	8002ba8 <_svfprintf_r+0xad8>
 8002bc0:	08004ed0 	.word	0x08004ed0
 8002bc4:	08004ee1 	.word	0x08004ee1
 8002bc8:	08004ef3 	.word	0x08004ef3
 8002bcc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	dc7a      	bgt.n	8002cc8 <_svfprintf_r+0xbf8>
 8002bd2:	4b9b      	ldr	r3, [pc, #620]	; (8002e40 <_svfprintf_r+0xd70>)
 8002bd4:	6023      	str	r3, [r4, #0]
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	6063      	str	r3, [r4, #4]
 8002bda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002bdc:	3301      	adds	r3, #1
 8002bde:	9321      	str	r3, [sp, #132]	; 0x84
 8002be0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002be2:	3301      	adds	r3, #1
 8002be4:	2b07      	cmp	r3, #7
 8002be6:	9320      	str	r3, [sp, #128]	; 0x80
 8002be8:	dc44      	bgt.n	8002c74 <_svfprintf_r+0xba4>
 8002bea:	3408      	adds	r4, #8
 8002bec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002bee:	b923      	cbnz	r3, 8002bfa <_svfprintf_r+0xb2a>
 8002bf0:	9b03      	ldr	r3, [sp, #12]
 8002bf2:	b913      	cbnz	r3, 8002bfa <_svfprintf_r+0xb2a>
 8002bf4:	07e8      	lsls	r0, r5, #31
 8002bf6:	f57f ad9c 	bpl.w	8002732 <_svfprintf_r+0x662>
 8002bfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002bfc:	6023      	str	r3, [r4, #0]
 8002bfe:	9b08      	ldr	r3, [sp, #32]
 8002c00:	6063      	str	r3, [r4, #4]
 8002c02:	9a08      	ldr	r2, [sp, #32]
 8002c04:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c06:	4413      	add	r3, r2
 8002c08:	9321      	str	r3, [sp, #132]	; 0x84
 8002c0a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	2b07      	cmp	r3, #7
 8002c10:	9320      	str	r3, [sp, #128]	; 0x80
 8002c12:	dc39      	bgt.n	8002c88 <_svfprintf_r+0xbb8>
 8002c14:	f104 0308 	add.w	r3, r4, #8
 8002c18:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8002c1a:	2e00      	cmp	r6, #0
 8002c1c:	da19      	bge.n	8002c52 <_svfprintf_r+0xb82>
 8002c1e:	4f89      	ldr	r7, [pc, #548]	; (8002e44 <_svfprintf_r+0xd74>)
 8002c20:	4276      	negs	r6, r6
 8002c22:	2410      	movs	r4, #16
 8002c24:	2e10      	cmp	r6, #16
 8002c26:	601f      	str	r7, [r3, #0]
 8002c28:	dc38      	bgt.n	8002c9c <_svfprintf_r+0xbcc>
 8002c2a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002c2c:	605e      	str	r6, [r3, #4]
 8002c2e:	4416      	add	r6, r2
 8002c30:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002c32:	9621      	str	r6, [sp, #132]	; 0x84
 8002c34:	3201      	adds	r2, #1
 8002c36:	2a07      	cmp	r2, #7
 8002c38:	f103 0308 	add.w	r3, r3, #8
 8002c3c:	9220      	str	r2, [sp, #128]	; 0x80
 8002c3e:	dd08      	ble.n	8002c52 <_svfprintf_r+0xb82>
 8002c40:	aa1f      	add	r2, sp, #124	; 0x7c
 8002c42:	4651      	mov	r1, sl
 8002c44:	4658      	mov	r0, fp
 8002c46:	f001 fd8d 	bl	8004764 <__ssprint_r>
 8002c4a:	2800      	cmp	r0, #0
 8002c4c:	f040 81a1 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002c50:	ab2c      	add	r3, sp, #176	; 0xb0
 8002c52:	9a03      	ldr	r2, [sp, #12]
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	9903      	ldr	r1, [sp, #12]
 8002c58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002c5a:	f8c3 8000 	str.w	r8, [r3]
 8002c5e:	440a      	add	r2, r1
 8002c60:	9221      	str	r2, [sp, #132]	; 0x84
 8002c62:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002c64:	3201      	adds	r2, #1
 8002c66:	2a07      	cmp	r2, #7
 8002c68:	9220      	str	r2, [sp, #128]	; 0x80
 8002c6a:	f73f ad59 	bgt.w	8002720 <_svfprintf_r+0x650>
 8002c6e:	f103 0408 	add.w	r4, r3, #8
 8002c72:	e55e      	b.n	8002732 <_svfprintf_r+0x662>
 8002c74:	aa1f      	add	r2, sp, #124	; 0x7c
 8002c76:	4651      	mov	r1, sl
 8002c78:	4658      	mov	r0, fp
 8002c7a:	f001 fd73 	bl	8004764 <__ssprint_r>
 8002c7e:	2800      	cmp	r0, #0
 8002c80:	f040 8187 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002c84:	ac2c      	add	r4, sp, #176	; 0xb0
 8002c86:	e7b1      	b.n	8002bec <_svfprintf_r+0xb1c>
 8002c88:	aa1f      	add	r2, sp, #124	; 0x7c
 8002c8a:	4651      	mov	r1, sl
 8002c8c:	4658      	mov	r0, fp
 8002c8e:	f001 fd69 	bl	8004764 <__ssprint_r>
 8002c92:	2800      	cmp	r0, #0
 8002c94:	f040 817d 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002c98:	ab2c      	add	r3, sp, #176	; 0xb0
 8002c9a:	e7bd      	b.n	8002c18 <_svfprintf_r+0xb48>
 8002c9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002c9e:	605c      	str	r4, [r3, #4]
 8002ca0:	3210      	adds	r2, #16
 8002ca2:	9221      	str	r2, [sp, #132]	; 0x84
 8002ca4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002ca6:	3201      	adds	r2, #1
 8002ca8:	2a07      	cmp	r2, #7
 8002caa:	9220      	str	r2, [sp, #128]	; 0x80
 8002cac:	dc02      	bgt.n	8002cb4 <_svfprintf_r+0xbe4>
 8002cae:	3308      	adds	r3, #8
 8002cb0:	3e10      	subs	r6, #16
 8002cb2:	e7b7      	b.n	8002c24 <_svfprintf_r+0xb54>
 8002cb4:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cb6:	4651      	mov	r1, sl
 8002cb8:	4658      	mov	r0, fp
 8002cba:	f001 fd53 	bl	8004764 <__ssprint_r>
 8002cbe:	2800      	cmp	r0, #0
 8002cc0:	f040 8167 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002cc4:	ab2c      	add	r3, sp, #176	; 0xb0
 8002cc6:	e7f3      	b.n	8002cb0 <_svfprintf_r+0xbe0>
 8002cc8:	9b03      	ldr	r3, [sp, #12]
 8002cca:	42bb      	cmp	r3, r7
 8002ccc:	bfa8      	it	ge
 8002cce:	463b      	movge	r3, r7
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	461e      	mov	r6, r3
 8002cd4:	dd0b      	ble.n	8002cee <_svfprintf_r+0xc1e>
 8002cd6:	6063      	str	r3, [r4, #4]
 8002cd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002cda:	f8c4 8000 	str.w	r8, [r4]
 8002cde:	4433      	add	r3, r6
 8002ce0:	9321      	str	r3, [sp, #132]	; 0x84
 8002ce2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	2b07      	cmp	r3, #7
 8002ce8:	9320      	str	r3, [sp, #128]	; 0x80
 8002cea:	dc5f      	bgt.n	8002dac <_svfprintf_r+0xcdc>
 8002cec:	3408      	adds	r4, #8
 8002cee:	2e00      	cmp	r6, #0
 8002cf0:	bfac      	ite	ge
 8002cf2:	1bbe      	subge	r6, r7, r6
 8002cf4:	463e      	movlt	r6, r7
 8002cf6:	2e00      	cmp	r6, #0
 8002cf8:	dd0f      	ble.n	8002d1a <_svfprintf_r+0xc4a>
 8002cfa:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8002e44 <_svfprintf_r+0xd74>
 8002cfe:	f8c4 9000 	str.w	r9, [r4]
 8002d02:	2e10      	cmp	r6, #16
 8002d04:	dc5c      	bgt.n	8002dc0 <_svfprintf_r+0xcf0>
 8002d06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d08:	6066      	str	r6, [r4, #4]
 8002d0a:	441e      	add	r6, r3
 8002d0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d0e:	9621      	str	r6, [sp, #132]	; 0x84
 8002d10:	3301      	adds	r3, #1
 8002d12:	2b07      	cmp	r3, #7
 8002d14:	9320      	str	r3, [sp, #128]	; 0x80
 8002d16:	dc6a      	bgt.n	8002dee <_svfprintf_r+0xd1e>
 8002d18:	3408      	adds	r4, #8
 8002d1a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002d1c:	9a03      	ldr	r2, [sp, #12]
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	db01      	blt.n	8002d26 <_svfprintf_r+0xc56>
 8002d22:	07e9      	lsls	r1, r5, #31
 8002d24:	d50d      	bpl.n	8002d42 <_svfprintf_r+0xc72>
 8002d26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002d28:	6023      	str	r3, [r4, #0]
 8002d2a:	9b08      	ldr	r3, [sp, #32]
 8002d2c:	6063      	str	r3, [r4, #4]
 8002d2e:	9a08      	ldr	r2, [sp, #32]
 8002d30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d32:	4413      	add	r3, r2
 8002d34:	9321      	str	r3, [sp, #132]	; 0x84
 8002d36:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d38:	3301      	adds	r3, #1
 8002d3a:	2b07      	cmp	r3, #7
 8002d3c:	9320      	str	r3, [sp, #128]	; 0x80
 8002d3e:	dc60      	bgt.n	8002e02 <_svfprintf_r+0xd32>
 8002d40:	3408      	adds	r4, #8
 8002d42:	9b03      	ldr	r3, [sp, #12]
 8002d44:	9a03      	ldr	r2, [sp, #12]
 8002d46:	1bde      	subs	r6, r3, r7
 8002d48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	429e      	cmp	r6, r3
 8002d4e:	bfa8      	it	ge
 8002d50:	461e      	movge	r6, r3
 8002d52:	2e00      	cmp	r6, #0
 8002d54:	dd0b      	ble.n	8002d6e <_svfprintf_r+0xc9e>
 8002d56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d58:	6066      	str	r6, [r4, #4]
 8002d5a:	4433      	add	r3, r6
 8002d5c:	9321      	str	r3, [sp, #132]	; 0x84
 8002d5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d60:	3301      	adds	r3, #1
 8002d62:	4447      	add	r7, r8
 8002d64:	2b07      	cmp	r3, #7
 8002d66:	6027      	str	r7, [r4, #0]
 8002d68:	9320      	str	r3, [sp, #128]	; 0x80
 8002d6a:	dc54      	bgt.n	8002e16 <_svfprintf_r+0xd46>
 8002d6c:	3408      	adds	r4, #8
 8002d6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002d70:	9a03      	ldr	r2, [sp, #12]
 8002d72:	2e00      	cmp	r6, #0
 8002d74:	eba2 0303 	sub.w	r3, r2, r3
 8002d78:	bfac      	ite	ge
 8002d7a:	1b9e      	subge	r6, r3, r6
 8002d7c:	461e      	movlt	r6, r3
 8002d7e:	2e00      	cmp	r6, #0
 8002d80:	f77f acd7 	ble.w	8002732 <_svfprintf_r+0x662>
 8002d84:	4f2f      	ldr	r7, [pc, #188]	; (8002e44 <_svfprintf_r+0xd74>)
 8002d86:	f04f 0810 	mov.w	r8, #16
 8002d8a:	2e10      	cmp	r6, #16
 8002d8c:	6027      	str	r7, [r4, #0]
 8002d8e:	f77f aee7 	ble.w	8002b60 <_svfprintf_r+0xa90>
 8002d92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d94:	f8c4 8004 	str.w	r8, [r4, #4]
 8002d98:	3310      	adds	r3, #16
 8002d9a:	9321      	str	r3, [sp, #132]	; 0x84
 8002d9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d9e:	3301      	adds	r3, #1
 8002da0:	2b07      	cmp	r3, #7
 8002da2:	9320      	str	r3, [sp, #128]	; 0x80
 8002da4:	dc41      	bgt.n	8002e2a <_svfprintf_r+0xd5a>
 8002da6:	3408      	adds	r4, #8
 8002da8:	3e10      	subs	r6, #16
 8002daa:	e7ee      	b.n	8002d8a <_svfprintf_r+0xcba>
 8002dac:	aa1f      	add	r2, sp, #124	; 0x7c
 8002dae:	4651      	mov	r1, sl
 8002db0:	4658      	mov	r0, fp
 8002db2:	f001 fcd7 	bl	8004764 <__ssprint_r>
 8002db6:	2800      	cmp	r0, #0
 8002db8:	f040 80eb 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002dbc:	ac2c      	add	r4, sp, #176	; 0xb0
 8002dbe:	e796      	b.n	8002cee <_svfprintf_r+0xc1e>
 8002dc0:	2310      	movs	r3, #16
 8002dc2:	6063      	str	r3, [r4, #4]
 8002dc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002dc6:	3310      	adds	r3, #16
 8002dc8:	9321      	str	r3, [sp, #132]	; 0x84
 8002dca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002dcc:	3301      	adds	r3, #1
 8002dce:	2b07      	cmp	r3, #7
 8002dd0:	9320      	str	r3, [sp, #128]	; 0x80
 8002dd2:	dc02      	bgt.n	8002dda <_svfprintf_r+0xd0a>
 8002dd4:	3408      	adds	r4, #8
 8002dd6:	3e10      	subs	r6, #16
 8002dd8:	e791      	b.n	8002cfe <_svfprintf_r+0xc2e>
 8002dda:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ddc:	4651      	mov	r1, sl
 8002dde:	4658      	mov	r0, fp
 8002de0:	f001 fcc0 	bl	8004764 <__ssprint_r>
 8002de4:	2800      	cmp	r0, #0
 8002de6:	f040 80d4 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002dea:	ac2c      	add	r4, sp, #176	; 0xb0
 8002dec:	e7f3      	b.n	8002dd6 <_svfprintf_r+0xd06>
 8002dee:	aa1f      	add	r2, sp, #124	; 0x7c
 8002df0:	4651      	mov	r1, sl
 8002df2:	4658      	mov	r0, fp
 8002df4:	f001 fcb6 	bl	8004764 <__ssprint_r>
 8002df8:	2800      	cmp	r0, #0
 8002dfa:	f040 80ca 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002dfe:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e00:	e78b      	b.n	8002d1a <_svfprintf_r+0xc4a>
 8002e02:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e04:	4651      	mov	r1, sl
 8002e06:	4658      	mov	r0, fp
 8002e08:	f001 fcac 	bl	8004764 <__ssprint_r>
 8002e0c:	2800      	cmp	r0, #0
 8002e0e:	f040 80c0 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002e12:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e14:	e795      	b.n	8002d42 <_svfprintf_r+0xc72>
 8002e16:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e18:	4651      	mov	r1, sl
 8002e1a:	4658      	mov	r0, fp
 8002e1c:	f001 fca2 	bl	8004764 <__ssprint_r>
 8002e20:	2800      	cmp	r0, #0
 8002e22:	f040 80b6 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002e26:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e28:	e7a1      	b.n	8002d6e <_svfprintf_r+0xc9e>
 8002e2a:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e2c:	4651      	mov	r1, sl
 8002e2e:	4658      	mov	r0, fp
 8002e30:	f001 fc98 	bl	8004764 <__ssprint_r>
 8002e34:	2800      	cmp	r0, #0
 8002e36:	f040 80ac 	bne.w	8002f92 <_svfprintf_r+0xec2>
 8002e3a:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e3c:	e7b4      	b.n	8002da8 <_svfprintf_r+0xcd8>
 8002e3e:	bf00      	nop
 8002e40:	08004ee1 	.word	0x08004ee1
 8002e44:	08004ef3 	.word	0x08004ef3
 8002e48:	9b03      	ldr	r3, [sp, #12]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	dc01      	bgt.n	8002e52 <_svfprintf_r+0xd82>
 8002e4e:	07ea      	lsls	r2, r5, #31
 8002e50:	d576      	bpl.n	8002f40 <_svfprintf_r+0xe70>
 8002e52:	2301      	movs	r3, #1
 8002e54:	6063      	str	r3, [r4, #4]
 8002e56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e58:	f8c4 8000 	str.w	r8, [r4]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	9321      	str	r3, [sp, #132]	; 0x84
 8002e60:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e62:	3301      	adds	r3, #1
 8002e64:	2b07      	cmp	r3, #7
 8002e66:	9320      	str	r3, [sp, #128]	; 0x80
 8002e68:	dc36      	bgt.n	8002ed8 <_svfprintf_r+0xe08>
 8002e6a:	3408      	adds	r4, #8
 8002e6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002e6e:	6023      	str	r3, [r4, #0]
 8002e70:	9b08      	ldr	r3, [sp, #32]
 8002e72:	6063      	str	r3, [r4, #4]
 8002e74:	9a08      	ldr	r2, [sp, #32]
 8002e76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e78:	4413      	add	r3, r2
 8002e7a:	9321      	str	r3, [sp, #132]	; 0x84
 8002e7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e7e:	3301      	adds	r3, #1
 8002e80:	2b07      	cmp	r3, #7
 8002e82:	9320      	str	r3, [sp, #128]	; 0x80
 8002e84:	dc31      	bgt.n	8002eea <_svfprintf_r+0xe1a>
 8002e86:	3408      	adds	r4, #8
 8002e88:	2300      	movs	r3, #0
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002e90:	f7fd fe16 	bl	8000ac0 <__aeabi_dcmpeq>
 8002e94:	9b03      	ldr	r3, [sp, #12]
 8002e96:	1e5e      	subs	r6, r3, #1
 8002e98:	2800      	cmp	r0, #0
 8002e9a:	d12f      	bne.n	8002efc <_svfprintf_r+0xe2c>
 8002e9c:	f108 0301 	add.w	r3, r8, #1
 8002ea0:	e884 0048 	stmia.w	r4, {r3, r6}
 8002ea4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ea6:	9a03      	ldr	r2, [sp, #12]
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	4413      	add	r3, r2
 8002eac:	9321      	str	r3, [sp, #132]	; 0x84
 8002eae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	2b07      	cmp	r3, #7
 8002eb4:	9320      	str	r3, [sp, #128]	; 0x80
 8002eb6:	dd4a      	ble.n	8002f4e <_svfprintf_r+0xe7e>
 8002eb8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002eba:	4651      	mov	r1, sl
 8002ebc:	4658      	mov	r0, fp
 8002ebe:	f001 fc51 	bl	8004764 <__ssprint_r>
 8002ec2:	2800      	cmp	r0, #0
 8002ec4:	d165      	bne.n	8002f92 <_svfprintf_r+0xec2>
 8002ec6:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ec8:	ab1b      	add	r3, sp, #108	; 0x6c
 8002eca:	6023      	str	r3, [r4, #0]
 8002ecc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002ece:	6063      	str	r3, [r4, #4]
 8002ed0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002ed2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ed4:	4413      	add	r3, r2
 8002ed6:	e41c      	b.n	8002712 <_svfprintf_r+0x642>
 8002ed8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002eda:	4651      	mov	r1, sl
 8002edc:	4658      	mov	r0, fp
 8002ede:	f001 fc41 	bl	8004764 <__ssprint_r>
 8002ee2:	2800      	cmp	r0, #0
 8002ee4:	d155      	bne.n	8002f92 <_svfprintf_r+0xec2>
 8002ee6:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ee8:	e7c0      	b.n	8002e6c <_svfprintf_r+0xd9c>
 8002eea:	aa1f      	add	r2, sp, #124	; 0x7c
 8002eec:	4651      	mov	r1, sl
 8002eee:	4658      	mov	r0, fp
 8002ef0:	f001 fc38 	bl	8004764 <__ssprint_r>
 8002ef4:	2800      	cmp	r0, #0
 8002ef6:	d14c      	bne.n	8002f92 <_svfprintf_r+0xec2>
 8002ef8:	ac2c      	add	r4, sp, #176	; 0xb0
 8002efa:	e7c5      	b.n	8002e88 <_svfprintf_r+0xdb8>
 8002efc:	2e00      	cmp	r6, #0
 8002efe:	dde3      	ble.n	8002ec8 <_svfprintf_r+0xdf8>
 8002f00:	4f59      	ldr	r7, [pc, #356]	; (8003068 <_svfprintf_r+0xf98>)
 8002f02:	f04f 0810 	mov.w	r8, #16
 8002f06:	2e10      	cmp	r6, #16
 8002f08:	6027      	str	r7, [r4, #0]
 8002f0a:	dc04      	bgt.n	8002f16 <_svfprintf_r+0xe46>
 8002f0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f0e:	6066      	str	r6, [r4, #4]
 8002f10:	441e      	add	r6, r3
 8002f12:	9621      	str	r6, [sp, #132]	; 0x84
 8002f14:	e7cb      	b.n	8002eae <_svfprintf_r+0xdde>
 8002f16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f18:	f8c4 8004 	str.w	r8, [r4, #4]
 8002f1c:	3310      	adds	r3, #16
 8002f1e:	9321      	str	r3, [sp, #132]	; 0x84
 8002f20:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f22:	3301      	adds	r3, #1
 8002f24:	2b07      	cmp	r3, #7
 8002f26:	9320      	str	r3, [sp, #128]	; 0x80
 8002f28:	dc02      	bgt.n	8002f30 <_svfprintf_r+0xe60>
 8002f2a:	3408      	adds	r4, #8
 8002f2c:	3e10      	subs	r6, #16
 8002f2e:	e7ea      	b.n	8002f06 <_svfprintf_r+0xe36>
 8002f30:	aa1f      	add	r2, sp, #124	; 0x7c
 8002f32:	4651      	mov	r1, sl
 8002f34:	4658      	mov	r0, fp
 8002f36:	f001 fc15 	bl	8004764 <__ssprint_r>
 8002f3a:	bb50      	cbnz	r0, 8002f92 <_svfprintf_r+0xec2>
 8002f3c:	ac2c      	add	r4, sp, #176	; 0xb0
 8002f3e:	e7f5      	b.n	8002f2c <_svfprintf_r+0xe5c>
 8002f40:	2301      	movs	r3, #1
 8002f42:	6063      	str	r3, [r4, #4]
 8002f44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f46:	f8c4 8000 	str.w	r8, [r4]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	e7ae      	b.n	8002eac <_svfprintf_r+0xddc>
 8002f4e:	3408      	adds	r4, #8
 8002f50:	e7ba      	b.n	8002ec8 <_svfprintf_r+0xdf8>
 8002f52:	3408      	adds	r4, #8
 8002f54:	f7ff bbed 	b.w	8002732 <_svfprintf_r+0x662>
 8002f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002f5c:	1a9d      	subs	r5, r3, r2
 8002f5e:	2d00      	cmp	r5, #0
 8002f60:	f77f abea 	ble.w	8002738 <_svfprintf_r+0x668>
 8002f64:	2610      	movs	r6, #16
 8002f66:	4b41      	ldr	r3, [pc, #260]	; (800306c <_svfprintf_r+0xf9c>)
 8002f68:	6023      	str	r3, [r4, #0]
 8002f6a:	2d10      	cmp	r5, #16
 8002f6c:	dc1b      	bgt.n	8002fa6 <_svfprintf_r+0xed6>
 8002f6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f70:	6065      	str	r5, [r4, #4]
 8002f72:	441d      	add	r5, r3
 8002f74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f76:	9521      	str	r5, [sp, #132]	; 0x84
 8002f78:	3301      	adds	r3, #1
 8002f7a:	2b07      	cmp	r3, #7
 8002f7c:	9320      	str	r3, [sp, #128]	; 0x80
 8002f7e:	f77f abdb 	ble.w	8002738 <_svfprintf_r+0x668>
 8002f82:	aa1f      	add	r2, sp, #124	; 0x7c
 8002f84:	4651      	mov	r1, sl
 8002f86:	4658      	mov	r0, fp
 8002f88:	f001 fbec 	bl	8004764 <__ssprint_r>
 8002f8c:	2800      	cmp	r0, #0
 8002f8e:	f43f abd3 	beq.w	8002738 <_svfprintf_r+0x668>
 8002f92:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8002f96:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002f9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f9c:	bf18      	it	ne
 8002f9e:	f04f 33ff 	movne.w	r3, #4294967295
 8002fa2:	f7ff b8b9 	b.w	8002118 <_svfprintf_r+0x48>
 8002fa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002fa8:	6066      	str	r6, [r4, #4]
 8002faa:	3310      	adds	r3, #16
 8002fac:	9321      	str	r3, [sp, #132]	; 0x84
 8002fae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	2b07      	cmp	r3, #7
 8002fb4:	9320      	str	r3, [sp, #128]	; 0x80
 8002fb6:	dc02      	bgt.n	8002fbe <_svfprintf_r+0xeee>
 8002fb8:	3408      	adds	r4, #8
 8002fba:	3d10      	subs	r5, #16
 8002fbc:	e7d3      	b.n	8002f66 <_svfprintf_r+0xe96>
 8002fbe:	aa1f      	add	r2, sp, #124	; 0x7c
 8002fc0:	4651      	mov	r1, sl
 8002fc2:	4658      	mov	r0, fp
 8002fc4:	f001 fbce 	bl	8004764 <__ssprint_r>
 8002fc8:	2800      	cmp	r0, #0
 8002fca:	d1e2      	bne.n	8002f92 <_svfprintf_r+0xec2>
 8002fcc:	ac2c      	add	r4, sp, #176	; 0xb0
 8002fce:	e7f4      	b.n	8002fba <_svfprintf_r+0xeea>
 8002fd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d0dd      	beq.n	8002f92 <_svfprintf_r+0xec2>
 8002fd6:	aa1f      	add	r2, sp, #124	; 0x7c
 8002fd8:	4651      	mov	r1, sl
 8002fda:	4658      	mov	r0, fp
 8002fdc:	f001 fbc2 	bl	8004764 <__ssprint_r>
 8002fe0:	e7d7      	b.n	8002f92 <_svfprintf_r+0xec2>
 8002fe2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002fe6:	4610      	mov	r0, r2
 8002fe8:	4619      	mov	r1, r3
 8002fea:	f7fd fd9b 	bl	8000b24 <__aeabi_dcmpun>
 8002fee:	2800      	cmp	r0, #0
 8002ff0:	f43f aa44 	beq.w	800247c <_svfprintf_r+0x3ac>
 8002ff4:	4b1e      	ldr	r3, [pc, #120]	; (8003070 <_svfprintf_r+0xfa0>)
 8002ff6:	4a1f      	ldr	r2, [pc, #124]	; (8003074 <_svfprintf_r+0xfa4>)
 8002ff8:	f7ff ba34 	b.w	8002464 <_svfprintf_r+0x394>
 8002ffc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002ffe:	eba3 0308 	sub.w	r3, r3, r8
 8003002:	9303      	str	r3, [sp, #12]
 8003004:	f7ff bab5 	b.w	8002572 <_svfprintf_r+0x4a2>
 8003008:	ea56 0207 	orrs.w	r2, r6, r7
 800300c:	950b      	str	r5, [sp, #44]	; 0x2c
 800300e:	f43f ac2b 	beq.w	8002868 <_svfprintf_r+0x798>
 8003012:	2b01      	cmp	r3, #1
 8003014:	f43f ac9d 	beq.w	8002952 <_svfprintf_r+0x882>
 8003018:	2b02      	cmp	r3, #2
 800301a:	f43f acbd 	beq.w	8002998 <_svfprintf_r+0x8c8>
 800301e:	ab2c      	add	r3, sp, #176	; 0xb0
 8003020:	08f1      	lsrs	r1, r6, #3
 8003022:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8003026:	08f8      	lsrs	r0, r7, #3
 8003028:	f006 0207 	and.w	r2, r6, #7
 800302c:	4607      	mov	r7, r0
 800302e:	460e      	mov	r6, r1
 8003030:	3230      	adds	r2, #48	; 0x30
 8003032:	ea56 0107 	orrs.w	r1, r6, r7
 8003036:	f103 38ff 	add.w	r8, r3, #4294967295
 800303a:	f803 2c01 	strb.w	r2, [r3, #-1]
 800303e:	f47f ac86 	bne.w	800294e <_svfprintf_r+0x87e>
 8003042:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003044:	07c9      	lsls	r1, r1, #31
 8003046:	d506      	bpl.n	8003056 <_svfprintf_r+0xf86>
 8003048:	2a30      	cmp	r2, #48	; 0x30
 800304a:	d004      	beq.n	8003056 <_svfprintf_r+0xf86>
 800304c:	2230      	movs	r2, #48	; 0x30
 800304e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8003052:	f1a3 0802 	sub.w	r8, r3, #2
 8003056:	464e      	mov	r6, r9
 8003058:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800305c:	eba9 0908 	sub.w	r9, r9, r8
 8003060:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8003062:	2700      	movs	r7, #0
 8003064:	f7ff bad1 	b.w	800260a <_svfprintf_r+0x53a>
 8003068:	08004ef3 	.word	0x08004ef3
 800306c:	08004ee3 	.word	0x08004ee3
 8003070:	08004eb7 	.word	0x08004eb7
 8003074:	08004ebb 	.word	0x08004ebb

08003078 <quorem>:
 8003078:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800307c:	6903      	ldr	r3, [r0, #16]
 800307e:	690c      	ldr	r4, [r1, #16]
 8003080:	429c      	cmp	r4, r3
 8003082:	4680      	mov	r8, r0
 8003084:	f300 8082 	bgt.w	800318c <quorem+0x114>
 8003088:	3c01      	subs	r4, #1
 800308a:	f101 0714 	add.w	r7, r1, #20
 800308e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8003092:	f100 0614 	add.w	r6, r0, #20
 8003096:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800309a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800309e:	eb06 030e 	add.w	r3, r6, lr
 80030a2:	3501      	adds	r5, #1
 80030a4:	eb07 090e 	add.w	r9, r7, lr
 80030a8:	9301      	str	r3, [sp, #4]
 80030aa:	fbb0 f5f5 	udiv	r5, r0, r5
 80030ae:	b395      	cbz	r5, 8003116 <quorem+0x9e>
 80030b0:	f04f 0a00 	mov.w	sl, #0
 80030b4:	4638      	mov	r0, r7
 80030b6:	46b4      	mov	ip, r6
 80030b8:	46d3      	mov	fp, sl
 80030ba:	f850 2b04 	ldr.w	r2, [r0], #4
 80030be:	b293      	uxth	r3, r2
 80030c0:	fb05 a303 	mla	r3, r5, r3, sl
 80030c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	ebab 0303 	sub.w	r3, fp, r3
 80030ce:	0c12      	lsrs	r2, r2, #16
 80030d0:	f8bc b000 	ldrh.w	fp, [ip]
 80030d4:	fb05 a202 	mla	r2, r5, r2, sl
 80030d8:	fa13 f38b 	uxtah	r3, r3, fp
 80030dc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80030e0:	fa1f fb82 	uxth.w	fp, r2
 80030e4:	f8dc 2000 	ldr.w	r2, [ip]
 80030e8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80030ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80030f6:	4581      	cmp	r9, r0
 80030f8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80030fc:	f84c 3b04 	str.w	r3, [ip], #4
 8003100:	d2db      	bcs.n	80030ba <quorem+0x42>
 8003102:	f856 300e 	ldr.w	r3, [r6, lr]
 8003106:	b933      	cbnz	r3, 8003116 <quorem+0x9e>
 8003108:	9b01      	ldr	r3, [sp, #4]
 800310a:	3b04      	subs	r3, #4
 800310c:	429e      	cmp	r6, r3
 800310e:	461a      	mov	r2, r3
 8003110:	d330      	bcc.n	8003174 <quorem+0xfc>
 8003112:	f8c8 4010 	str.w	r4, [r8, #16]
 8003116:	4640      	mov	r0, r8
 8003118:	f001 fa4d 	bl	80045b6 <__mcmp>
 800311c:	2800      	cmp	r0, #0
 800311e:	db25      	blt.n	800316c <quorem+0xf4>
 8003120:	3501      	adds	r5, #1
 8003122:	4630      	mov	r0, r6
 8003124:	f04f 0e00 	mov.w	lr, #0
 8003128:	f857 2b04 	ldr.w	r2, [r7], #4
 800312c:	f8d0 c000 	ldr.w	ip, [r0]
 8003130:	b293      	uxth	r3, r2
 8003132:	ebae 0303 	sub.w	r3, lr, r3
 8003136:	0c12      	lsrs	r2, r2, #16
 8003138:	fa13 f38c 	uxtah	r3, r3, ip
 800313c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003140:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003144:	b29b      	uxth	r3, r3
 8003146:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800314a:	45b9      	cmp	r9, r7
 800314c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8003150:	f840 3b04 	str.w	r3, [r0], #4
 8003154:	d2e8      	bcs.n	8003128 <quorem+0xb0>
 8003156:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800315a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800315e:	b92a      	cbnz	r2, 800316c <quorem+0xf4>
 8003160:	3b04      	subs	r3, #4
 8003162:	429e      	cmp	r6, r3
 8003164:	461a      	mov	r2, r3
 8003166:	d30b      	bcc.n	8003180 <quorem+0x108>
 8003168:	f8c8 4010 	str.w	r4, [r8, #16]
 800316c:	4628      	mov	r0, r5
 800316e:	b003      	add	sp, #12
 8003170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003174:	6812      	ldr	r2, [r2, #0]
 8003176:	3b04      	subs	r3, #4
 8003178:	2a00      	cmp	r2, #0
 800317a:	d1ca      	bne.n	8003112 <quorem+0x9a>
 800317c:	3c01      	subs	r4, #1
 800317e:	e7c5      	b.n	800310c <quorem+0x94>
 8003180:	6812      	ldr	r2, [r2, #0]
 8003182:	3b04      	subs	r3, #4
 8003184:	2a00      	cmp	r2, #0
 8003186:	d1ef      	bne.n	8003168 <quorem+0xf0>
 8003188:	3c01      	subs	r4, #1
 800318a:	e7ea      	b.n	8003162 <quorem+0xea>
 800318c:	2000      	movs	r0, #0
 800318e:	e7ee      	b.n	800316e <quorem+0xf6>

08003190 <_dtoa_r>:
 8003190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003194:	ec57 6b10 	vmov	r6, r7, d0
 8003198:	b097      	sub	sp, #92	; 0x5c
 800319a:	e9cd 6700 	strd	r6, r7, [sp]
 800319e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80031a0:	9107      	str	r1, [sp, #28]
 80031a2:	4604      	mov	r4, r0
 80031a4:	920a      	str	r2, [sp, #40]	; 0x28
 80031a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80031a8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80031aa:	b93e      	cbnz	r6, 80031bc <_dtoa_r+0x2c>
 80031ac:	2010      	movs	r0, #16
 80031ae:	f000 fdcb 	bl	8003d48 <malloc>
 80031b2:	6260      	str	r0, [r4, #36]	; 0x24
 80031b4:	6046      	str	r6, [r0, #4]
 80031b6:	6086      	str	r6, [r0, #8]
 80031b8:	6006      	str	r6, [r0, #0]
 80031ba:	60c6      	str	r6, [r0, #12]
 80031bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031be:	6819      	ldr	r1, [r3, #0]
 80031c0:	b151      	cbz	r1, 80031d8 <_dtoa_r+0x48>
 80031c2:	685a      	ldr	r2, [r3, #4]
 80031c4:	604a      	str	r2, [r1, #4]
 80031c6:	2301      	movs	r3, #1
 80031c8:	4093      	lsls	r3, r2
 80031ca:	608b      	str	r3, [r1, #8]
 80031cc:	4620      	mov	r0, r4
 80031ce:	f001 f81d 	bl	800420c <_Bfree>
 80031d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	9b01      	ldr	r3, [sp, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	bfbf      	itttt	lt
 80031de:	2301      	movlt	r3, #1
 80031e0:	602b      	strlt	r3, [r5, #0]
 80031e2:	9b01      	ldrlt	r3, [sp, #4]
 80031e4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80031e8:	bfb2      	itee	lt
 80031ea:	9301      	strlt	r3, [sp, #4]
 80031ec:	2300      	movge	r3, #0
 80031ee:	602b      	strge	r3, [r5, #0]
 80031f0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80031f4:	4ba8      	ldr	r3, [pc, #672]	; (8003498 <_dtoa_r+0x308>)
 80031f6:	ea33 0308 	bics.w	r3, r3, r8
 80031fa:	d11b      	bne.n	8003234 <_dtoa_r+0xa4>
 80031fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80031fe:	f242 730f 	movw	r3, #9999	; 0x270f
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	9b00      	ldr	r3, [sp, #0]
 8003206:	b923      	cbnz	r3, 8003212 <_dtoa_r+0x82>
 8003208:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800320c:	2800      	cmp	r0, #0
 800320e:	f000 8578 	beq.w	8003d02 <_dtoa_r+0xb72>
 8003212:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003214:	b953      	cbnz	r3, 800322c <_dtoa_r+0x9c>
 8003216:	4ba1      	ldr	r3, [pc, #644]	; (800349c <_dtoa_r+0x30c>)
 8003218:	e021      	b.n	800325e <_dtoa_r+0xce>
 800321a:	4ba1      	ldr	r3, [pc, #644]	; (80034a0 <_dtoa_r+0x310>)
 800321c:	9302      	str	r3, [sp, #8]
 800321e:	3308      	adds	r3, #8
 8003220:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003222:	6013      	str	r3, [r2, #0]
 8003224:	9802      	ldr	r0, [sp, #8]
 8003226:	b017      	add	sp, #92	; 0x5c
 8003228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800322c:	4b9b      	ldr	r3, [pc, #620]	; (800349c <_dtoa_r+0x30c>)
 800322e:	9302      	str	r3, [sp, #8]
 8003230:	3303      	adds	r3, #3
 8003232:	e7f5      	b.n	8003220 <_dtoa_r+0x90>
 8003234:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003238:	2200      	movs	r2, #0
 800323a:	2300      	movs	r3, #0
 800323c:	4630      	mov	r0, r6
 800323e:	4639      	mov	r1, r7
 8003240:	f7fd fc3e 	bl	8000ac0 <__aeabi_dcmpeq>
 8003244:	4681      	mov	r9, r0
 8003246:	b160      	cbz	r0, 8003262 <_dtoa_r+0xd2>
 8003248:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800324a:	2301      	movs	r3, #1
 800324c:	6013      	str	r3, [r2, #0]
 800324e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003250:	2b00      	cmp	r3, #0
 8003252:	f000 8553 	beq.w	8003cfc <_dtoa_r+0xb6c>
 8003256:	4b93      	ldr	r3, [pc, #588]	; (80034a4 <_dtoa_r+0x314>)
 8003258:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800325a:	6013      	str	r3, [r2, #0]
 800325c:	3b01      	subs	r3, #1
 800325e:	9302      	str	r3, [sp, #8]
 8003260:	e7e0      	b.n	8003224 <_dtoa_r+0x94>
 8003262:	aa14      	add	r2, sp, #80	; 0x50
 8003264:	a915      	add	r1, sp, #84	; 0x54
 8003266:	ec47 6b10 	vmov	d0, r6, r7
 800326a:	4620      	mov	r0, r4
 800326c:	f001 fa1b 	bl	80046a6 <__d2b>
 8003270:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003274:	4682      	mov	sl, r0
 8003276:	2d00      	cmp	r5, #0
 8003278:	d07e      	beq.n	8003378 <_dtoa_r+0x1e8>
 800327a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800327e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003282:	4630      	mov	r0, r6
 8003284:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003288:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800328c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8003290:	2200      	movs	r2, #0
 8003292:	4b85      	ldr	r3, [pc, #532]	; (80034a8 <_dtoa_r+0x318>)
 8003294:	f7fc fff8 	bl	8000288 <__aeabi_dsub>
 8003298:	a379      	add	r3, pc, #484	; (adr r3, 8003480 <_dtoa_r+0x2f0>)
 800329a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329e:	f7fd f9a7 	bl	80005f0 <__aeabi_dmul>
 80032a2:	a379      	add	r3, pc, #484	; (adr r3, 8003488 <_dtoa_r+0x2f8>)
 80032a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a8:	f7fc fff0 	bl	800028c <__adddf3>
 80032ac:	4606      	mov	r6, r0
 80032ae:	4628      	mov	r0, r5
 80032b0:	460f      	mov	r7, r1
 80032b2:	f7fd f937 	bl	8000524 <__aeabi_i2d>
 80032b6:	a376      	add	r3, pc, #472	; (adr r3, 8003490 <_dtoa_r+0x300>)
 80032b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032bc:	f7fd f998 	bl	80005f0 <__aeabi_dmul>
 80032c0:	4602      	mov	r2, r0
 80032c2:	460b      	mov	r3, r1
 80032c4:	4630      	mov	r0, r6
 80032c6:	4639      	mov	r1, r7
 80032c8:	f7fc ffe0 	bl	800028c <__adddf3>
 80032cc:	4606      	mov	r6, r0
 80032ce:	460f      	mov	r7, r1
 80032d0:	f7fd fc3e 	bl	8000b50 <__aeabi_d2iz>
 80032d4:	2200      	movs	r2, #0
 80032d6:	4683      	mov	fp, r0
 80032d8:	2300      	movs	r3, #0
 80032da:	4630      	mov	r0, r6
 80032dc:	4639      	mov	r1, r7
 80032de:	f7fd fbf9 	bl	8000ad4 <__aeabi_dcmplt>
 80032e2:	b158      	cbz	r0, 80032fc <_dtoa_r+0x16c>
 80032e4:	4658      	mov	r0, fp
 80032e6:	f7fd f91d 	bl	8000524 <__aeabi_i2d>
 80032ea:	4602      	mov	r2, r0
 80032ec:	460b      	mov	r3, r1
 80032ee:	4630      	mov	r0, r6
 80032f0:	4639      	mov	r1, r7
 80032f2:	f7fd fbe5 	bl	8000ac0 <__aeabi_dcmpeq>
 80032f6:	b908      	cbnz	r0, 80032fc <_dtoa_r+0x16c>
 80032f8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80032fc:	f1bb 0f16 	cmp.w	fp, #22
 8003300:	d859      	bhi.n	80033b6 <_dtoa_r+0x226>
 8003302:	496a      	ldr	r1, [pc, #424]	; (80034ac <_dtoa_r+0x31c>)
 8003304:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8003308:	e9dd 2300 	ldrd	r2, r3, [sp]
 800330c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003310:	f7fd fbfe 	bl	8000b10 <__aeabi_dcmpgt>
 8003314:	2800      	cmp	r0, #0
 8003316:	d050      	beq.n	80033ba <_dtoa_r+0x22a>
 8003318:	f10b 3bff 	add.w	fp, fp, #4294967295
 800331c:	2300      	movs	r3, #0
 800331e:	930e      	str	r3, [sp, #56]	; 0x38
 8003320:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003322:	1b5d      	subs	r5, r3, r5
 8003324:	1e6b      	subs	r3, r5, #1
 8003326:	9306      	str	r3, [sp, #24]
 8003328:	bf45      	ittet	mi
 800332a:	f1c5 0301 	rsbmi	r3, r5, #1
 800332e:	9305      	strmi	r3, [sp, #20]
 8003330:	2300      	movpl	r3, #0
 8003332:	2300      	movmi	r3, #0
 8003334:	bf4c      	ite	mi
 8003336:	9306      	strmi	r3, [sp, #24]
 8003338:	9305      	strpl	r3, [sp, #20]
 800333a:	f1bb 0f00 	cmp.w	fp, #0
 800333e:	db3e      	blt.n	80033be <_dtoa_r+0x22e>
 8003340:	9b06      	ldr	r3, [sp, #24]
 8003342:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8003346:	445b      	add	r3, fp
 8003348:	9306      	str	r3, [sp, #24]
 800334a:	2300      	movs	r3, #0
 800334c:	9308      	str	r3, [sp, #32]
 800334e:	9b07      	ldr	r3, [sp, #28]
 8003350:	2b09      	cmp	r3, #9
 8003352:	f200 80af 	bhi.w	80034b4 <_dtoa_r+0x324>
 8003356:	2b05      	cmp	r3, #5
 8003358:	bfc4      	itt	gt
 800335a:	3b04      	subgt	r3, #4
 800335c:	9307      	strgt	r3, [sp, #28]
 800335e:	9b07      	ldr	r3, [sp, #28]
 8003360:	f1a3 0302 	sub.w	r3, r3, #2
 8003364:	bfcc      	ite	gt
 8003366:	2600      	movgt	r6, #0
 8003368:	2601      	movle	r6, #1
 800336a:	2b03      	cmp	r3, #3
 800336c:	f200 80ae 	bhi.w	80034cc <_dtoa_r+0x33c>
 8003370:	e8df f003 	tbb	[pc, r3]
 8003374:	772f8482 	.word	0x772f8482
 8003378:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800337a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800337c:	441d      	add	r5, r3
 800337e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003382:	2b20      	cmp	r3, #32
 8003384:	dd11      	ble.n	80033aa <_dtoa_r+0x21a>
 8003386:	9a00      	ldr	r2, [sp, #0]
 8003388:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800338c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003390:	fa22 f000 	lsr.w	r0, r2, r0
 8003394:	fa08 f303 	lsl.w	r3, r8, r3
 8003398:	4318      	orrs	r0, r3
 800339a:	f7fd f8b3 	bl	8000504 <__aeabi_ui2d>
 800339e:	2301      	movs	r3, #1
 80033a0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80033a4:	3d01      	subs	r5, #1
 80033a6:	9312      	str	r3, [sp, #72]	; 0x48
 80033a8:	e772      	b.n	8003290 <_dtoa_r+0x100>
 80033aa:	f1c3 0020 	rsb	r0, r3, #32
 80033ae:	9b00      	ldr	r3, [sp, #0]
 80033b0:	fa03 f000 	lsl.w	r0, r3, r0
 80033b4:	e7f1      	b.n	800339a <_dtoa_r+0x20a>
 80033b6:	2301      	movs	r3, #1
 80033b8:	e7b1      	b.n	800331e <_dtoa_r+0x18e>
 80033ba:	900e      	str	r0, [sp, #56]	; 0x38
 80033bc:	e7b0      	b.n	8003320 <_dtoa_r+0x190>
 80033be:	9b05      	ldr	r3, [sp, #20]
 80033c0:	eba3 030b 	sub.w	r3, r3, fp
 80033c4:	9305      	str	r3, [sp, #20]
 80033c6:	f1cb 0300 	rsb	r3, fp, #0
 80033ca:	9308      	str	r3, [sp, #32]
 80033cc:	2300      	movs	r3, #0
 80033ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80033d0:	e7bd      	b.n	800334e <_dtoa_r+0x1be>
 80033d2:	2301      	movs	r3, #1
 80033d4:	9309      	str	r3, [sp, #36]	; 0x24
 80033d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033d8:	2b00      	cmp	r3, #0
 80033da:	dd7a      	ble.n	80034d2 <_dtoa_r+0x342>
 80033dc:	9304      	str	r3, [sp, #16]
 80033de:	9303      	str	r3, [sp, #12]
 80033e0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80033e2:	2200      	movs	r2, #0
 80033e4:	606a      	str	r2, [r5, #4]
 80033e6:	2104      	movs	r1, #4
 80033e8:	f101 0214 	add.w	r2, r1, #20
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d975      	bls.n	80034dc <_dtoa_r+0x34c>
 80033f0:	6869      	ldr	r1, [r5, #4]
 80033f2:	4620      	mov	r0, r4
 80033f4:	f000 fed6 	bl	80041a4 <_Balloc>
 80033f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033fa:	6028      	str	r0, [r5, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	9302      	str	r3, [sp, #8]
 8003400:	9b03      	ldr	r3, [sp, #12]
 8003402:	2b0e      	cmp	r3, #14
 8003404:	f200 80e5 	bhi.w	80035d2 <_dtoa_r+0x442>
 8003408:	2e00      	cmp	r6, #0
 800340a:	f000 80e2 	beq.w	80035d2 <_dtoa_r+0x442>
 800340e:	ed9d 7b00 	vldr	d7, [sp]
 8003412:	f1bb 0f00 	cmp.w	fp, #0
 8003416:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800341a:	dd74      	ble.n	8003506 <_dtoa_r+0x376>
 800341c:	4a23      	ldr	r2, [pc, #140]	; (80034ac <_dtoa_r+0x31c>)
 800341e:	f00b 030f 	and.w	r3, fp, #15
 8003422:	ea4f 162b 	mov.w	r6, fp, asr #4
 8003426:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800342a:	06f0      	lsls	r0, r6, #27
 800342c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003430:	d559      	bpl.n	80034e6 <_dtoa_r+0x356>
 8003432:	4b1f      	ldr	r3, [pc, #124]	; (80034b0 <_dtoa_r+0x320>)
 8003434:	ec51 0b17 	vmov	r0, r1, d7
 8003438:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800343c:	f7fd fa02 	bl	8000844 <__aeabi_ddiv>
 8003440:	e9cd 0100 	strd	r0, r1, [sp]
 8003444:	f006 060f 	and.w	r6, r6, #15
 8003448:	2503      	movs	r5, #3
 800344a:	4f19      	ldr	r7, [pc, #100]	; (80034b0 <_dtoa_r+0x320>)
 800344c:	2e00      	cmp	r6, #0
 800344e:	d14c      	bne.n	80034ea <_dtoa_r+0x35a>
 8003450:	4642      	mov	r2, r8
 8003452:	464b      	mov	r3, r9
 8003454:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003458:	f7fd f9f4 	bl	8000844 <__aeabi_ddiv>
 800345c:	e9cd 0100 	strd	r0, r1, [sp]
 8003460:	e06a      	b.n	8003538 <_dtoa_r+0x3a8>
 8003462:	2301      	movs	r3, #1
 8003464:	9309      	str	r3, [sp, #36]	; 0x24
 8003466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003468:	445b      	add	r3, fp
 800346a:	9304      	str	r3, [sp, #16]
 800346c:	3301      	adds	r3, #1
 800346e:	2b01      	cmp	r3, #1
 8003470:	9303      	str	r3, [sp, #12]
 8003472:	bfb8      	it	lt
 8003474:	2301      	movlt	r3, #1
 8003476:	e7b3      	b.n	80033e0 <_dtoa_r+0x250>
 8003478:	2300      	movs	r3, #0
 800347a:	e7ab      	b.n	80033d4 <_dtoa_r+0x244>
 800347c:	2300      	movs	r3, #0
 800347e:	e7f1      	b.n	8003464 <_dtoa_r+0x2d4>
 8003480:	636f4361 	.word	0x636f4361
 8003484:	3fd287a7 	.word	0x3fd287a7
 8003488:	8b60c8b3 	.word	0x8b60c8b3
 800348c:	3fc68a28 	.word	0x3fc68a28
 8003490:	509f79fb 	.word	0x509f79fb
 8003494:	3fd34413 	.word	0x3fd34413
 8003498:	7ff00000 	.word	0x7ff00000
 800349c:	08004f0c 	.word	0x08004f0c
 80034a0:	08004f03 	.word	0x08004f03
 80034a4:	08004ee2 	.word	0x08004ee2
 80034a8:	3ff80000 	.word	0x3ff80000
 80034ac:	08004f38 	.word	0x08004f38
 80034b0:	08004f10 	.word	0x08004f10
 80034b4:	2601      	movs	r6, #1
 80034b6:	2300      	movs	r3, #0
 80034b8:	9307      	str	r3, [sp, #28]
 80034ba:	9609      	str	r6, [sp, #36]	; 0x24
 80034bc:	f04f 33ff 	mov.w	r3, #4294967295
 80034c0:	9304      	str	r3, [sp, #16]
 80034c2:	9303      	str	r3, [sp, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	2312      	movs	r3, #18
 80034c8:	920a      	str	r2, [sp, #40]	; 0x28
 80034ca:	e789      	b.n	80033e0 <_dtoa_r+0x250>
 80034cc:	2301      	movs	r3, #1
 80034ce:	9309      	str	r3, [sp, #36]	; 0x24
 80034d0:	e7f4      	b.n	80034bc <_dtoa_r+0x32c>
 80034d2:	2301      	movs	r3, #1
 80034d4:	9304      	str	r3, [sp, #16]
 80034d6:	9303      	str	r3, [sp, #12]
 80034d8:	461a      	mov	r2, r3
 80034da:	e7f5      	b.n	80034c8 <_dtoa_r+0x338>
 80034dc:	686a      	ldr	r2, [r5, #4]
 80034de:	3201      	adds	r2, #1
 80034e0:	606a      	str	r2, [r5, #4]
 80034e2:	0049      	lsls	r1, r1, #1
 80034e4:	e780      	b.n	80033e8 <_dtoa_r+0x258>
 80034e6:	2502      	movs	r5, #2
 80034e8:	e7af      	b.n	800344a <_dtoa_r+0x2ba>
 80034ea:	07f1      	lsls	r1, r6, #31
 80034ec:	d508      	bpl.n	8003500 <_dtoa_r+0x370>
 80034ee:	4640      	mov	r0, r8
 80034f0:	4649      	mov	r1, r9
 80034f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80034f6:	f7fd f87b 	bl	80005f0 <__aeabi_dmul>
 80034fa:	3501      	adds	r5, #1
 80034fc:	4680      	mov	r8, r0
 80034fe:	4689      	mov	r9, r1
 8003500:	1076      	asrs	r6, r6, #1
 8003502:	3708      	adds	r7, #8
 8003504:	e7a2      	b.n	800344c <_dtoa_r+0x2bc>
 8003506:	f000 809d 	beq.w	8003644 <_dtoa_r+0x4b4>
 800350a:	f1cb 0600 	rsb	r6, fp, #0
 800350e:	4b9f      	ldr	r3, [pc, #636]	; (800378c <_dtoa_r+0x5fc>)
 8003510:	4f9f      	ldr	r7, [pc, #636]	; (8003790 <_dtoa_r+0x600>)
 8003512:	f006 020f 	and.w	r2, r6, #15
 8003516:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800351a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003522:	f7fd f865 	bl	80005f0 <__aeabi_dmul>
 8003526:	e9cd 0100 	strd	r0, r1, [sp]
 800352a:	1136      	asrs	r6, r6, #4
 800352c:	2300      	movs	r3, #0
 800352e:	2502      	movs	r5, #2
 8003530:	2e00      	cmp	r6, #0
 8003532:	d17c      	bne.n	800362e <_dtoa_r+0x49e>
 8003534:	2b00      	cmp	r3, #0
 8003536:	d191      	bne.n	800345c <_dtoa_r+0x2cc>
 8003538:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800353a:	2b00      	cmp	r3, #0
 800353c:	f000 8084 	beq.w	8003648 <_dtoa_r+0x4b8>
 8003540:	e9dd 8900 	ldrd	r8, r9, [sp]
 8003544:	2200      	movs	r2, #0
 8003546:	4b93      	ldr	r3, [pc, #588]	; (8003794 <_dtoa_r+0x604>)
 8003548:	4640      	mov	r0, r8
 800354a:	4649      	mov	r1, r9
 800354c:	f7fd fac2 	bl	8000ad4 <__aeabi_dcmplt>
 8003550:	2800      	cmp	r0, #0
 8003552:	d079      	beq.n	8003648 <_dtoa_r+0x4b8>
 8003554:	9b03      	ldr	r3, [sp, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d076      	beq.n	8003648 <_dtoa_r+0x4b8>
 800355a:	9b04      	ldr	r3, [sp, #16]
 800355c:	2b00      	cmp	r3, #0
 800355e:	dd34      	ble.n	80035ca <_dtoa_r+0x43a>
 8003560:	2200      	movs	r2, #0
 8003562:	4b8d      	ldr	r3, [pc, #564]	; (8003798 <_dtoa_r+0x608>)
 8003564:	4640      	mov	r0, r8
 8003566:	4649      	mov	r1, r9
 8003568:	f7fd f842 	bl	80005f0 <__aeabi_dmul>
 800356c:	e9cd 0100 	strd	r0, r1, [sp]
 8003570:	9e04      	ldr	r6, [sp, #16]
 8003572:	f10b 37ff 	add.w	r7, fp, #4294967295
 8003576:	3501      	adds	r5, #1
 8003578:	4628      	mov	r0, r5
 800357a:	f7fc ffd3 	bl	8000524 <__aeabi_i2d>
 800357e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003582:	f7fd f835 	bl	80005f0 <__aeabi_dmul>
 8003586:	2200      	movs	r2, #0
 8003588:	4b84      	ldr	r3, [pc, #528]	; (800379c <_dtoa_r+0x60c>)
 800358a:	f7fc fe7f 	bl	800028c <__adddf3>
 800358e:	4680      	mov	r8, r0
 8003590:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8003594:	2e00      	cmp	r6, #0
 8003596:	d15a      	bne.n	800364e <_dtoa_r+0x4be>
 8003598:	2200      	movs	r2, #0
 800359a:	4b81      	ldr	r3, [pc, #516]	; (80037a0 <_dtoa_r+0x610>)
 800359c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80035a0:	f7fc fe72 	bl	8000288 <__aeabi_dsub>
 80035a4:	4642      	mov	r2, r8
 80035a6:	464b      	mov	r3, r9
 80035a8:	e9cd 0100 	strd	r0, r1, [sp]
 80035ac:	f7fd fab0 	bl	8000b10 <__aeabi_dcmpgt>
 80035b0:	2800      	cmp	r0, #0
 80035b2:	f040 829b 	bne.w	8003aec <_dtoa_r+0x95c>
 80035b6:	4642      	mov	r2, r8
 80035b8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80035bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80035c0:	f7fd fa88 	bl	8000ad4 <__aeabi_dcmplt>
 80035c4:	2800      	cmp	r0, #0
 80035c6:	f040 828f 	bne.w	8003ae8 <_dtoa_r+0x958>
 80035ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80035ce:	e9cd 2300 	strd	r2, r3, [sp]
 80035d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	f2c0 8150 	blt.w	800387a <_dtoa_r+0x6ea>
 80035da:	f1bb 0f0e 	cmp.w	fp, #14
 80035de:	f300 814c 	bgt.w	800387a <_dtoa_r+0x6ea>
 80035e2:	4b6a      	ldr	r3, [pc, #424]	; (800378c <_dtoa_r+0x5fc>)
 80035e4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80035e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80035ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f280 80da 	bge.w	80037a8 <_dtoa_r+0x618>
 80035f4:	9b03      	ldr	r3, [sp, #12]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f300 80d6 	bgt.w	80037a8 <_dtoa_r+0x618>
 80035fc:	f040 8273 	bne.w	8003ae6 <_dtoa_r+0x956>
 8003600:	2200      	movs	r2, #0
 8003602:	4b67      	ldr	r3, [pc, #412]	; (80037a0 <_dtoa_r+0x610>)
 8003604:	4640      	mov	r0, r8
 8003606:	4649      	mov	r1, r9
 8003608:	f7fc fff2 	bl	80005f0 <__aeabi_dmul>
 800360c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003610:	f7fd fa74 	bl	8000afc <__aeabi_dcmpge>
 8003614:	9e03      	ldr	r6, [sp, #12]
 8003616:	4637      	mov	r7, r6
 8003618:	2800      	cmp	r0, #0
 800361a:	f040 824a 	bne.w	8003ab2 <_dtoa_r+0x922>
 800361e:	9b02      	ldr	r3, [sp, #8]
 8003620:	9a02      	ldr	r2, [sp, #8]
 8003622:	1c5d      	adds	r5, r3, #1
 8003624:	2331      	movs	r3, #49	; 0x31
 8003626:	7013      	strb	r3, [r2, #0]
 8003628:	f10b 0b01 	add.w	fp, fp, #1
 800362c:	e245      	b.n	8003aba <_dtoa_r+0x92a>
 800362e:	07f2      	lsls	r2, r6, #31
 8003630:	d505      	bpl.n	800363e <_dtoa_r+0x4ae>
 8003632:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003636:	f7fc ffdb 	bl	80005f0 <__aeabi_dmul>
 800363a:	3501      	adds	r5, #1
 800363c:	2301      	movs	r3, #1
 800363e:	1076      	asrs	r6, r6, #1
 8003640:	3708      	adds	r7, #8
 8003642:	e775      	b.n	8003530 <_dtoa_r+0x3a0>
 8003644:	2502      	movs	r5, #2
 8003646:	e777      	b.n	8003538 <_dtoa_r+0x3a8>
 8003648:	465f      	mov	r7, fp
 800364a:	9e03      	ldr	r6, [sp, #12]
 800364c:	e794      	b.n	8003578 <_dtoa_r+0x3e8>
 800364e:	9a02      	ldr	r2, [sp, #8]
 8003650:	4b4e      	ldr	r3, [pc, #312]	; (800378c <_dtoa_r+0x5fc>)
 8003652:	4432      	add	r2, r6
 8003654:	9213      	str	r2, [sp, #76]	; 0x4c
 8003656:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003658:	1e71      	subs	r1, r6, #1
 800365a:	2a00      	cmp	r2, #0
 800365c:	d048      	beq.n	80036f0 <_dtoa_r+0x560>
 800365e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003666:	2000      	movs	r0, #0
 8003668:	494e      	ldr	r1, [pc, #312]	; (80037a4 <_dtoa_r+0x614>)
 800366a:	f7fd f8eb 	bl	8000844 <__aeabi_ddiv>
 800366e:	4642      	mov	r2, r8
 8003670:	464b      	mov	r3, r9
 8003672:	f7fc fe09 	bl	8000288 <__aeabi_dsub>
 8003676:	9d02      	ldr	r5, [sp, #8]
 8003678:	4680      	mov	r8, r0
 800367a:	4689      	mov	r9, r1
 800367c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003680:	f7fd fa66 	bl	8000b50 <__aeabi_d2iz>
 8003684:	4606      	mov	r6, r0
 8003686:	f7fc ff4d 	bl	8000524 <__aeabi_i2d>
 800368a:	4602      	mov	r2, r0
 800368c:	460b      	mov	r3, r1
 800368e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003692:	f7fc fdf9 	bl	8000288 <__aeabi_dsub>
 8003696:	3630      	adds	r6, #48	; 0x30
 8003698:	f805 6b01 	strb.w	r6, [r5], #1
 800369c:	4642      	mov	r2, r8
 800369e:	464b      	mov	r3, r9
 80036a0:	e9cd 0100 	strd	r0, r1, [sp]
 80036a4:	f7fd fa16 	bl	8000ad4 <__aeabi_dcmplt>
 80036a8:	2800      	cmp	r0, #0
 80036aa:	d165      	bne.n	8003778 <_dtoa_r+0x5e8>
 80036ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80036b0:	2000      	movs	r0, #0
 80036b2:	4938      	ldr	r1, [pc, #224]	; (8003794 <_dtoa_r+0x604>)
 80036b4:	f7fc fde8 	bl	8000288 <__aeabi_dsub>
 80036b8:	4642      	mov	r2, r8
 80036ba:	464b      	mov	r3, r9
 80036bc:	f7fd fa0a 	bl	8000ad4 <__aeabi_dcmplt>
 80036c0:	2800      	cmp	r0, #0
 80036c2:	f040 80ba 	bne.w	800383a <_dtoa_r+0x6aa>
 80036c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80036c8:	429d      	cmp	r5, r3
 80036ca:	f43f af7e 	beq.w	80035ca <_dtoa_r+0x43a>
 80036ce:	2200      	movs	r2, #0
 80036d0:	4b31      	ldr	r3, [pc, #196]	; (8003798 <_dtoa_r+0x608>)
 80036d2:	4640      	mov	r0, r8
 80036d4:	4649      	mov	r1, r9
 80036d6:	f7fc ff8b 	bl	80005f0 <__aeabi_dmul>
 80036da:	2200      	movs	r2, #0
 80036dc:	4680      	mov	r8, r0
 80036de:	4689      	mov	r9, r1
 80036e0:	4b2d      	ldr	r3, [pc, #180]	; (8003798 <_dtoa_r+0x608>)
 80036e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80036e6:	f7fc ff83 	bl	80005f0 <__aeabi_dmul>
 80036ea:	e9cd 0100 	strd	r0, r1, [sp]
 80036ee:	e7c5      	b.n	800367c <_dtoa_r+0x4ec>
 80036f0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80036f4:	4642      	mov	r2, r8
 80036f6:	464b      	mov	r3, r9
 80036f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80036fc:	f7fc ff78 	bl	80005f0 <__aeabi_dmul>
 8003700:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003704:	9d02      	ldr	r5, [sp, #8]
 8003706:	e9dd 0100 	ldrd	r0, r1, [sp]
 800370a:	f7fd fa21 	bl	8000b50 <__aeabi_d2iz>
 800370e:	4606      	mov	r6, r0
 8003710:	f7fc ff08 	bl	8000524 <__aeabi_i2d>
 8003714:	3630      	adds	r6, #48	; 0x30
 8003716:	4602      	mov	r2, r0
 8003718:	460b      	mov	r3, r1
 800371a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800371e:	f7fc fdb3 	bl	8000288 <__aeabi_dsub>
 8003722:	f805 6b01 	strb.w	r6, [r5], #1
 8003726:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003728:	42ab      	cmp	r3, r5
 800372a:	4680      	mov	r8, r0
 800372c:	4689      	mov	r9, r1
 800372e:	f04f 0200 	mov.w	r2, #0
 8003732:	d125      	bne.n	8003780 <_dtoa_r+0x5f0>
 8003734:	4b1b      	ldr	r3, [pc, #108]	; (80037a4 <_dtoa_r+0x614>)
 8003736:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800373a:	f7fc fda7 	bl	800028c <__adddf3>
 800373e:	4602      	mov	r2, r0
 8003740:	460b      	mov	r3, r1
 8003742:	4640      	mov	r0, r8
 8003744:	4649      	mov	r1, r9
 8003746:	f7fd f9e3 	bl	8000b10 <__aeabi_dcmpgt>
 800374a:	2800      	cmp	r0, #0
 800374c:	d175      	bne.n	800383a <_dtoa_r+0x6aa>
 800374e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003752:	2000      	movs	r0, #0
 8003754:	4913      	ldr	r1, [pc, #76]	; (80037a4 <_dtoa_r+0x614>)
 8003756:	f7fc fd97 	bl	8000288 <__aeabi_dsub>
 800375a:	4602      	mov	r2, r0
 800375c:	460b      	mov	r3, r1
 800375e:	4640      	mov	r0, r8
 8003760:	4649      	mov	r1, r9
 8003762:	f7fd f9b7 	bl	8000ad4 <__aeabi_dcmplt>
 8003766:	2800      	cmp	r0, #0
 8003768:	f43f af2f 	beq.w	80035ca <_dtoa_r+0x43a>
 800376c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003770:	2b30      	cmp	r3, #48	; 0x30
 8003772:	f105 32ff 	add.w	r2, r5, #4294967295
 8003776:	d001      	beq.n	800377c <_dtoa_r+0x5ec>
 8003778:	46bb      	mov	fp, r7
 800377a:	e04d      	b.n	8003818 <_dtoa_r+0x688>
 800377c:	4615      	mov	r5, r2
 800377e:	e7f5      	b.n	800376c <_dtoa_r+0x5dc>
 8003780:	4b05      	ldr	r3, [pc, #20]	; (8003798 <_dtoa_r+0x608>)
 8003782:	f7fc ff35 	bl	80005f0 <__aeabi_dmul>
 8003786:	e9cd 0100 	strd	r0, r1, [sp]
 800378a:	e7bc      	b.n	8003706 <_dtoa_r+0x576>
 800378c:	08004f38 	.word	0x08004f38
 8003790:	08004f10 	.word	0x08004f10
 8003794:	3ff00000 	.word	0x3ff00000
 8003798:	40240000 	.word	0x40240000
 800379c:	401c0000 	.word	0x401c0000
 80037a0:	40140000 	.word	0x40140000
 80037a4:	3fe00000 	.word	0x3fe00000
 80037a8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80037ac:	9d02      	ldr	r5, [sp, #8]
 80037ae:	4642      	mov	r2, r8
 80037b0:	464b      	mov	r3, r9
 80037b2:	4630      	mov	r0, r6
 80037b4:	4639      	mov	r1, r7
 80037b6:	f7fd f845 	bl	8000844 <__aeabi_ddiv>
 80037ba:	f7fd f9c9 	bl	8000b50 <__aeabi_d2iz>
 80037be:	9000      	str	r0, [sp, #0]
 80037c0:	f7fc feb0 	bl	8000524 <__aeabi_i2d>
 80037c4:	4642      	mov	r2, r8
 80037c6:	464b      	mov	r3, r9
 80037c8:	f7fc ff12 	bl	80005f0 <__aeabi_dmul>
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4630      	mov	r0, r6
 80037d2:	4639      	mov	r1, r7
 80037d4:	f7fc fd58 	bl	8000288 <__aeabi_dsub>
 80037d8:	9e00      	ldr	r6, [sp, #0]
 80037da:	9f03      	ldr	r7, [sp, #12]
 80037dc:	3630      	adds	r6, #48	; 0x30
 80037de:	f805 6b01 	strb.w	r6, [r5], #1
 80037e2:	9e02      	ldr	r6, [sp, #8]
 80037e4:	1bae      	subs	r6, r5, r6
 80037e6:	42b7      	cmp	r7, r6
 80037e8:	4602      	mov	r2, r0
 80037ea:	460b      	mov	r3, r1
 80037ec:	d138      	bne.n	8003860 <_dtoa_r+0x6d0>
 80037ee:	f7fc fd4d 	bl	800028c <__adddf3>
 80037f2:	4606      	mov	r6, r0
 80037f4:	460f      	mov	r7, r1
 80037f6:	4602      	mov	r2, r0
 80037f8:	460b      	mov	r3, r1
 80037fa:	4640      	mov	r0, r8
 80037fc:	4649      	mov	r1, r9
 80037fe:	f7fd f969 	bl	8000ad4 <__aeabi_dcmplt>
 8003802:	b9c8      	cbnz	r0, 8003838 <_dtoa_r+0x6a8>
 8003804:	4632      	mov	r2, r6
 8003806:	463b      	mov	r3, r7
 8003808:	4640      	mov	r0, r8
 800380a:	4649      	mov	r1, r9
 800380c:	f7fd f958 	bl	8000ac0 <__aeabi_dcmpeq>
 8003810:	b110      	cbz	r0, 8003818 <_dtoa_r+0x688>
 8003812:	9b00      	ldr	r3, [sp, #0]
 8003814:	07db      	lsls	r3, r3, #31
 8003816:	d40f      	bmi.n	8003838 <_dtoa_r+0x6a8>
 8003818:	4651      	mov	r1, sl
 800381a:	4620      	mov	r0, r4
 800381c:	f000 fcf6 	bl	800420c <_Bfree>
 8003820:	2300      	movs	r3, #0
 8003822:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003824:	702b      	strb	r3, [r5, #0]
 8003826:	f10b 0301 	add.w	r3, fp, #1
 800382a:	6013      	str	r3, [r2, #0]
 800382c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800382e:	2b00      	cmp	r3, #0
 8003830:	f43f acf8 	beq.w	8003224 <_dtoa_r+0x94>
 8003834:	601d      	str	r5, [r3, #0]
 8003836:	e4f5      	b.n	8003224 <_dtoa_r+0x94>
 8003838:	465f      	mov	r7, fp
 800383a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800383e:	2a39      	cmp	r2, #57	; 0x39
 8003840:	f105 33ff 	add.w	r3, r5, #4294967295
 8003844:	d106      	bne.n	8003854 <_dtoa_r+0x6c4>
 8003846:	9a02      	ldr	r2, [sp, #8]
 8003848:	429a      	cmp	r2, r3
 800384a:	d107      	bne.n	800385c <_dtoa_r+0x6cc>
 800384c:	2330      	movs	r3, #48	; 0x30
 800384e:	7013      	strb	r3, [r2, #0]
 8003850:	3701      	adds	r7, #1
 8003852:	4613      	mov	r3, r2
 8003854:	781a      	ldrb	r2, [r3, #0]
 8003856:	3201      	adds	r2, #1
 8003858:	701a      	strb	r2, [r3, #0]
 800385a:	e78d      	b.n	8003778 <_dtoa_r+0x5e8>
 800385c:	461d      	mov	r5, r3
 800385e:	e7ec      	b.n	800383a <_dtoa_r+0x6aa>
 8003860:	2200      	movs	r2, #0
 8003862:	4ba4      	ldr	r3, [pc, #656]	; (8003af4 <_dtoa_r+0x964>)
 8003864:	f7fc fec4 	bl	80005f0 <__aeabi_dmul>
 8003868:	2200      	movs	r2, #0
 800386a:	2300      	movs	r3, #0
 800386c:	4606      	mov	r6, r0
 800386e:	460f      	mov	r7, r1
 8003870:	f7fd f926 	bl	8000ac0 <__aeabi_dcmpeq>
 8003874:	2800      	cmp	r0, #0
 8003876:	d09a      	beq.n	80037ae <_dtoa_r+0x61e>
 8003878:	e7ce      	b.n	8003818 <_dtoa_r+0x688>
 800387a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800387c:	2a00      	cmp	r2, #0
 800387e:	f000 80cd 	beq.w	8003a1c <_dtoa_r+0x88c>
 8003882:	9a07      	ldr	r2, [sp, #28]
 8003884:	2a01      	cmp	r2, #1
 8003886:	f300 80af 	bgt.w	80039e8 <_dtoa_r+0x858>
 800388a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800388c:	2a00      	cmp	r2, #0
 800388e:	f000 80a7 	beq.w	80039e0 <_dtoa_r+0x850>
 8003892:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003896:	9e08      	ldr	r6, [sp, #32]
 8003898:	9d05      	ldr	r5, [sp, #20]
 800389a:	9a05      	ldr	r2, [sp, #20]
 800389c:	441a      	add	r2, r3
 800389e:	9205      	str	r2, [sp, #20]
 80038a0:	9a06      	ldr	r2, [sp, #24]
 80038a2:	2101      	movs	r1, #1
 80038a4:	441a      	add	r2, r3
 80038a6:	4620      	mov	r0, r4
 80038a8:	9206      	str	r2, [sp, #24]
 80038aa:	f000 fd4f 	bl	800434c <__i2b>
 80038ae:	4607      	mov	r7, r0
 80038b0:	2d00      	cmp	r5, #0
 80038b2:	dd0c      	ble.n	80038ce <_dtoa_r+0x73e>
 80038b4:	9b06      	ldr	r3, [sp, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	dd09      	ble.n	80038ce <_dtoa_r+0x73e>
 80038ba:	42ab      	cmp	r3, r5
 80038bc:	9a05      	ldr	r2, [sp, #20]
 80038be:	bfa8      	it	ge
 80038c0:	462b      	movge	r3, r5
 80038c2:	1ad2      	subs	r2, r2, r3
 80038c4:	9205      	str	r2, [sp, #20]
 80038c6:	9a06      	ldr	r2, [sp, #24]
 80038c8:	1aed      	subs	r5, r5, r3
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	9306      	str	r3, [sp, #24]
 80038ce:	9b08      	ldr	r3, [sp, #32]
 80038d0:	b1f3      	cbz	r3, 8003910 <_dtoa_r+0x780>
 80038d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f000 80a5 	beq.w	8003a24 <_dtoa_r+0x894>
 80038da:	2e00      	cmp	r6, #0
 80038dc:	dd10      	ble.n	8003900 <_dtoa_r+0x770>
 80038de:	4639      	mov	r1, r7
 80038e0:	4632      	mov	r2, r6
 80038e2:	4620      	mov	r0, r4
 80038e4:	f000 fdc8 	bl	8004478 <__pow5mult>
 80038e8:	4652      	mov	r2, sl
 80038ea:	4601      	mov	r1, r0
 80038ec:	4607      	mov	r7, r0
 80038ee:	4620      	mov	r0, r4
 80038f0:	f000 fd35 	bl	800435e <__multiply>
 80038f4:	4651      	mov	r1, sl
 80038f6:	4680      	mov	r8, r0
 80038f8:	4620      	mov	r0, r4
 80038fa:	f000 fc87 	bl	800420c <_Bfree>
 80038fe:	46c2      	mov	sl, r8
 8003900:	9b08      	ldr	r3, [sp, #32]
 8003902:	1b9a      	subs	r2, r3, r6
 8003904:	d004      	beq.n	8003910 <_dtoa_r+0x780>
 8003906:	4651      	mov	r1, sl
 8003908:	4620      	mov	r0, r4
 800390a:	f000 fdb5 	bl	8004478 <__pow5mult>
 800390e:	4682      	mov	sl, r0
 8003910:	2101      	movs	r1, #1
 8003912:	4620      	mov	r0, r4
 8003914:	f000 fd1a 	bl	800434c <__i2b>
 8003918:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800391a:	2b00      	cmp	r3, #0
 800391c:	4606      	mov	r6, r0
 800391e:	f340 8083 	ble.w	8003a28 <_dtoa_r+0x898>
 8003922:	461a      	mov	r2, r3
 8003924:	4601      	mov	r1, r0
 8003926:	4620      	mov	r0, r4
 8003928:	f000 fda6 	bl	8004478 <__pow5mult>
 800392c:	9b07      	ldr	r3, [sp, #28]
 800392e:	2b01      	cmp	r3, #1
 8003930:	4606      	mov	r6, r0
 8003932:	dd7c      	ble.n	8003a2e <_dtoa_r+0x89e>
 8003934:	f04f 0800 	mov.w	r8, #0
 8003938:	6933      	ldr	r3, [r6, #16]
 800393a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800393e:	6918      	ldr	r0, [r3, #16]
 8003940:	f000 fcb6 	bl	80042b0 <__hi0bits>
 8003944:	f1c0 0020 	rsb	r0, r0, #32
 8003948:	9b06      	ldr	r3, [sp, #24]
 800394a:	4418      	add	r0, r3
 800394c:	f010 001f 	ands.w	r0, r0, #31
 8003950:	f000 8096 	beq.w	8003a80 <_dtoa_r+0x8f0>
 8003954:	f1c0 0320 	rsb	r3, r0, #32
 8003958:	2b04      	cmp	r3, #4
 800395a:	f340 8087 	ble.w	8003a6c <_dtoa_r+0x8dc>
 800395e:	9b05      	ldr	r3, [sp, #20]
 8003960:	f1c0 001c 	rsb	r0, r0, #28
 8003964:	4403      	add	r3, r0
 8003966:	9305      	str	r3, [sp, #20]
 8003968:	9b06      	ldr	r3, [sp, #24]
 800396a:	4405      	add	r5, r0
 800396c:	4403      	add	r3, r0
 800396e:	9306      	str	r3, [sp, #24]
 8003970:	9b05      	ldr	r3, [sp, #20]
 8003972:	2b00      	cmp	r3, #0
 8003974:	dd05      	ble.n	8003982 <_dtoa_r+0x7f2>
 8003976:	4651      	mov	r1, sl
 8003978:	461a      	mov	r2, r3
 800397a:	4620      	mov	r0, r4
 800397c:	f000 fdca 	bl	8004514 <__lshift>
 8003980:	4682      	mov	sl, r0
 8003982:	9b06      	ldr	r3, [sp, #24]
 8003984:	2b00      	cmp	r3, #0
 8003986:	dd05      	ble.n	8003994 <_dtoa_r+0x804>
 8003988:	4631      	mov	r1, r6
 800398a:	461a      	mov	r2, r3
 800398c:	4620      	mov	r0, r4
 800398e:	f000 fdc1 	bl	8004514 <__lshift>
 8003992:	4606      	mov	r6, r0
 8003994:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003996:	2b00      	cmp	r3, #0
 8003998:	d074      	beq.n	8003a84 <_dtoa_r+0x8f4>
 800399a:	4631      	mov	r1, r6
 800399c:	4650      	mov	r0, sl
 800399e:	f000 fe0a 	bl	80045b6 <__mcmp>
 80039a2:	2800      	cmp	r0, #0
 80039a4:	da6e      	bge.n	8003a84 <_dtoa_r+0x8f4>
 80039a6:	2300      	movs	r3, #0
 80039a8:	4651      	mov	r1, sl
 80039aa:	220a      	movs	r2, #10
 80039ac:	4620      	mov	r0, r4
 80039ae:	f000 fc44 	bl	800423a <__multadd>
 80039b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80039b8:	4682      	mov	sl, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f000 81a8 	beq.w	8003d10 <_dtoa_r+0xb80>
 80039c0:	2300      	movs	r3, #0
 80039c2:	4639      	mov	r1, r7
 80039c4:	220a      	movs	r2, #10
 80039c6:	4620      	mov	r0, r4
 80039c8:	f000 fc37 	bl	800423a <__multadd>
 80039cc:	9b04      	ldr	r3, [sp, #16]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	4607      	mov	r7, r0
 80039d2:	f300 80c8 	bgt.w	8003b66 <_dtoa_r+0x9d6>
 80039d6:	9b07      	ldr	r3, [sp, #28]
 80039d8:	2b02      	cmp	r3, #2
 80039da:	f340 80c4 	ble.w	8003b66 <_dtoa_r+0x9d6>
 80039de:	e059      	b.n	8003a94 <_dtoa_r+0x904>
 80039e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80039e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80039e6:	e756      	b.n	8003896 <_dtoa_r+0x706>
 80039e8:	9b03      	ldr	r3, [sp, #12]
 80039ea:	1e5e      	subs	r6, r3, #1
 80039ec:	9b08      	ldr	r3, [sp, #32]
 80039ee:	42b3      	cmp	r3, r6
 80039f0:	bfbf      	itttt	lt
 80039f2:	9b08      	ldrlt	r3, [sp, #32]
 80039f4:	9608      	strlt	r6, [sp, #32]
 80039f6:	1af2      	sublt	r2, r6, r3
 80039f8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80039fa:	bfb6      	itet	lt
 80039fc:	189b      	addlt	r3, r3, r2
 80039fe:	1b9e      	subge	r6, r3, r6
 8003a00:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8003a02:	9b03      	ldr	r3, [sp, #12]
 8003a04:	bfb8      	it	lt
 8003a06:	2600      	movlt	r6, #0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bfb9      	ittee	lt
 8003a0c:	9b05      	ldrlt	r3, [sp, #20]
 8003a0e:	9a03      	ldrlt	r2, [sp, #12]
 8003a10:	9d05      	ldrge	r5, [sp, #20]
 8003a12:	9b03      	ldrge	r3, [sp, #12]
 8003a14:	bfbc      	itt	lt
 8003a16:	1a9d      	sublt	r5, r3, r2
 8003a18:	2300      	movlt	r3, #0
 8003a1a:	e73e      	b.n	800389a <_dtoa_r+0x70a>
 8003a1c:	9e08      	ldr	r6, [sp, #32]
 8003a1e:	9d05      	ldr	r5, [sp, #20]
 8003a20:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003a22:	e745      	b.n	80038b0 <_dtoa_r+0x720>
 8003a24:	9a08      	ldr	r2, [sp, #32]
 8003a26:	e76e      	b.n	8003906 <_dtoa_r+0x776>
 8003a28:	9b07      	ldr	r3, [sp, #28]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	dc19      	bgt.n	8003a62 <_dtoa_r+0x8d2>
 8003a2e:	9b00      	ldr	r3, [sp, #0]
 8003a30:	b9bb      	cbnz	r3, 8003a62 <_dtoa_r+0x8d2>
 8003a32:	9b01      	ldr	r3, [sp, #4]
 8003a34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a38:	b99b      	cbnz	r3, 8003a62 <_dtoa_r+0x8d2>
 8003a3a:	9b01      	ldr	r3, [sp, #4]
 8003a3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a40:	0d1b      	lsrs	r3, r3, #20
 8003a42:	051b      	lsls	r3, r3, #20
 8003a44:	b183      	cbz	r3, 8003a68 <_dtoa_r+0x8d8>
 8003a46:	9b05      	ldr	r3, [sp, #20]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	9305      	str	r3, [sp, #20]
 8003a4c:	9b06      	ldr	r3, [sp, #24]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	9306      	str	r3, [sp, #24]
 8003a52:	f04f 0801 	mov.w	r8, #1
 8003a56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f47f af6d 	bne.w	8003938 <_dtoa_r+0x7a8>
 8003a5e:	2001      	movs	r0, #1
 8003a60:	e772      	b.n	8003948 <_dtoa_r+0x7b8>
 8003a62:	f04f 0800 	mov.w	r8, #0
 8003a66:	e7f6      	b.n	8003a56 <_dtoa_r+0x8c6>
 8003a68:	4698      	mov	r8, r3
 8003a6a:	e7f4      	b.n	8003a56 <_dtoa_r+0x8c6>
 8003a6c:	d080      	beq.n	8003970 <_dtoa_r+0x7e0>
 8003a6e:	9a05      	ldr	r2, [sp, #20]
 8003a70:	331c      	adds	r3, #28
 8003a72:	441a      	add	r2, r3
 8003a74:	9205      	str	r2, [sp, #20]
 8003a76:	9a06      	ldr	r2, [sp, #24]
 8003a78:	441a      	add	r2, r3
 8003a7a:	441d      	add	r5, r3
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	e776      	b.n	800396e <_dtoa_r+0x7de>
 8003a80:	4603      	mov	r3, r0
 8003a82:	e7f4      	b.n	8003a6e <_dtoa_r+0x8de>
 8003a84:	9b03      	ldr	r3, [sp, #12]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	dc36      	bgt.n	8003af8 <_dtoa_r+0x968>
 8003a8a:	9b07      	ldr	r3, [sp, #28]
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	dd33      	ble.n	8003af8 <_dtoa_r+0x968>
 8003a90:	9b03      	ldr	r3, [sp, #12]
 8003a92:	9304      	str	r3, [sp, #16]
 8003a94:	9b04      	ldr	r3, [sp, #16]
 8003a96:	b963      	cbnz	r3, 8003ab2 <_dtoa_r+0x922>
 8003a98:	4631      	mov	r1, r6
 8003a9a:	2205      	movs	r2, #5
 8003a9c:	4620      	mov	r0, r4
 8003a9e:	f000 fbcc 	bl	800423a <__multadd>
 8003aa2:	4601      	mov	r1, r0
 8003aa4:	4606      	mov	r6, r0
 8003aa6:	4650      	mov	r0, sl
 8003aa8:	f000 fd85 	bl	80045b6 <__mcmp>
 8003aac:	2800      	cmp	r0, #0
 8003aae:	f73f adb6 	bgt.w	800361e <_dtoa_r+0x48e>
 8003ab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ab4:	9d02      	ldr	r5, [sp, #8]
 8003ab6:	ea6f 0b03 	mvn.w	fp, r3
 8003aba:	2300      	movs	r3, #0
 8003abc:	9303      	str	r3, [sp, #12]
 8003abe:	4631      	mov	r1, r6
 8003ac0:	4620      	mov	r0, r4
 8003ac2:	f000 fba3 	bl	800420c <_Bfree>
 8003ac6:	2f00      	cmp	r7, #0
 8003ac8:	f43f aea6 	beq.w	8003818 <_dtoa_r+0x688>
 8003acc:	9b03      	ldr	r3, [sp, #12]
 8003ace:	b12b      	cbz	r3, 8003adc <_dtoa_r+0x94c>
 8003ad0:	42bb      	cmp	r3, r7
 8003ad2:	d003      	beq.n	8003adc <_dtoa_r+0x94c>
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4620      	mov	r0, r4
 8003ad8:	f000 fb98 	bl	800420c <_Bfree>
 8003adc:	4639      	mov	r1, r7
 8003ade:	4620      	mov	r0, r4
 8003ae0:	f000 fb94 	bl	800420c <_Bfree>
 8003ae4:	e698      	b.n	8003818 <_dtoa_r+0x688>
 8003ae6:	2600      	movs	r6, #0
 8003ae8:	4637      	mov	r7, r6
 8003aea:	e7e2      	b.n	8003ab2 <_dtoa_r+0x922>
 8003aec:	46bb      	mov	fp, r7
 8003aee:	4637      	mov	r7, r6
 8003af0:	e595      	b.n	800361e <_dtoa_r+0x48e>
 8003af2:	bf00      	nop
 8003af4:	40240000 	.word	0x40240000
 8003af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003afa:	bb93      	cbnz	r3, 8003b62 <_dtoa_r+0x9d2>
 8003afc:	9b03      	ldr	r3, [sp, #12]
 8003afe:	9304      	str	r3, [sp, #16]
 8003b00:	9d02      	ldr	r5, [sp, #8]
 8003b02:	4631      	mov	r1, r6
 8003b04:	4650      	mov	r0, sl
 8003b06:	f7ff fab7 	bl	8003078 <quorem>
 8003b0a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003b0e:	f805 9b01 	strb.w	r9, [r5], #1
 8003b12:	9b02      	ldr	r3, [sp, #8]
 8003b14:	9a04      	ldr	r2, [sp, #16]
 8003b16:	1aeb      	subs	r3, r5, r3
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	f300 80dc 	bgt.w	8003cd6 <_dtoa_r+0xb46>
 8003b1e:	9b02      	ldr	r3, [sp, #8]
 8003b20:	2a01      	cmp	r2, #1
 8003b22:	bfac      	ite	ge
 8003b24:	189b      	addge	r3, r3, r2
 8003b26:	3301      	addlt	r3, #1
 8003b28:	4698      	mov	r8, r3
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	9303      	str	r3, [sp, #12]
 8003b2e:	4651      	mov	r1, sl
 8003b30:	2201      	movs	r2, #1
 8003b32:	4620      	mov	r0, r4
 8003b34:	f000 fcee 	bl	8004514 <__lshift>
 8003b38:	4631      	mov	r1, r6
 8003b3a:	4682      	mov	sl, r0
 8003b3c:	f000 fd3b 	bl	80045b6 <__mcmp>
 8003b40:	2800      	cmp	r0, #0
 8003b42:	f300 808d 	bgt.w	8003c60 <_dtoa_r+0xad0>
 8003b46:	d103      	bne.n	8003b50 <_dtoa_r+0x9c0>
 8003b48:	f019 0f01 	tst.w	r9, #1
 8003b4c:	f040 8088 	bne.w	8003c60 <_dtoa_r+0xad0>
 8003b50:	4645      	mov	r5, r8
 8003b52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003b56:	2b30      	cmp	r3, #48	; 0x30
 8003b58:	f105 32ff 	add.w	r2, r5, #4294967295
 8003b5c:	d1af      	bne.n	8003abe <_dtoa_r+0x92e>
 8003b5e:	4615      	mov	r5, r2
 8003b60:	e7f7      	b.n	8003b52 <_dtoa_r+0x9c2>
 8003b62:	9b03      	ldr	r3, [sp, #12]
 8003b64:	9304      	str	r3, [sp, #16]
 8003b66:	2d00      	cmp	r5, #0
 8003b68:	dd05      	ble.n	8003b76 <_dtoa_r+0x9e6>
 8003b6a:	4639      	mov	r1, r7
 8003b6c:	462a      	mov	r2, r5
 8003b6e:	4620      	mov	r0, r4
 8003b70:	f000 fcd0 	bl	8004514 <__lshift>
 8003b74:	4607      	mov	r7, r0
 8003b76:	f1b8 0f00 	cmp.w	r8, #0
 8003b7a:	d04c      	beq.n	8003c16 <_dtoa_r+0xa86>
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4620      	mov	r0, r4
 8003b80:	f000 fb10 	bl	80041a4 <_Balloc>
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	3202      	adds	r2, #2
 8003b88:	4605      	mov	r5, r0
 8003b8a:	0092      	lsls	r2, r2, #2
 8003b8c:	f107 010c 	add.w	r1, r7, #12
 8003b90:	300c      	adds	r0, #12
 8003b92:	f000 faef 	bl	8004174 <memcpy>
 8003b96:	2201      	movs	r2, #1
 8003b98:	4629      	mov	r1, r5
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	f000 fcba 	bl	8004514 <__lshift>
 8003ba0:	9b00      	ldr	r3, [sp, #0]
 8003ba2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003ba6:	9703      	str	r7, [sp, #12]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	4607      	mov	r7, r0
 8003bae:	9305      	str	r3, [sp, #20]
 8003bb0:	4631      	mov	r1, r6
 8003bb2:	4650      	mov	r0, sl
 8003bb4:	f7ff fa60 	bl	8003078 <quorem>
 8003bb8:	9903      	ldr	r1, [sp, #12]
 8003bba:	4605      	mov	r5, r0
 8003bbc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003bc0:	4650      	mov	r0, sl
 8003bc2:	f000 fcf8 	bl	80045b6 <__mcmp>
 8003bc6:	463a      	mov	r2, r7
 8003bc8:	9000      	str	r0, [sp, #0]
 8003bca:	4631      	mov	r1, r6
 8003bcc:	4620      	mov	r0, r4
 8003bce:	f000 fd0c 	bl	80045ea <__mdiff>
 8003bd2:	68c3      	ldr	r3, [r0, #12]
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	bb03      	cbnz	r3, 8003c1a <_dtoa_r+0xa8a>
 8003bd8:	4601      	mov	r1, r0
 8003bda:	9006      	str	r0, [sp, #24]
 8003bdc:	4650      	mov	r0, sl
 8003bde:	f000 fcea 	bl	80045b6 <__mcmp>
 8003be2:	9a06      	ldr	r2, [sp, #24]
 8003be4:	4603      	mov	r3, r0
 8003be6:	4611      	mov	r1, r2
 8003be8:	4620      	mov	r0, r4
 8003bea:	9306      	str	r3, [sp, #24]
 8003bec:	f000 fb0e 	bl	800420c <_Bfree>
 8003bf0:	9b06      	ldr	r3, [sp, #24]
 8003bf2:	b9a3      	cbnz	r3, 8003c1e <_dtoa_r+0xa8e>
 8003bf4:	9a07      	ldr	r2, [sp, #28]
 8003bf6:	b992      	cbnz	r2, 8003c1e <_dtoa_r+0xa8e>
 8003bf8:	9a05      	ldr	r2, [sp, #20]
 8003bfa:	b982      	cbnz	r2, 8003c1e <_dtoa_r+0xa8e>
 8003bfc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003c00:	d029      	beq.n	8003c56 <_dtoa_r+0xac6>
 8003c02:	9b00      	ldr	r3, [sp, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	dd01      	ble.n	8003c0c <_dtoa_r+0xa7c>
 8003c08:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8003c0c:	f108 0501 	add.w	r5, r8, #1
 8003c10:	f888 9000 	strb.w	r9, [r8]
 8003c14:	e753      	b.n	8003abe <_dtoa_r+0x92e>
 8003c16:	4638      	mov	r0, r7
 8003c18:	e7c2      	b.n	8003ba0 <_dtoa_r+0xa10>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e7e3      	b.n	8003be6 <_dtoa_r+0xa56>
 8003c1e:	9a00      	ldr	r2, [sp, #0]
 8003c20:	2a00      	cmp	r2, #0
 8003c22:	db04      	blt.n	8003c2e <_dtoa_r+0xa9e>
 8003c24:	d125      	bne.n	8003c72 <_dtoa_r+0xae2>
 8003c26:	9a07      	ldr	r2, [sp, #28]
 8003c28:	bb1a      	cbnz	r2, 8003c72 <_dtoa_r+0xae2>
 8003c2a:	9a05      	ldr	r2, [sp, #20]
 8003c2c:	bb0a      	cbnz	r2, 8003c72 <_dtoa_r+0xae2>
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	ddec      	ble.n	8003c0c <_dtoa_r+0xa7c>
 8003c32:	4651      	mov	r1, sl
 8003c34:	2201      	movs	r2, #1
 8003c36:	4620      	mov	r0, r4
 8003c38:	f000 fc6c 	bl	8004514 <__lshift>
 8003c3c:	4631      	mov	r1, r6
 8003c3e:	4682      	mov	sl, r0
 8003c40:	f000 fcb9 	bl	80045b6 <__mcmp>
 8003c44:	2800      	cmp	r0, #0
 8003c46:	dc03      	bgt.n	8003c50 <_dtoa_r+0xac0>
 8003c48:	d1e0      	bne.n	8003c0c <_dtoa_r+0xa7c>
 8003c4a:	f019 0f01 	tst.w	r9, #1
 8003c4e:	d0dd      	beq.n	8003c0c <_dtoa_r+0xa7c>
 8003c50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003c54:	d1d8      	bne.n	8003c08 <_dtoa_r+0xa78>
 8003c56:	2339      	movs	r3, #57	; 0x39
 8003c58:	f888 3000 	strb.w	r3, [r8]
 8003c5c:	f108 0801 	add.w	r8, r8, #1
 8003c60:	4645      	mov	r5, r8
 8003c62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003c66:	2b39      	cmp	r3, #57	; 0x39
 8003c68:	f105 32ff 	add.w	r2, r5, #4294967295
 8003c6c:	d03b      	beq.n	8003ce6 <_dtoa_r+0xb56>
 8003c6e:	3301      	adds	r3, #1
 8003c70:	e040      	b.n	8003cf4 <_dtoa_r+0xb64>
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f108 0501 	add.w	r5, r8, #1
 8003c78:	dd05      	ble.n	8003c86 <_dtoa_r+0xaf6>
 8003c7a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003c7e:	d0ea      	beq.n	8003c56 <_dtoa_r+0xac6>
 8003c80:	f109 0901 	add.w	r9, r9, #1
 8003c84:	e7c4      	b.n	8003c10 <_dtoa_r+0xa80>
 8003c86:	9b02      	ldr	r3, [sp, #8]
 8003c88:	9a04      	ldr	r2, [sp, #16]
 8003c8a:	f805 9c01 	strb.w	r9, [r5, #-1]
 8003c8e:	1aeb      	subs	r3, r5, r3
 8003c90:	4293      	cmp	r3, r2
 8003c92:	46a8      	mov	r8, r5
 8003c94:	f43f af4b 	beq.w	8003b2e <_dtoa_r+0x99e>
 8003c98:	4651      	mov	r1, sl
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	220a      	movs	r2, #10
 8003c9e:	4620      	mov	r0, r4
 8003ca0:	f000 facb 	bl	800423a <__multadd>
 8003ca4:	9b03      	ldr	r3, [sp, #12]
 8003ca6:	9903      	ldr	r1, [sp, #12]
 8003ca8:	42bb      	cmp	r3, r7
 8003caa:	4682      	mov	sl, r0
 8003cac:	f04f 0300 	mov.w	r3, #0
 8003cb0:	f04f 020a 	mov.w	r2, #10
 8003cb4:	4620      	mov	r0, r4
 8003cb6:	d104      	bne.n	8003cc2 <_dtoa_r+0xb32>
 8003cb8:	f000 fabf 	bl	800423a <__multadd>
 8003cbc:	9003      	str	r0, [sp, #12]
 8003cbe:	4607      	mov	r7, r0
 8003cc0:	e776      	b.n	8003bb0 <_dtoa_r+0xa20>
 8003cc2:	f000 faba 	bl	800423a <__multadd>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	9003      	str	r0, [sp, #12]
 8003cca:	220a      	movs	r2, #10
 8003ccc:	4639      	mov	r1, r7
 8003cce:	4620      	mov	r0, r4
 8003cd0:	f000 fab3 	bl	800423a <__multadd>
 8003cd4:	e7f3      	b.n	8003cbe <_dtoa_r+0xb2e>
 8003cd6:	4651      	mov	r1, sl
 8003cd8:	2300      	movs	r3, #0
 8003cda:	220a      	movs	r2, #10
 8003cdc:	4620      	mov	r0, r4
 8003cde:	f000 faac 	bl	800423a <__multadd>
 8003ce2:	4682      	mov	sl, r0
 8003ce4:	e70d      	b.n	8003b02 <_dtoa_r+0x972>
 8003ce6:	9b02      	ldr	r3, [sp, #8]
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d105      	bne.n	8003cf8 <_dtoa_r+0xb68>
 8003cec:	9a02      	ldr	r2, [sp, #8]
 8003cee:	f10b 0b01 	add.w	fp, fp, #1
 8003cf2:	2331      	movs	r3, #49	; 0x31
 8003cf4:	7013      	strb	r3, [r2, #0]
 8003cf6:	e6e2      	b.n	8003abe <_dtoa_r+0x92e>
 8003cf8:	4615      	mov	r5, r2
 8003cfa:	e7b2      	b.n	8003c62 <_dtoa_r+0xad2>
 8003cfc:	4b09      	ldr	r3, [pc, #36]	; (8003d24 <_dtoa_r+0xb94>)
 8003cfe:	f7ff baae 	b.w	800325e <_dtoa_r+0xce>
 8003d02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f47f aa88 	bne.w	800321a <_dtoa_r+0x8a>
 8003d0a:	4b07      	ldr	r3, [pc, #28]	; (8003d28 <_dtoa_r+0xb98>)
 8003d0c:	f7ff baa7 	b.w	800325e <_dtoa_r+0xce>
 8003d10:	9b04      	ldr	r3, [sp, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f73f aef4 	bgt.w	8003b00 <_dtoa_r+0x970>
 8003d18:	9b07      	ldr	r3, [sp, #28]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	f77f aef0 	ble.w	8003b00 <_dtoa_r+0x970>
 8003d20:	e6b8      	b.n	8003a94 <_dtoa_r+0x904>
 8003d22:	bf00      	nop
 8003d24:	08004ee1 	.word	0x08004ee1
 8003d28:	08004f03 	.word	0x08004f03

08003d2c <_localeconv_r>:
 8003d2c:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <_localeconv_r+0x14>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6a18      	ldr	r0, [r3, #32]
 8003d32:	4b04      	ldr	r3, [pc, #16]	; (8003d44 <_localeconv_r+0x18>)
 8003d34:	2800      	cmp	r0, #0
 8003d36:	bf08      	it	eq
 8003d38:	4618      	moveq	r0, r3
 8003d3a:	30f0      	adds	r0, #240	; 0xf0
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	200000a8 	.word	0x200000a8
 8003d44:	200005ac 	.word	0x200005ac

08003d48 <malloc>:
 8003d48:	4b02      	ldr	r3, [pc, #8]	; (8003d54 <malloc+0xc>)
 8003d4a:	4601      	mov	r1, r0
 8003d4c:	6818      	ldr	r0, [r3, #0]
 8003d4e:	f000 b803 	b.w	8003d58 <_malloc_r>
 8003d52:	bf00      	nop
 8003d54:	200000a8 	.word	0x200000a8

08003d58 <_malloc_r>:
 8003d58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d5c:	f101 040b 	add.w	r4, r1, #11
 8003d60:	2c16      	cmp	r4, #22
 8003d62:	4681      	mov	r9, r0
 8003d64:	d907      	bls.n	8003d76 <_malloc_r+0x1e>
 8003d66:	f034 0407 	bics.w	r4, r4, #7
 8003d6a:	d505      	bpl.n	8003d78 <_malloc_r+0x20>
 8003d6c:	230c      	movs	r3, #12
 8003d6e:	f8c9 3000 	str.w	r3, [r9]
 8003d72:	2600      	movs	r6, #0
 8003d74:	e131      	b.n	8003fda <_malloc_r+0x282>
 8003d76:	2410      	movs	r4, #16
 8003d78:	428c      	cmp	r4, r1
 8003d7a:	d3f7      	bcc.n	8003d6c <_malloc_r+0x14>
 8003d7c:	4648      	mov	r0, r9
 8003d7e:	f000 fa05 	bl	800418c <__malloc_lock>
 8003d82:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003d86:	4d9c      	ldr	r5, [pc, #624]	; (8003ff8 <_malloc_r+0x2a0>)
 8003d88:	d236      	bcs.n	8003df8 <_malloc_r+0xa0>
 8003d8a:	f104 0208 	add.w	r2, r4, #8
 8003d8e:	442a      	add	r2, r5
 8003d90:	f1a2 0108 	sub.w	r1, r2, #8
 8003d94:	6856      	ldr	r6, [r2, #4]
 8003d96:	428e      	cmp	r6, r1
 8003d98:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8003d9c:	d102      	bne.n	8003da4 <_malloc_r+0x4c>
 8003d9e:	68d6      	ldr	r6, [r2, #12]
 8003da0:	42b2      	cmp	r2, r6
 8003da2:	d010      	beq.n	8003dc6 <_malloc_r+0x6e>
 8003da4:	6873      	ldr	r3, [r6, #4]
 8003da6:	68f2      	ldr	r2, [r6, #12]
 8003da8:	68b1      	ldr	r1, [r6, #8]
 8003daa:	f023 0303 	bic.w	r3, r3, #3
 8003dae:	60ca      	str	r2, [r1, #12]
 8003db0:	4433      	add	r3, r6
 8003db2:	6091      	str	r1, [r2, #8]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	f042 0201 	orr.w	r2, r2, #1
 8003dba:	605a      	str	r2, [r3, #4]
 8003dbc:	4648      	mov	r0, r9
 8003dbe:	f000 f9eb 	bl	8004198 <__malloc_unlock>
 8003dc2:	3608      	adds	r6, #8
 8003dc4:	e109      	b.n	8003fda <_malloc_r+0x282>
 8003dc6:	3302      	adds	r3, #2
 8003dc8:	4a8c      	ldr	r2, [pc, #560]	; (8003ffc <_malloc_r+0x2a4>)
 8003dca:	692e      	ldr	r6, [r5, #16]
 8003dcc:	4296      	cmp	r6, r2
 8003dce:	4611      	mov	r1, r2
 8003dd0:	d06d      	beq.n	8003eae <_malloc_r+0x156>
 8003dd2:	6870      	ldr	r0, [r6, #4]
 8003dd4:	f020 0003 	bic.w	r0, r0, #3
 8003dd8:	1b07      	subs	r7, r0, r4
 8003dda:	2f0f      	cmp	r7, #15
 8003ddc:	dd47      	ble.n	8003e6e <_malloc_r+0x116>
 8003dde:	1933      	adds	r3, r6, r4
 8003de0:	f044 0401 	orr.w	r4, r4, #1
 8003de4:	6074      	str	r4, [r6, #4]
 8003de6:	616b      	str	r3, [r5, #20]
 8003de8:	612b      	str	r3, [r5, #16]
 8003dea:	60da      	str	r2, [r3, #12]
 8003dec:	609a      	str	r2, [r3, #8]
 8003dee:	f047 0201 	orr.w	r2, r7, #1
 8003df2:	605a      	str	r2, [r3, #4]
 8003df4:	5037      	str	r7, [r6, r0]
 8003df6:	e7e1      	b.n	8003dbc <_malloc_r+0x64>
 8003df8:	0a63      	lsrs	r3, r4, #9
 8003dfa:	d02a      	beq.n	8003e52 <_malloc_r+0xfa>
 8003dfc:	2b04      	cmp	r3, #4
 8003dfe:	d812      	bhi.n	8003e26 <_malloc_r+0xce>
 8003e00:	09a3      	lsrs	r3, r4, #6
 8003e02:	3338      	adds	r3, #56	; 0x38
 8003e04:	1c5a      	adds	r2, r3, #1
 8003e06:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003e0a:	f1a2 0008 	sub.w	r0, r2, #8
 8003e0e:	6856      	ldr	r6, [r2, #4]
 8003e10:	4286      	cmp	r6, r0
 8003e12:	d006      	beq.n	8003e22 <_malloc_r+0xca>
 8003e14:	6872      	ldr	r2, [r6, #4]
 8003e16:	f022 0203 	bic.w	r2, r2, #3
 8003e1a:	1b11      	subs	r1, r2, r4
 8003e1c:	290f      	cmp	r1, #15
 8003e1e:	dd1c      	ble.n	8003e5a <_malloc_r+0x102>
 8003e20:	3b01      	subs	r3, #1
 8003e22:	3301      	adds	r3, #1
 8003e24:	e7d0      	b.n	8003dc8 <_malloc_r+0x70>
 8003e26:	2b14      	cmp	r3, #20
 8003e28:	d801      	bhi.n	8003e2e <_malloc_r+0xd6>
 8003e2a:	335b      	adds	r3, #91	; 0x5b
 8003e2c:	e7ea      	b.n	8003e04 <_malloc_r+0xac>
 8003e2e:	2b54      	cmp	r3, #84	; 0x54
 8003e30:	d802      	bhi.n	8003e38 <_malloc_r+0xe0>
 8003e32:	0b23      	lsrs	r3, r4, #12
 8003e34:	336e      	adds	r3, #110	; 0x6e
 8003e36:	e7e5      	b.n	8003e04 <_malloc_r+0xac>
 8003e38:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003e3c:	d802      	bhi.n	8003e44 <_malloc_r+0xec>
 8003e3e:	0be3      	lsrs	r3, r4, #15
 8003e40:	3377      	adds	r3, #119	; 0x77
 8003e42:	e7df      	b.n	8003e04 <_malloc_r+0xac>
 8003e44:	f240 5254 	movw	r2, #1364	; 0x554
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d804      	bhi.n	8003e56 <_malloc_r+0xfe>
 8003e4c:	0ca3      	lsrs	r3, r4, #18
 8003e4e:	337c      	adds	r3, #124	; 0x7c
 8003e50:	e7d8      	b.n	8003e04 <_malloc_r+0xac>
 8003e52:	233f      	movs	r3, #63	; 0x3f
 8003e54:	e7d6      	b.n	8003e04 <_malloc_r+0xac>
 8003e56:	237e      	movs	r3, #126	; 0x7e
 8003e58:	e7d4      	b.n	8003e04 <_malloc_r+0xac>
 8003e5a:	2900      	cmp	r1, #0
 8003e5c:	68f1      	ldr	r1, [r6, #12]
 8003e5e:	db04      	blt.n	8003e6a <_malloc_r+0x112>
 8003e60:	68b3      	ldr	r3, [r6, #8]
 8003e62:	60d9      	str	r1, [r3, #12]
 8003e64:	608b      	str	r3, [r1, #8]
 8003e66:	18b3      	adds	r3, r6, r2
 8003e68:	e7a4      	b.n	8003db4 <_malloc_r+0x5c>
 8003e6a:	460e      	mov	r6, r1
 8003e6c:	e7d0      	b.n	8003e10 <_malloc_r+0xb8>
 8003e6e:	2f00      	cmp	r7, #0
 8003e70:	616a      	str	r2, [r5, #20]
 8003e72:	612a      	str	r2, [r5, #16]
 8003e74:	db05      	blt.n	8003e82 <_malloc_r+0x12a>
 8003e76:	4430      	add	r0, r6
 8003e78:	6843      	ldr	r3, [r0, #4]
 8003e7a:	f043 0301 	orr.w	r3, r3, #1
 8003e7e:	6043      	str	r3, [r0, #4]
 8003e80:	e79c      	b.n	8003dbc <_malloc_r+0x64>
 8003e82:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003e86:	d244      	bcs.n	8003f12 <_malloc_r+0x1ba>
 8003e88:	08c0      	lsrs	r0, r0, #3
 8003e8a:	1087      	asrs	r7, r0, #2
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	fa02 f707 	lsl.w	r7, r2, r7
 8003e92:	686a      	ldr	r2, [r5, #4]
 8003e94:	3001      	adds	r0, #1
 8003e96:	433a      	orrs	r2, r7
 8003e98:	606a      	str	r2, [r5, #4]
 8003e9a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8003e9e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8003ea2:	60b7      	str	r7, [r6, #8]
 8003ea4:	3a08      	subs	r2, #8
 8003ea6:	60f2      	str	r2, [r6, #12]
 8003ea8:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8003eac:	60fe      	str	r6, [r7, #12]
 8003eae:	2001      	movs	r0, #1
 8003eb0:	109a      	asrs	r2, r3, #2
 8003eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8003eb6:	6868      	ldr	r0, [r5, #4]
 8003eb8:	4282      	cmp	r2, r0
 8003eba:	f200 80a1 	bhi.w	8004000 <_malloc_r+0x2a8>
 8003ebe:	4202      	tst	r2, r0
 8003ec0:	d106      	bne.n	8003ed0 <_malloc_r+0x178>
 8003ec2:	f023 0303 	bic.w	r3, r3, #3
 8003ec6:	0052      	lsls	r2, r2, #1
 8003ec8:	4202      	tst	r2, r0
 8003eca:	f103 0304 	add.w	r3, r3, #4
 8003ece:	d0fa      	beq.n	8003ec6 <_malloc_r+0x16e>
 8003ed0:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8003ed4:	46e0      	mov	r8, ip
 8003ed6:	469e      	mov	lr, r3
 8003ed8:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8003edc:	4546      	cmp	r6, r8
 8003ede:	d153      	bne.n	8003f88 <_malloc_r+0x230>
 8003ee0:	f10e 0e01 	add.w	lr, lr, #1
 8003ee4:	f01e 0f03 	tst.w	lr, #3
 8003ee8:	f108 0808 	add.w	r8, r8, #8
 8003eec:	d1f4      	bne.n	8003ed8 <_malloc_r+0x180>
 8003eee:	0798      	lsls	r0, r3, #30
 8003ef0:	d179      	bne.n	8003fe6 <_malloc_r+0x28e>
 8003ef2:	686b      	ldr	r3, [r5, #4]
 8003ef4:	ea23 0302 	bic.w	r3, r3, r2
 8003ef8:	606b      	str	r3, [r5, #4]
 8003efa:	6868      	ldr	r0, [r5, #4]
 8003efc:	0052      	lsls	r2, r2, #1
 8003efe:	4282      	cmp	r2, r0
 8003f00:	d87e      	bhi.n	8004000 <_malloc_r+0x2a8>
 8003f02:	2a00      	cmp	r2, #0
 8003f04:	d07c      	beq.n	8004000 <_malloc_r+0x2a8>
 8003f06:	4673      	mov	r3, lr
 8003f08:	4202      	tst	r2, r0
 8003f0a:	d1e1      	bne.n	8003ed0 <_malloc_r+0x178>
 8003f0c:	3304      	adds	r3, #4
 8003f0e:	0052      	lsls	r2, r2, #1
 8003f10:	e7fa      	b.n	8003f08 <_malloc_r+0x1b0>
 8003f12:	0a42      	lsrs	r2, r0, #9
 8003f14:	2a04      	cmp	r2, #4
 8003f16:	d815      	bhi.n	8003f44 <_malloc_r+0x1ec>
 8003f18:	0982      	lsrs	r2, r0, #6
 8003f1a:	3238      	adds	r2, #56	; 0x38
 8003f1c:	1c57      	adds	r7, r2, #1
 8003f1e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8003f22:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8003f26:	45be      	cmp	lr, r7
 8003f28:	d126      	bne.n	8003f78 <_malloc_r+0x220>
 8003f2a:	2001      	movs	r0, #1
 8003f2c:	1092      	asrs	r2, r2, #2
 8003f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f32:	6868      	ldr	r0, [r5, #4]
 8003f34:	4310      	orrs	r0, r2
 8003f36:	6068      	str	r0, [r5, #4]
 8003f38:	f8c6 e00c 	str.w	lr, [r6, #12]
 8003f3c:	60b7      	str	r7, [r6, #8]
 8003f3e:	f8ce 6008 	str.w	r6, [lr, #8]
 8003f42:	e7b3      	b.n	8003eac <_malloc_r+0x154>
 8003f44:	2a14      	cmp	r2, #20
 8003f46:	d801      	bhi.n	8003f4c <_malloc_r+0x1f4>
 8003f48:	325b      	adds	r2, #91	; 0x5b
 8003f4a:	e7e7      	b.n	8003f1c <_malloc_r+0x1c4>
 8003f4c:	2a54      	cmp	r2, #84	; 0x54
 8003f4e:	d802      	bhi.n	8003f56 <_malloc_r+0x1fe>
 8003f50:	0b02      	lsrs	r2, r0, #12
 8003f52:	326e      	adds	r2, #110	; 0x6e
 8003f54:	e7e2      	b.n	8003f1c <_malloc_r+0x1c4>
 8003f56:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003f5a:	d802      	bhi.n	8003f62 <_malloc_r+0x20a>
 8003f5c:	0bc2      	lsrs	r2, r0, #15
 8003f5e:	3277      	adds	r2, #119	; 0x77
 8003f60:	e7dc      	b.n	8003f1c <_malloc_r+0x1c4>
 8003f62:	f240 5754 	movw	r7, #1364	; 0x554
 8003f66:	42ba      	cmp	r2, r7
 8003f68:	bf9a      	itte	ls
 8003f6a:	0c82      	lsrls	r2, r0, #18
 8003f6c:	327c      	addls	r2, #124	; 0x7c
 8003f6e:	227e      	movhi	r2, #126	; 0x7e
 8003f70:	e7d4      	b.n	8003f1c <_malloc_r+0x1c4>
 8003f72:	68bf      	ldr	r7, [r7, #8]
 8003f74:	45be      	cmp	lr, r7
 8003f76:	d004      	beq.n	8003f82 <_malloc_r+0x22a>
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	f022 0203 	bic.w	r2, r2, #3
 8003f7e:	4290      	cmp	r0, r2
 8003f80:	d3f7      	bcc.n	8003f72 <_malloc_r+0x21a>
 8003f82:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8003f86:	e7d7      	b.n	8003f38 <_malloc_r+0x1e0>
 8003f88:	6870      	ldr	r0, [r6, #4]
 8003f8a:	68f7      	ldr	r7, [r6, #12]
 8003f8c:	f020 0003 	bic.w	r0, r0, #3
 8003f90:	eba0 0a04 	sub.w	sl, r0, r4
 8003f94:	f1ba 0f0f 	cmp.w	sl, #15
 8003f98:	dd10      	ble.n	8003fbc <_malloc_r+0x264>
 8003f9a:	68b2      	ldr	r2, [r6, #8]
 8003f9c:	1933      	adds	r3, r6, r4
 8003f9e:	f044 0401 	orr.w	r4, r4, #1
 8003fa2:	6074      	str	r4, [r6, #4]
 8003fa4:	60d7      	str	r7, [r2, #12]
 8003fa6:	60ba      	str	r2, [r7, #8]
 8003fa8:	f04a 0201 	orr.w	r2, sl, #1
 8003fac:	616b      	str	r3, [r5, #20]
 8003fae:	612b      	str	r3, [r5, #16]
 8003fb0:	60d9      	str	r1, [r3, #12]
 8003fb2:	6099      	str	r1, [r3, #8]
 8003fb4:	605a      	str	r2, [r3, #4]
 8003fb6:	f846 a000 	str.w	sl, [r6, r0]
 8003fba:	e6ff      	b.n	8003dbc <_malloc_r+0x64>
 8003fbc:	f1ba 0f00 	cmp.w	sl, #0
 8003fc0:	db0f      	blt.n	8003fe2 <_malloc_r+0x28a>
 8003fc2:	4430      	add	r0, r6
 8003fc4:	6843      	ldr	r3, [r0, #4]
 8003fc6:	f043 0301 	orr.w	r3, r3, #1
 8003fca:	6043      	str	r3, [r0, #4]
 8003fcc:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8003fd0:	4648      	mov	r0, r9
 8003fd2:	60df      	str	r7, [r3, #12]
 8003fd4:	60bb      	str	r3, [r7, #8]
 8003fd6:	f000 f8df 	bl	8004198 <__malloc_unlock>
 8003fda:	4630      	mov	r0, r6
 8003fdc:	b003      	add	sp, #12
 8003fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fe2:	463e      	mov	r6, r7
 8003fe4:	e77a      	b.n	8003edc <_malloc_r+0x184>
 8003fe6:	f85c 0908 	ldr.w	r0, [ip], #-8
 8003fea:	4584      	cmp	ip, r0
 8003fec:	f103 33ff 	add.w	r3, r3, #4294967295
 8003ff0:	f43f af7d 	beq.w	8003eee <_malloc_r+0x196>
 8003ff4:	e781      	b.n	8003efa <_malloc_r+0x1a2>
 8003ff6:	bf00      	nop
 8003ff8:	2000019c 	.word	0x2000019c
 8003ffc:	200001a4 	.word	0x200001a4
 8004000:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8004004:	f8db 6004 	ldr.w	r6, [fp, #4]
 8004008:	f026 0603 	bic.w	r6, r6, #3
 800400c:	42b4      	cmp	r4, r6
 800400e:	d803      	bhi.n	8004018 <_malloc_r+0x2c0>
 8004010:	1b33      	subs	r3, r6, r4
 8004012:	2b0f      	cmp	r3, #15
 8004014:	f300 8096 	bgt.w	8004144 <_malloc_r+0x3ec>
 8004018:	4a4f      	ldr	r2, [pc, #316]	; (8004158 <_malloc_r+0x400>)
 800401a:	6817      	ldr	r7, [r2, #0]
 800401c:	4a4f      	ldr	r2, [pc, #316]	; (800415c <_malloc_r+0x404>)
 800401e:	6811      	ldr	r1, [r2, #0]
 8004020:	3710      	adds	r7, #16
 8004022:	3101      	adds	r1, #1
 8004024:	eb0b 0306 	add.w	r3, fp, r6
 8004028:	4427      	add	r7, r4
 800402a:	d005      	beq.n	8004038 <_malloc_r+0x2e0>
 800402c:	494c      	ldr	r1, [pc, #304]	; (8004160 <_malloc_r+0x408>)
 800402e:	3901      	subs	r1, #1
 8004030:	440f      	add	r7, r1
 8004032:	3101      	adds	r1, #1
 8004034:	4249      	negs	r1, r1
 8004036:	400f      	ands	r7, r1
 8004038:	4639      	mov	r1, r7
 800403a:	4648      	mov	r0, r9
 800403c:	9201      	str	r2, [sp, #4]
 800403e:	9300      	str	r3, [sp, #0]
 8004040:	f000 fb80 	bl	8004744 <_sbrk_r>
 8004044:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004048:	4680      	mov	r8, r0
 800404a:	d056      	beq.n	80040fa <_malloc_r+0x3a2>
 800404c:	9b00      	ldr	r3, [sp, #0]
 800404e:	9a01      	ldr	r2, [sp, #4]
 8004050:	4283      	cmp	r3, r0
 8004052:	d901      	bls.n	8004058 <_malloc_r+0x300>
 8004054:	45ab      	cmp	fp, r5
 8004056:	d150      	bne.n	80040fa <_malloc_r+0x3a2>
 8004058:	4842      	ldr	r0, [pc, #264]	; (8004164 <_malloc_r+0x40c>)
 800405a:	6801      	ldr	r1, [r0, #0]
 800405c:	4543      	cmp	r3, r8
 800405e:	eb07 0e01 	add.w	lr, r7, r1
 8004062:	f8c0 e000 	str.w	lr, [r0]
 8004066:	4940      	ldr	r1, [pc, #256]	; (8004168 <_malloc_r+0x410>)
 8004068:	4682      	mov	sl, r0
 800406a:	d113      	bne.n	8004094 <_malloc_r+0x33c>
 800406c:	420b      	tst	r3, r1
 800406e:	d111      	bne.n	8004094 <_malloc_r+0x33c>
 8004070:	68ab      	ldr	r3, [r5, #8]
 8004072:	443e      	add	r6, r7
 8004074:	f046 0601 	orr.w	r6, r6, #1
 8004078:	605e      	str	r6, [r3, #4]
 800407a:	4a3c      	ldr	r2, [pc, #240]	; (800416c <_malloc_r+0x414>)
 800407c:	f8da 3000 	ldr.w	r3, [sl]
 8004080:	6811      	ldr	r1, [r2, #0]
 8004082:	428b      	cmp	r3, r1
 8004084:	bf88      	it	hi
 8004086:	6013      	strhi	r3, [r2, #0]
 8004088:	4a39      	ldr	r2, [pc, #228]	; (8004170 <_malloc_r+0x418>)
 800408a:	6811      	ldr	r1, [r2, #0]
 800408c:	428b      	cmp	r3, r1
 800408e:	bf88      	it	hi
 8004090:	6013      	strhi	r3, [r2, #0]
 8004092:	e032      	b.n	80040fa <_malloc_r+0x3a2>
 8004094:	6810      	ldr	r0, [r2, #0]
 8004096:	3001      	adds	r0, #1
 8004098:	bf1b      	ittet	ne
 800409a:	eba8 0303 	subne.w	r3, r8, r3
 800409e:	4473      	addne	r3, lr
 80040a0:	f8c2 8000 	streq.w	r8, [r2]
 80040a4:	f8ca 3000 	strne.w	r3, [sl]
 80040a8:	f018 0007 	ands.w	r0, r8, #7
 80040ac:	bf1c      	itt	ne
 80040ae:	f1c0 0008 	rsbne	r0, r0, #8
 80040b2:	4480      	addne	r8, r0
 80040b4:	4b2a      	ldr	r3, [pc, #168]	; (8004160 <_malloc_r+0x408>)
 80040b6:	4447      	add	r7, r8
 80040b8:	4418      	add	r0, r3
 80040ba:	400f      	ands	r7, r1
 80040bc:	1bc7      	subs	r7, r0, r7
 80040be:	4639      	mov	r1, r7
 80040c0:	4648      	mov	r0, r9
 80040c2:	f000 fb3f 	bl	8004744 <_sbrk_r>
 80040c6:	1c43      	adds	r3, r0, #1
 80040c8:	bf08      	it	eq
 80040ca:	4640      	moveq	r0, r8
 80040cc:	f8da 3000 	ldr.w	r3, [sl]
 80040d0:	f8c5 8008 	str.w	r8, [r5, #8]
 80040d4:	bf08      	it	eq
 80040d6:	2700      	moveq	r7, #0
 80040d8:	eba0 0008 	sub.w	r0, r0, r8
 80040dc:	443b      	add	r3, r7
 80040de:	4407      	add	r7, r0
 80040e0:	f047 0701 	orr.w	r7, r7, #1
 80040e4:	45ab      	cmp	fp, r5
 80040e6:	f8ca 3000 	str.w	r3, [sl]
 80040ea:	f8c8 7004 	str.w	r7, [r8, #4]
 80040ee:	d0c4      	beq.n	800407a <_malloc_r+0x322>
 80040f0:	2e0f      	cmp	r6, #15
 80040f2:	d810      	bhi.n	8004116 <_malloc_r+0x3be>
 80040f4:	2301      	movs	r3, #1
 80040f6:	f8c8 3004 	str.w	r3, [r8, #4]
 80040fa:	68ab      	ldr	r3, [r5, #8]
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	f022 0203 	bic.w	r2, r2, #3
 8004102:	4294      	cmp	r4, r2
 8004104:	eba2 0304 	sub.w	r3, r2, r4
 8004108:	d801      	bhi.n	800410e <_malloc_r+0x3b6>
 800410a:	2b0f      	cmp	r3, #15
 800410c:	dc1a      	bgt.n	8004144 <_malloc_r+0x3ec>
 800410e:	4648      	mov	r0, r9
 8004110:	f000 f842 	bl	8004198 <__malloc_unlock>
 8004114:	e62d      	b.n	8003d72 <_malloc_r+0x1a>
 8004116:	f8db 3004 	ldr.w	r3, [fp, #4]
 800411a:	3e0c      	subs	r6, #12
 800411c:	f026 0607 	bic.w	r6, r6, #7
 8004120:	f003 0301 	and.w	r3, r3, #1
 8004124:	4333      	orrs	r3, r6
 8004126:	f8cb 3004 	str.w	r3, [fp, #4]
 800412a:	eb0b 0306 	add.w	r3, fp, r6
 800412e:	2205      	movs	r2, #5
 8004130:	2e0f      	cmp	r6, #15
 8004132:	605a      	str	r2, [r3, #4]
 8004134:	609a      	str	r2, [r3, #8]
 8004136:	d9a0      	bls.n	800407a <_malloc_r+0x322>
 8004138:	f10b 0108 	add.w	r1, fp, #8
 800413c:	4648      	mov	r0, r9
 800413e:	f000 fc0f 	bl	8004960 <_free_r>
 8004142:	e79a      	b.n	800407a <_malloc_r+0x322>
 8004144:	68ae      	ldr	r6, [r5, #8]
 8004146:	f044 0201 	orr.w	r2, r4, #1
 800414a:	4434      	add	r4, r6
 800414c:	f043 0301 	orr.w	r3, r3, #1
 8004150:	6072      	str	r2, [r6, #4]
 8004152:	60ac      	str	r4, [r5, #8]
 8004154:	6063      	str	r3, [r4, #4]
 8004156:	e631      	b.n	8003dbc <_malloc_r+0x64>
 8004158:	20000764 	.word	0x20000764
 800415c:	200005a4 	.word	0x200005a4
 8004160:	00000080 	.word	0x00000080
 8004164:	20000734 	.word	0x20000734
 8004168:	0000007f 	.word	0x0000007f
 800416c:	2000075c 	.word	0x2000075c
 8004170:	20000760 	.word	0x20000760

08004174 <memcpy>:
 8004174:	b510      	push	{r4, lr}
 8004176:	1e43      	subs	r3, r0, #1
 8004178:	440a      	add	r2, r1
 800417a:	4291      	cmp	r1, r2
 800417c:	d100      	bne.n	8004180 <memcpy+0xc>
 800417e:	bd10      	pop	{r4, pc}
 8004180:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004184:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004188:	e7f7      	b.n	800417a <memcpy+0x6>
	...

0800418c <__malloc_lock>:
 800418c:	4801      	ldr	r0, [pc, #4]	; (8004194 <__malloc_lock+0x8>)
 800418e:	f000 bca3 	b.w	8004ad8 <__retarget_lock_acquire_recursive>
 8004192:	bf00      	nop
 8004194:	20000778 	.word	0x20000778

08004198 <__malloc_unlock>:
 8004198:	4801      	ldr	r0, [pc, #4]	; (80041a0 <__malloc_unlock+0x8>)
 800419a:	f000 bc9e 	b.w	8004ada <__retarget_lock_release_recursive>
 800419e:	bf00      	nop
 80041a0:	20000778 	.word	0x20000778

080041a4 <_Balloc>:
 80041a4:	b570      	push	{r4, r5, r6, lr}
 80041a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80041a8:	4604      	mov	r4, r0
 80041aa:	460e      	mov	r6, r1
 80041ac:	b93d      	cbnz	r5, 80041be <_Balloc+0x1a>
 80041ae:	2010      	movs	r0, #16
 80041b0:	f7ff fdca 	bl	8003d48 <malloc>
 80041b4:	6260      	str	r0, [r4, #36]	; 0x24
 80041b6:	6045      	str	r5, [r0, #4]
 80041b8:	6085      	str	r5, [r0, #8]
 80041ba:	6005      	str	r5, [r0, #0]
 80041bc:	60c5      	str	r5, [r0, #12]
 80041be:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80041c0:	68eb      	ldr	r3, [r5, #12]
 80041c2:	b183      	cbz	r3, 80041e6 <_Balloc+0x42>
 80041c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80041cc:	b9b8      	cbnz	r0, 80041fe <_Balloc+0x5a>
 80041ce:	2101      	movs	r1, #1
 80041d0:	fa01 f506 	lsl.w	r5, r1, r6
 80041d4:	1d6a      	adds	r2, r5, #5
 80041d6:	0092      	lsls	r2, r2, #2
 80041d8:	4620      	mov	r0, r4
 80041da:	f000 fb3d 	bl	8004858 <_calloc_r>
 80041de:	b160      	cbz	r0, 80041fa <_Balloc+0x56>
 80041e0:	6046      	str	r6, [r0, #4]
 80041e2:	6085      	str	r5, [r0, #8]
 80041e4:	e00e      	b.n	8004204 <_Balloc+0x60>
 80041e6:	2221      	movs	r2, #33	; 0x21
 80041e8:	2104      	movs	r1, #4
 80041ea:	4620      	mov	r0, r4
 80041ec:	f000 fb34 	bl	8004858 <_calloc_r>
 80041f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041f2:	60e8      	str	r0, [r5, #12]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1e4      	bne.n	80041c4 <_Balloc+0x20>
 80041fa:	2000      	movs	r0, #0
 80041fc:	bd70      	pop	{r4, r5, r6, pc}
 80041fe:	6802      	ldr	r2, [r0, #0]
 8004200:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004204:	2300      	movs	r3, #0
 8004206:	6103      	str	r3, [r0, #16]
 8004208:	60c3      	str	r3, [r0, #12]
 800420a:	bd70      	pop	{r4, r5, r6, pc}

0800420c <_Bfree>:
 800420c:	b570      	push	{r4, r5, r6, lr}
 800420e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004210:	4606      	mov	r6, r0
 8004212:	460d      	mov	r5, r1
 8004214:	b93c      	cbnz	r4, 8004226 <_Bfree+0x1a>
 8004216:	2010      	movs	r0, #16
 8004218:	f7ff fd96 	bl	8003d48 <malloc>
 800421c:	6270      	str	r0, [r6, #36]	; 0x24
 800421e:	6044      	str	r4, [r0, #4]
 8004220:	6084      	str	r4, [r0, #8]
 8004222:	6004      	str	r4, [r0, #0]
 8004224:	60c4      	str	r4, [r0, #12]
 8004226:	b13d      	cbz	r5, 8004238 <_Bfree+0x2c>
 8004228:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800422a:	686a      	ldr	r2, [r5, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004232:	6029      	str	r1, [r5, #0]
 8004234:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004238:	bd70      	pop	{r4, r5, r6, pc}

0800423a <__multadd>:
 800423a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800423e:	690d      	ldr	r5, [r1, #16]
 8004240:	461f      	mov	r7, r3
 8004242:	4606      	mov	r6, r0
 8004244:	460c      	mov	r4, r1
 8004246:	f101 0e14 	add.w	lr, r1, #20
 800424a:	2300      	movs	r3, #0
 800424c:	f8de 0000 	ldr.w	r0, [lr]
 8004250:	b281      	uxth	r1, r0
 8004252:	fb02 7101 	mla	r1, r2, r1, r7
 8004256:	0c0f      	lsrs	r7, r1, #16
 8004258:	0c00      	lsrs	r0, r0, #16
 800425a:	fb02 7000 	mla	r0, r2, r0, r7
 800425e:	b289      	uxth	r1, r1
 8004260:	3301      	adds	r3, #1
 8004262:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004266:	429d      	cmp	r5, r3
 8004268:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800426c:	f84e 1b04 	str.w	r1, [lr], #4
 8004270:	dcec      	bgt.n	800424c <__multadd+0x12>
 8004272:	b1d7      	cbz	r7, 80042aa <__multadd+0x70>
 8004274:	68a3      	ldr	r3, [r4, #8]
 8004276:	429d      	cmp	r5, r3
 8004278:	db12      	blt.n	80042a0 <__multadd+0x66>
 800427a:	6861      	ldr	r1, [r4, #4]
 800427c:	4630      	mov	r0, r6
 800427e:	3101      	adds	r1, #1
 8004280:	f7ff ff90 	bl	80041a4 <_Balloc>
 8004284:	6922      	ldr	r2, [r4, #16]
 8004286:	3202      	adds	r2, #2
 8004288:	f104 010c 	add.w	r1, r4, #12
 800428c:	4680      	mov	r8, r0
 800428e:	0092      	lsls	r2, r2, #2
 8004290:	300c      	adds	r0, #12
 8004292:	f7ff ff6f 	bl	8004174 <memcpy>
 8004296:	4621      	mov	r1, r4
 8004298:	4630      	mov	r0, r6
 800429a:	f7ff ffb7 	bl	800420c <_Bfree>
 800429e:	4644      	mov	r4, r8
 80042a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80042a4:	3501      	adds	r5, #1
 80042a6:	615f      	str	r7, [r3, #20]
 80042a8:	6125      	str	r5, [r4, #16]
 80042aa:	4620      	mov	r0, r4
 80042ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080042b0 <__hi0bits>:
 80042b0:	0c02      	lsrs	r2, r0, #16
 80042b2:	0412      	lsls	r2, r2, #16
 80042b4:	4603      	mov	r3, r0
 80042b6:	b9b2      	cbnz	r2, 80042e6 <__hi0bits+0x36>
 80042b8:	0403      	lsls	r3, r0, #16
 80042ba:	2010      	movs	r0, #16
 80042bc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80042c0:	bf04      	itt	eq
 80042c2:	021b      	lsleq	r3, r3, #8
 80042c4:	3008      	addeq	r0, #8
 80042c6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80042ca:	bf04      	itt	eq
 80042cc:	011b      	lsleq	r3, r3, #4
 80042ce:	3004      	addeq	r0, #4
 80042d0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80042d4:	bf04      	itt	eq
 80042d6:	009b      	lsleq	r3, r3, #2
 80042d8:	3002      	addeq	r0, #2
 80042da:	2b00      	cmp	r3, #0
 80042dc:	db06      	blt.n	80042ec <__hi0bits+0x3c>
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	d503      	bpl.n	80042ea <__hi0bits+0x3a>
 80042e2:	3001      	adds	r0, #1
 80042e4:	4770      	bx	lr
 80042e6:	2000      	movs	r0, #0
 80042e8:	e7e8      	b.n	80042bc <__hi0bits+0xc>
 80042ea:	2020      	movs	r0, #32
 80042ec:	4770      	bx	lr

080042ee <__lo0bits>:
 80042ee:	6803      	ldr	r3, [r0, #0]
 80042f0:	f013 0207 	ands.w	r2, r3, #7
 80042f4:	4601      	mov	r1, r0
 80042f6:	d00b      	beq.n	8004310 <__lo0bits+0x22>
 80042f8:	07da      	lsls	r2, r3, #31
 80042fa:	d423      	bmi.n	8004344 <__lo0bits+0x56>
 80042fc:	0798      	lsls	r0, r3, #30
 80042fe:	bf49      	itett	mi
 8004300:	085b      	lsrmi	r3, r3, #1
 8004302:	089b      	lsrpl	r3, r3, #2
 8004304:	2001      	movmi	r0, #1
 8004306:	600b      	strmi	r3, [r1, #0]
 8004308:	bf5c      	itt	pl
 800430a:	600b      	strpl	r3, [r1, #0]
 800430c:	2002      	movpl	r0, #2
 800430e:	4770      	bx	lr
 8004310:	b298      	uxth	r0, r3
 8004312:	b9a8      	cbnz	r0, 8004340 <__lo0bits+0x52>
 8004314:	0c1b      	lsrs	r3, r3, #16
 8004316:	2010      	movs	r0, #16
 8004318:	f013 0fff 	tst.w	r3, #255	; 0xff
 800431c:	bf04      	itt	eq
 800431e:	0a1b      	lsreq	r3, r3, #8
 8004320:	3008      	addeq	r0, #8
 8004322:	071a      	lsls	r2, r3, #28
 8004324:	bf04      	itt	eq
 8004326:	091b      	lsreq	r3, r3, #4
 8004328:	3004      	addeq	r0, #4
 800432a:	079a      	lsls	r2, r3, #30
 800432c:	bf04      	itt	eq
 800432e:	089b      	lsreq	r3, r3, #2
 8004330:	3002      	addeq	r0, #2
 8004332:	07da      	lsls	r2, r3, #31
 8004334:	d402      	bmi.n	800433c <__lo0bits+0x4e>
 8004336:	085b      	lsrs	r3, r3, #1
 8004338:	d006      	beq.n	8004348 <__lo0bits+0x5a>
 800433a:	3001      	adds	r0, #1
 800433c:	600b      	str	r3, [r1, #0]
 800433e:	4770      	bx	lr
 8004340:	4610      	mov	r0, r2
 8004342:	e7e9      	b.n	8004318 <__lo0bits+0x2a>
 8004344:	2000      	movs	r0, #0
 8004346:	4770      	bx	lr
 8004348:	2020      	movs	r0, #32
 800434a:	4770      	bx	lr

0800434c <__i2b>:
 800434c:	b510      	push	{r4, lr}
 800434e:	460c      	mov	r4, r1
 8004350:	2101      	movs	r1, #1
 8004352:	f7ff ff27 	bl	80041a4 <_Balloc>
 8004356:	2201      	movs	r2, #1
 8004358:	6144      	str	r4, [r0, #20]
 800435a:	6102      	str	r2, [r0, #16]
 800435c:	bd10      	pop	{r4, pc}

0800435e <__multiply>:
 800435e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004362:	4614      	mov	r4, r2
 8004364:	690a      	ldr	r2, [r1, #16]
 8004366:	6923      	ldr	r3, [r4, #16]
 8004368:	429a      	cmp	r2, r3
 800436a:	bfb8      	it	lt
 800436c:	460b      	movlt	r3, r1
 800436e:	4689      	mov	r9, r1
 8004370:	bfbc      	itt	lt
 8004372:	46a1      	movlt	r9, r4
 8004374:	461c      	movlt	r4, r3
 8004376:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800437a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800437e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8004382:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004386:	eb07 060a 	add.w	r6, r7, sl
 800438a:	429e      	cmp	r6, r3
 800438c:	bfc8      	it	gt
 800438e:	3101      	addgt	r1, #1
 8004390:	f7ff ff08 	bl	80041a4 <_Balloc>
 8004394:	f100 0514 	add.w	r5, r0, #20
 8004398:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800439c:	462b      	mov	r3, r5
 800439e:	2200      	movs	r2, #0
 80043a0:	4543      	cmp	r3, r8
 80043a2:	d316      	bcc.n	80043d2 <__multiply+0x74>
 80043a4:	f104 0214 	add.w	r2, r4, #20
 80043a8:	f109 0114 	add.w	r1, r9, #20
 80043ac:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80043b0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80043b4:	9301      	str	r3, [sp, #4]
 80043b6:	9c01      	ldr	r4, [sp, #4]
 80043b8:	4294      	cmp	r4, r2
 80043ba:	4613      	mov	r3, r2
 80043bc:	d80c      	bhi.n	80043d8 <__multiply+0x7a>
 80043be:	2e00      	cmp	r6, #0
 80043c0:	dd03      	ble.n	80043ca <__multiply+0x6c>
 80043c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d054      	beq.n	8004474 <__multiply+0x116>
 80043ca:	6106      	str	r6, [r0, #16]
 80043cc:	b003      	add	sp, #12
 80043ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043d2:	f843 2b04 	str.w	r2, [r3], #4
 80043d6:	e7e3      	b.n	80043a0 <__multiply+0x42>
 80043d8:	f8b3 a000 	ldrh.w	sl, [r3]
 80043dc:	3204      	adds	r2, #4
 80043de:	f1ba 0f00 	cmp.w	sl, #0
 80043e2:	d020      	beq.n	8004426 <__multiply+0xc8>
 80043e4:	46ae      	mov	lr, r5
 80043e6:	4689      	mov	r9, r1
 80043e8:	f04f 0c00 	mov.w	ip, #0
 80043ec:	f859 4b04 	ldr.w	r4, [r9], #4
 80043f0:	f8be b000 	ldrh.w	fp, [lr]
 80043f4:	b2a3      	uxth	r3, r4
 80043f6:	fb0a b303 	mla	r3, sl, r3, fp
 80043fa:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80043fe:	f8de 4000 	ldr.w	r4, [lr]
 8004402:	4463      	add	r3, ip
 8004404:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004408:	fb0a c40b 	mla	r4, sl, fp, ip
 800440c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004410:	b29b      	uxth	r3, r3
 8004412:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004416:	454f      	cmp	r7, r9
 8004418:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800441c:	f84e 3b04 	str.w	r3, [lr], #4
 8004420:	d8e4      	bhi.n	80043ec <__multiply+0x8e>
 8004422:	f8ce c000 	str.w	ip, [lr]
 8004426:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800442a:	f1b9 0f00 	cmp.w	r9, #0
 800442e:	d01f      	beq.n	8004470 <__multiply+0x112>
 8004430:	682b      	ldr	r3, [r5, #0]
 8004432:	46ae      	mov	lr, r5
 8004434:	468c      	mov	ip, r1
 8004436:	f04f 0a00 	mov.w	sl, #0
 800443a:	f8bc 4000 	ldrh.w	r4, [ip]
 800443e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004442:	fb09 b404 	mla	r4, r9, r4, fp
 8004446:	44a2      	add	sl, r4
 8004448:	b29b      	uxth	r3, r3
 800444a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800444e:	f84e 3b04 	str.w	r3, [lr], #4
 8004452:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004456:	f8be 4000 	ldrh.w	r4, [lr]
 800445a:	0c1b      	lsrs	r3, r3, #16
 800445c:	fb09 4303 	mla	r3, r9, r3, r4
 8004460:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8004464:	4567      	cmp	r7, ip
 8004466:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800446a:	d8e6      	bhi.n	800443a <__multiply+0xdc>
 800446c:	f8ce 3000 	str.w	r3, [lr]
 8004470:	3504      	adds	r5, #4
 8004472:	e7a0      	b.n	80043b6 <__multiply+0x58>
 8004474:	3e01      	subs	r6, #1
 8004476:	e7a2      	b.n	80043be <__multiply+0x60>

08004478 <__pow5mult>:
 8004478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800447c:	4615      	mov	r5, r2
 800447e:	f012 0203 	ands.w	r2, r2, #3
 8004482:	4606      	mov	r6, r0
 8004484:	460f      	mov	r7, r1
 8004486:	d007      	beq.n	8004498 <__pow5mult+0x20>
 8004488:	3a01      	subs	r2, #1
 800448a:	4c21      	ldr	r4, [pc, #132]	; (8004510 <__pow5mult+0x98>)
 800448c:	2300      	movs	r3, #0
 800448e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004492:	f7ff fed2 	bl	800423a <__multadd>
 8004496:	4607      	mov	r7, r0
 8004498:	10ad      	asrs	r5, r5, #2
 800449a:	d035      	beq.n	8004508 <__pow5mult+0x90>
 800449c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800449e:	b93c      	cbnz	r4, 80044b0 <__pow5mult+0x38>
 80044a0:	2010      	movs	r0, #16
 80044a2:	f7ff fc51 	bl	8003d48 <malloc>
 80044a6:	6270      	str	r0, [r6, #36]	; 0x24
 80044a8:	6044      	str	r4, [r0, #4]
 80044aa:	6084      	str	r4, [r0, #8]
 80044ac:	6004      	str	r4, [r0, #0]
 80044ae:	60c4      	str	r4, [r0, #12]
 80044b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80044b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80044b8:	b94c      	cbnz	r4, 80044ce <__pow5mult+0x56>
 80044ba:	f240 2171 	movw	r1, #625	; 0x271
 80044be:	4630      	mov	r0, r6
 80044c0:	f7ff ff44 	bl	800434c <__i2b>
 80044c4:	2300      	movs	r3, #0
 80044c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80044ca:	4604      	mov	r4, r0
 80044cc:	6003      	str	r3, [r0, #0]
 80044ce:	f04f 0800 	mov.w	r8, #0
 80044d2:	07eb      	lsls	r3, r5, #31
 80044d4:	d50a      	bpl.n	80044ec <__pow5mult+0x74>
 80044d6:	4639      	mov	r1, r7
 80044d8:	4622      	mov	r2, r4
 80044da:	4630      	mov	r0, r6
 80044dc:	f7ff ff3f 	bl	800435e <__multiply>
 80044e0:	4639      	mov	r1, r7
 80044e2:	4681      	mov	r9, r0
 80044e4:	4630      	mov	r0, r6
 80044e6:	f7ff fe91 	bl	800420c <_Bfree>
 80044ea:	464f      	mov	r7, r9
 80044ec:	106d      	asrs	r5, r5, #1
 80044ee:	d00b      	beq.n	8004508 <__pow5mult+0x90>
 80044f0:	6820      	ldr	r0, [r4, #0]
 80044f2:	b938      	cbnz	r0, 8004504 <__pow5mult+0x8c>
 80044f4:	4622      	mov	r2, r4
 80044f6:	4621      	mov	r1, r4
 80044f8:	4630      	mov	r0, r6
 80044fa:	f7ff ff30 	bl	800435e <__multiply>
 80044fe:	6020      	str	r0, [r4, #0]
 8004500:	f8c0 8000 	str.w	r8, [r0]
 8004504:	4604      	mov	r4, r0
 8004506:	e7e4      	b.n	80044d2 <__pow5mult+0x5a>
 8004508:	4638      	mov	r0, r7
 800450a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800450e:	bf00      	nop
 8004510:	08005000 	.word	0x08005000

08004514 <__lshift>:
 8004514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004518:	460c      	mov	r4, r1
 800451a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800451e:	6923      	ldr	r3, [r4, #16]
 8004520:	6849      	ldr	r1, [r1, #4]
 8004522:	eb0a 0903 	add.w	r9, sl, r3
 8004526:	68a3      	ldr	r3, [r4, #8]
 8004528:	4607      	mov	r7, r0
 800452a:	4616      	mov	r6, r2
 800452c:	f109 0501 	add.w	r5, r9, #1
 8004530:	42ab      	cmp	r3, r5
 8004532:	db31      	blt.n	8004598 <__lshift+0x84>
 8004534:	4638      	mov	r0, r7
 8004536:	f7ff fe35 	bl	80041a4 <_Balloc>
 800453a:	2200      	movs	r2, #0
 800453c:	4680      	mov	r8, r0
 800453e:	f100 0314 	add.w	r3, r0, #20
 8004542:	4611      	mov	r1, r2
 8004544:	4552      	cmp	r2, sl
 8004546:	db2a      	blt.n	800459e <__lshift+0x8a>
 8004548:	6920      	ldr	r0, [r4, #16]
 800454a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800454e:	f104 0114 	add.w	r1, r4, #20
 8004552:	f016 021f 	ands.w	r2, r6, #31
 8004556:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800455a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800455e:	d022      	beq.n	80045a6 <__lshift+0x92>
 8004560:	f1c2 0c20 	rsb	ip, r2, #32
 8004564:	2000      	movs	r0, #0
 8004566:	680e      	ldr	r6, [r1, #0]
 8004568:	4096      	lsls	r6, r2
 800456a:	4330      	orrs	r0, r6
 800456c:	f843 0b04 	str.w	r0, [r3], #4
 8004570:	f851 0b04 	ldr.w	r0, [r1], #4
 8004574:	458e      	cmp	lr, r1
 8004576:	fa20 f00c 	lsr.w	r0, r0, ip
 800457a:	d8f4      	bhi.n	8004566 <__lshift+0x52>
 800457c:	6018      	str	r0, [r3, #0]
 800457e:	b108      	cbz	r0, 8004584 <__lshift+0x70>
 8004580:	f109 0502 	add.w	r5, r9, #2
 8004584:	3d01      	subs	r5, #1
 8004586:	4638      	mov	r0, r7
 8004588:	f8c8 5010 	str.w	r5, [r8, #16]
 800458c:	4621      	mov	r1, r4
 800458e:	f7ff fe3d 	bl	800420c <_Bfree>
 8004592:	4640      	mov	r0, r8
 8004594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004598:	3101      	adds	r1, #1
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	e7c8      	b.n	8004530 <__lshift+0x1c>
 800459e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80045a2:	3201      	adds	r2, #1
 80045a4:	e7ce      	b.n	8004544 <__lshift+0x30>
 80045a6:	3b04      	subs	r3, #4
 80045a8:	f851 2b04 	ldr.w	r2, [r1], #4
 80045ac:	f843 2f04 	str.w	r2, [r3, #4]!
 80045b0:	458e      	cmp	lr, r1
 80045b2:	d8f9      	bhi.n	80045a8 <__lshift+0x94>
 80045b4:	e7e6      	b.n	8004584 <__lshift+0x70>

080045b6 <__mcmp>:
 80045b6:	6903      	ldr	r3, [r0, #16]
 80045b8:	690a      	ldr	r2, [r1, #16]
 80045ba:	1a9b      	subs	r3, r3, r2
 80045bc:	b530      	push	{r4, r5, lr}
 80045be:	d10c      	bne.n	80045da <__mcmp+0x24>
 80045c0:	0092      	lsls	r2, r2, #2
 80045c2:	3014      	adds	r0, #20
 80045c4:	3114      	adds	r1, #20
 80045c6:	1884      	adds	r4, r0, r2
 80045c8:	4411      	add	r1, r2
 80045ca:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80045ce:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80045d2:	4295      	cmp	r5, r2
 80045d4:	d003      	beq.n	80045de <__mcmp+0x28>
 80045d6:	d305      	bcc.n	80045e4 <__mcmp+0x2e>
 80045d8:	2301      	movs	r3, #1
 80045da:	4618      	mov	r0, r3
 80045dc:	bd30      	pop	{r4, r5, pc}
 80045de:	42a0      	cmp	r0, r4
 80045e0:	d3f3      	bcc.n	80045ca <__mcmp+0x14>
 80045e2:	e7fa      	b.n	80045da <__mcmp+0x24>
 80045e4:	f04f 33ff 	mov.w	r3, #4294967295
 80045e8:	e7f7      	b.n	80045da <__mcmp+0x24>

080045ea <__mdiff>:
 80045ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045ee:	460d      	mov	r5, r1
 80045f0:	4607      	mov	r7, r0
 80045f2:	4611      	mov	r1, r2
 80045f4:	4628      	mov	r0, r5
 80045f6:	4614      	mov	r4, r2
 80045f8:	f7ff ffdd 	bl	80045b6 <__mcmp>
 80045fc:	1e06      	subs	r6, r0, #0
 80045fe:	d108      	bne.n	8004612 <__mdiff+0x28>
 8004600:	4631      	mov	r1, r6
 8004602:	4638      	mov	r0, r7
 8004604:	f7ff fdce 	bl	80041a4 <_Balloc>
 8004608:	2301      	movs	r3, #1
 800460a:	6103      	str	r3, [r0, #16]
 800460c:	6146      	str	r6, [r0, #20]
 800460e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004612:	bfa4      	itt	ge
 8004614:	4623      	movge	r3, r4
 8004616:	462c      	movge	r4, r5
 8004618:	4638      	mov	r0, r7
 800461a:	6861      	ldr	r1, [r4, #4]
 800461c:	bfa6      	itte	ge
 800461e:	461d      	movge	r5, r3
 8004620:	2600      	movge	r6, #0
 8004622:	2601      	movlt	r6, #1
 8004624:	f7ff fdbe 	bl	80041a4 <_Balloc>
 8004628:	692b      	ldr	r3, [r5, #16]
 800462a:	60c6      	str	r6, [r0, #12]
 800462c:	6926      	ldr	r6, [r4, #16]
 800462e:	f105 0914 	add.w	r9, r5, #20
 8004632:	f104 0214 	add.w	r2, r4, #20
 8004636:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800463a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800463e:	f100 0514 	add.w	r5, r0, #20
 8004642:	f04f 0c00 	mov.w	ip, #0
 8004646:	f852 ab04 	ldr.w	sl, [r2], #4
 800464a:	f859 4b04 	ldr.w	r4, [r9], #4
 800464e:	fa1c f18a 	uxtah	r1, ip, sl
 8004652:	b2a3      	uxth	r3, r4
 8004654:	1ac9      	subs	r1, r1, r3
 8004656:	0c23      	lsrs	r3, r4, #16
 8004658:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800465c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004660:	b289      	uxth	r1, r1
 8004662:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004666:	45c8      	cmp	r8, r9
 8004668:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800466c:	4696      	mov	lr, r2
 800466e:	f845 3b04 	str.w	r3, [r5], #4
 8004672:	d8e8      	bhi.n	8004646 <__mdiff+0x5c>
 8004674:	45be      	cmp	lr, r7
 8004676:	d305      	bcc.n	8004684 <__mdiff+0x9a>
 8004678:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800467c:	b18b      	cbz	r3, 80046a2 <__mdiff+0xb8>
 800467e:	6106      	str	r6, [r0, #16]
 8004680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004684:	f85e 1b04 	ldr.w	r1, [lr], #4
 8004688:	fa1c f381 	uxtah	r3, ip, r1
 800468c:	141a      	asrs	r2, r3, #16
 800468e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004692:	b29b      	uxth	r3, r3
 8004694:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004698:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800469c:	f845 3b04 	str.w	r3, [r5], #4
 80046a0:	e7e8      	b.n	8004674 <__mdiff+0x8a>
 80046a2:	3e01      	subs	r6, #1
 80046a4:	e7e8      	b.n	8004678 <__mdiff+0x8e>

080046a6 <__d2b>:
 80046a6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80046aa:	460e      	mov	r6, r1
 80046ac:	2101      	movs	r1, #1
 80046ae:	ec59 8b10 	vmov	r8, r9, d0
 80046b2:	4615      	mov	r5, r2
 80046b4:	f7ff fd76 	bl	80041a4 <_Balloc>
 80046b8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80046bc:	4607      	mov	r7, r0
 80046be:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80046c2:	bb34      	cbnz	r4, 8004712 <__d2b+0x6c>
 80046c4:	9301      	str	r3, [sp, #4]
 80046c6:	f1b8 0f00 	cmp.w	r8, #0
 80046ca:	d027      	beq.n	800471c <__d2b+0x76>
 80046cc:	a802      	add	r0, sp, #8
 80046ce:	f840 8d08 	str.w	r8, [r0, #-8]!
 80046d2:	f7ff fe0c 	bl	80042ee <__lo0bits>
 80046d6:	9900      	ldr	r1, [sp, #0]
 80046d8:	b1f0      	cbz	r0, 8004718 <__d2b+0x72>
 80046da:	9a01      	ldr	r2, [sp, #4]
 80046dc:	f1c0 0320 	rsb	r3, r0, #32
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	430b      	orrs	r3, r1
 80046e6:	40c2      	lsrs	r2, r0
 80046e8:	617b      	str	r3, [r7, #20]
 80046ea:	9201      	str	r2, [sp, #4]
 80046ec:	9b01      	ldr	r3, [sp, #4]
 80046ee:	61bb      	str	r3, [r7, #24]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	bf14      	ite	ne
 80046f4:	2102      	movne	r1, #2
 80046f6:	2101      	moveq	r1, #1
 80046f8:	6139      	str	r1, [r7, #16]
 80046fa:	b1c4      	cbz	r4, 800472e <__d2b+0x88>
 80046fc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004700:	4404      	add	r4, r0
 8004702:	6034      	str	r4, [r6, #0]
 8004704:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004708:	6028      	str	r0, [r5, #0]
 800470a:	4638      	mov	r0, r7
 800470c:	b003      	add	sp, #12
 800470e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004712:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004716:	e7d5      	b.n	80046c4 <__d2b+0x1e>
 8004718:	6179      	str	r1, [r7, #20]
 800471a:	e7e7      	b.n	80046ec <__d2b+0x46>
 800471c:	a801      	add	r0, sp, #4
 800471e:	f7ff fde6 	bl	80042ee <__lo0bits>
 8004722:	9b01      	ldr	r3, [sp, #4]
 8004724:	617b      	str	r3, [r7, #20]
 8004726:	2101      	movs	r1, #1
 8004728:	6139      	str	r1, [r7, #16]
 800472a:	3020      	adds	r0, #32
 800472c:	e7e5      	b.n	80046fa <__d2b+0x54>
 800472e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004732:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004736:	6030      	str	r0, [r6, #0]
 8004738:	6918      	ldr	r0, [r3, #16]
 800473a:	f7ff fdb9 	bl	80042b0 <__hi0bits>
 800473e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004742:	e7e1      	b.n	8004708 <__d2b+0x62>

08004744 <_sbrk_r>:
 8004744:	b538      	push	{r3, r4, r5, lr}
 8004746:	4c06      	ldr	r4, [pc, #24]	; (8004760 <_sbrk_r+0x1c>)
 8004748:	2300      	movs	r3, #0
 800474a:	4605      	mov	r5, r0
 800474c:	4608      	mov	r0, r1
 800474e:	6023      	str	r3, [r4, #0]
 8004750:	f000 fb86 	bl	8004e60 <_sbrk>
 8004754:	1c43      	adds	r3, r0, #1
 8004756:	d102      	bne.n	800475e <_sbrk_r+0x1a>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	b103      	cbz	r3, 800475e <_sbrk_r+0x1a>
 800475c:	602b      	str	r3, [r5, #0]
 800475e:	bd38      	pop	{r3, r4, r5, pc}
 8004760:	20000780 	.word	0x20000780

08004764 <__ssprint_r>:
 8004764:	6893      	ldr	r3, [r2, #8]
 8004766:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800476a:	4681      	mov	r9, r0
 800476c:	460c      	mov	r4, r1
 800476e:	4617      	mov	r7, r2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d060      	beq.n	8004836 <__ssprint_r+0xd2>
 8004774:	f04f 0b00 	mov.w	fp, #0
 8004778:	f8d2 a000 	ldr.w	sl, [r2]
 800477c:	465e      	mov	r6, fp
 800477e:	b356      	cbz	r6, 80047d6 <__ssprint_r+0x72>
 8004780:	68a3      	ldr	r3, [r4, #8]
 8004782:	429e      	cmp	r6, r3
 8004784:	d344      	bcc.n	8004810 <__ssprint_r+0xac>
 8004786:	89a2      	ldrh	r2, [r4, #12]
 8004788:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800478c:	d03e      	beq.n	800480c <__ssprint_r+0xa8>
 800478e:	6825      	ldr	r5, [r4, #0]
 8004790:	6921      	ldr	r1, [r4, #16]
 8004792:	eba5 0801 	sub.w	r8, r5, r1
 8004796:	6965      	ldr	r5, [r4, #20]
 8004798:	2302      	movs	r3, #2
 800479a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800479e:	fb95 f5f3 	sdiv	r5, r5, r3
 80047a2:	f108 0301 	add.w	r3, r8, #1
 80047a6:	4433      	add	r3, r6
 80047a8:	429d      	cmp	r5, r3
 80047aa:	bf38      	it	cc
 80047ac:	461d      	movcc	r5, r3
 80047ae:	0553      	lsls	r3, r2, #21
 80047b0:	d546      	bpl.n	8004840 <__ssprint_r+0xdc>
 80047b2:	4629      	mov	r1, r5
 80047b4:	4648      	mov	r0, r9
 80047b6:	f7ff facf 	bl	8003d58 <_malloc_r>
 80047ba:	b998      	cbnz	r0, 80047e4 <__ssprint_r+0x80>
 80047bc:	230c      	movs	r3, #12
 80047be:	f8c9 3000 	str.w	r3, [r9]
 80047c2:	89a3      	ldrh	r3, [r4, #12]
 80047c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047c8:	81a3      	strh	r3, [r4, #12]
 80047ca:	2300      	movs	r3, #0
 80047cc:	60bb      	str	r3, [r7, #8]
 80047ce:	607b      	str	r3, [r7, #4]
 80047d0:	f04f 30ff 	mov.w	r0, #4294967295
 80047d4:	e031      	b.n	800483a <__ssprint_r+0xd6>
 80047d6:	f8da b000 	ldr.w	fp, [sl]
 80047da:	f8da 6004 	ldr.w	r6, [sl, #4]
 80047de:	f10a 0a08 	add.w	sl, sl, #8
 80047e2:	e7cc      	b.n	800477e <__ssprint_r+0x1a>
 80047e4:	4642      	mov	r2, r8
 80047e6:	6921      	ldr	r1, [r4, #16]
 80047e8:	9001      	str	r0, [sp, #4]
 80047ea:	f7ff fcc3 	bl	8004174 <memcpy>
 80047ee:	89a2      	ldrh	r2, [r4, #12]
 80047f0:	9b01      	ldr	r3, [sp, #4]
 80047f2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80047f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80047fa:	81a2      	strh	r2, [r4, #12]
 80047fc:	6123      	str	r3, [r4, #16]
 80047fe:	6165      	str	r5, [r4, #20]
 8004800:	4443      	add	r3, r8
 8004802:	eba5 0508 	sub.w	r5, r5, r8
 8004806:	6023      	str	r3, [r4, #0]
 8004808:	60a5      	str	r5, [r4, #8]
 800480a:	4633      	mov	r3, r6
 800480c:	429e      	cmp	r6, r3
 800480e:	d200      	bcs.n	8004812 <__ssprint_r+0xae>
 8004810:	4633      	mov	r3, r6
 8004812:	461a      	mov	r2, r3
 8004814:	4659      	mov	r1, fp
 8004816:	6820      	ldr	r0, [r4, #0]
 8004818:	9301      	str	r3, [sp, #4]
 800481a:	f000 f971 	bl	8004b00 <memmove>
 800481e:	68a2      	ldr	r2, [r4, #8]
 8004820:	9b01      	ldr	r3, [sp, #4]
 8004822:	1ad2      	subs	r2, r2, r3
 8004824:	60a2      	str	r2, [r4, #8]
 8004826:	6822      	ldr	r2, [r4, #0]
 8004828:	4413      	add	r3, r2
 800482a:	6023      	str	r3, [r4, #0]
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	1b9e      	subs	r6, r3, r6
 8004830:	60be      	str	r6, [r7, #8]
 8004832:	2e00      	cmp	r6, #0
 8004834:	d1cf      	bne.n	80047d6 <__ssprint_r+0x72>
 8004836:	2000      	movs	r0, #0
 8004838:	6078      	str	r0, [r7, #4]
 800483a:	b003      	add	sp, #12
 800483c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004840:	462a      	mov	r2, r5
 8004842:	4648      	mov	r0, r9
 8004844:	f000 f97e 	bl	8004b44 <_realloc_r>
 8004848:	4603      	mov	r3, r0
 800484a:	2800      	cmp	r0, #0
 800484c:	d1d6      	bne.n	80047fc <__ssprint_r+0x98>
 800484e:	6921      	ldr	r1, [r4, #16]
 8004850:	4648      	mov	r0, r9
 8004852:	f000 f885 	bl	8004960 <_free_r>
 8004856:	e7b1      	b.n	80047bc <__ssprint_r+0x58>

08004858 <_calloc_r>:
 8004858:	b510      	push	{r4, lr}
 800485a:	4351      	muls	r1, r2
 800485c:	f7ff fa7c 	bl	8003d58 <_malloc_r>
 8004860:	4604      	mov	r4, r0
 8004862:	b198      	cbz	r0, 800488c <_calloc_r+0x34>
 8004864:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8004868:	f022 0203 	bic.w	r2, r2, #3
 800486c:	3a04      	subs	r2, #4
 800486e:	2a24      	cmp	r2, #36	; 0x24
 8004870:	d81b      	bhi.n	80048aa <_calloc_r+0x52>
 8004872:	2a13      	cmp	r2, #19
 8004874:	d917      	bls.n	80048a6 <_calloc_r+0x4e>
 8004876:	2100      	movs	r1, #0
 8004878:	2a1b      	cmp	r2, #27
 800487a:	6001      	str	r1, [r0, #0]
 800487c:	6041      	str	r1, [r0, #4]
 800487e:	d807      	bhi.n	8004890 <_calloc_r+0x38>
 8004880:	f100 0308 	add.w	r3, r0, #8
 8004884:	2200      	movs	r2, #0
 8004886:	601a      	str	r2, [r3, #0]
 8004888:	605a      	str	r2, [r3, #4]
 800488a:	609a      	str	r2, [r3, #8]
 800488c:	4620      	mov	r0, r4
 800488e:	bd10      	pop	{r4, pc}
 8004890:	2a24      	cmp	r2, #36	; 0x24
 8004892:	6081      	str	r1, [r0, #8]
 8004894:	60c1      	str	r1, [r0, #12]
 8004896:	bf11      	iteee	ne
 8004898:	f100 0310 	addne.w	r3, r0, #16
 800489c:	6101      	streq	r1, [r0, #16]
 800489e:	f100 0318 	addeq.w	r3, r0, #24
 80048a2:	6141      	streq	r1, [r0, #20]
 80048a4:	e7ee      	b.n	8004884 <_calloc_r+0x2c>
 80048a6:	4603      	mov	r3, r0
 80048a8:	e7ec      	b.n	8004884 <_calloc_r+0x2c>
 80048aa:	2100      	movs	r1, #0
 80048ac:	f000 f942 	bl	8004b34 <memset>
 80048b0:	e7ec      	b.n	800488c <_calloc_r+0x34>
	...

080048b4 <_malloc_trim_r>:
 80048b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048b8:	4f25      	ldr	r7, [pc, #148]	; (8004950 <_malloc_trim_r+0x9c>)
 80048ba:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800495c <_malloc_trim_r+0xa8>
 80048be:	4689      	mov	r9, r1
 80048c0:	4606      	mov	r6, r0
 80048c2:	f7ff fc63 	bl	800418c <__malloc_lock>
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	685d      	ldr	r5, [r3, #4]
 80048ca:	f1a8 0411 	sub.w	r4, r8, #17
 80048ce:	f025 0503 	bic.w	r5, r5, #3
 80048d2:	eba4 0409 	sub.w	r4, r4, r9
 80048d6:	442c      	add	r4, r5
 80048d8:	fbb4 f4f8 	udiv	r4, r4, r8
 80048dc:	3c01      	subs	r4, #1
 80048de:	fb08 f404 	mul.w	r4, r8, r4
 80048e2:	4544      	cmp	r4, r8
 80048e4:	da05      	bge.n	80048f2 <_malloc_trim_r+0x3e>
 80048e6:	4630      	mov	r0, r6
 80048e8:	f7ff fc56 	bl	8004198 <__malloc_unlock>
 80048ec:	2000      	movs	r0, #0
 80048ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048f2:	2100      	movs	r1, #0
 80048f4:	4630      	mov	r0, r6
 80048f6:	f7ff ff25 	bl	8004744 <_sbrk_r>
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	442b      	add	r3, r5
 80048fe:	4298      	cmp	r0, r3
 8004900:	d1f1      	bne.n	80048e6 <_malloc_trim_r+0x32>
 8004902:	4261      	negs	r1, r4
 8004904:	4630      	mov	r0, r6
 8004906:	f7ff ff1d 	bl	8004744 <_sbrk_r>
 800490a:	3001      	adds	r0, #1
 800490c:	d110      	bne.n	8004930 <_malloc_trim_r+0x7c>
 800490e:	2100      	movs	r1, #0
 8004910:	4630      	mov	r0, r6
 8004912:	f7ff ff17 	bl	8004744 <_sbrk_r>
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	1a83      	subs	r3, r0, r2
 800491a:	2b0f      	cmp	r3, #15
 800491c:	dde3      	ble.n	80048e6 <_malloc_trim_r+0x32>
 800491e:	490d      	ldr	r1, [pc, #52]	; (8004954 <_malloc_trim_r+0xa0>)
 8004920:	6809      	ldr	r1, [r1, #0]
 8004922:	1a40      	subs	r0, r0, r1
 8004924:	490c      	ldr	r1, [pc, #48]	; (8004958 <_malloc_trim_r+0xa4>)
 8004926:	f043 0301 	orr.w	r3, r3, #1
 800492a:	6008      	str	r0, [r1, #0]
 800492c:	6053      	str	r3, [r2, #4]
 800492e:	e7da      	b.n	80048e6 <_malloc_trim_r+0x32>
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	4a09      	ldr	r2, [pc, #36]	; (8004958 <_malloc_trim_r+0xa4>)
 8004934:	1b2d      	subs	r5, r5, r4
 8004936:	f045 0501 	orr.w	r5, r5, #1
 800493a:	605d      	str	r5, [r3, #4]
 800493c:	6813      	ldr	r3, [r2, #0]
 800493e:	4630      	mov	r0, r6
 8004940:	1b1c      	subs	r4, r3, r4
 8004942:	6014      	str	r4, [r2, #0]
 8004944:	f7ff fc28 	bl	8004198 <__malloc_unlock>
 8004948:	2001      	movs	r0, #1
 800494a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800494e:	bf00      	nop
 8004950:	2000019c 	.word	0x2000019c
 8004954:	200005a4 	.word	0x200005a4
 8004958:	20000734 	.word	0x20000734
 800495c:	00000080 	.word	0x00000080

08004960 <_free_r>:
 8004960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004964:	4604      	mov	r4, r0
 8004966:	4688      	mov	r8, r1
 8004968:	2900      	cmp	r1, #0
 800496a:	f000 80ab 	beq.w	8004ac4 <_free_r+0x164>
 800496e:	f7ff fc0d 	bl	800418c <__malloc_lock>
 8004972:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8004976:	4d54      	ldr	r5, [pc, #336]	; (8004ac8 <_free_r+0x168>)
 8004978:	f022 0001 	bic.w	r0, r2, #1
 800497c:	f1a8 0308 	sub.w	r3, r8, #8
 8004980:	181f      	adds	r7, r3, r0
 8004982:	68a9      	ldr	r1, [r5, #8]
 8004984:	687e      	ldr	r6, [r7, #4]
 8004986:	428f      	cmp	r7, r1
 8004988:	f026 0603 	bic.w	r6, r6, #3
 800498c:	f002 0201 	and.w	r2, r2, #1
 8004990:	d11b      	bne.n	80049ca <_free_r+0x6a>
 8004992:	4430      	add	r0, r6
 8004994:	b93a      	cbnz	r2, 80049a6 <_free_r+0x46>
 8004996:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800499a:	1a9b      	subs	r3, r3, r2
 800499c:	4410      	add	r0, r2
 800499e:	6899      	ldr	r1, [r3, #8]
 80049a0:	68da      	ldr	r2, [r3, #12]
 80049a2:	60ca      	str	r2, [r1, #12]
 80049a4:	6091      	str	r1, [r2, #8]
 80049a6:	f040 0201 	orr.w	r2, r0, #1
 80049aa:	605a      	str	r2, [r3, #4]
 80049ac:	60ab      	str	r3, [r5, #8]
 80049ae:	4b47      	ldr	r3, [pc, #284]	; (8004acc <_free_r+0x16c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4298      	cmp	r0, r3
 80049b4:	d304      	bcc.n	80049c0 <_free_r+0x60>
 80049b6:	4b46      	ldr	r3, [pc, #280]	; (8004ad0 <_free_r+0x170>)
 80049b8:	4620      	mov	r0, r4
 80049ba:	6819      	ldr	r1, [r3, #0]
 80049bc:	f7ff ff7a 	bl	80048b4 <_malloc_trim_r>
 80049c0:	4620      	mov	r0, r4
 80049c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049c6:	f7ff bbe7 	b.w	8004198 <__malloc_unlock>
 80049ca:	607e      	str	r6, [r7, #4]
 80049cc:	2a00      	cmp	r2, #0
 80049ce:	d139      	bne.n	8004a44 <_free_r+0xe4>
 80049d0:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80049d4:	1a5b      	subs	r3, r3, r1
 80049d6:	4408      	add	r0, r1
 80049d8:	6899      	ldr	r1, [r3, #8]
 80049da:	f105 0e08 	add.w	lr, r5, #8
 80049de:	4571      	cmp	r1, lr
 80049e0:	d032      	beq.n	8004a48 <_free_r+0xe8>
 80049e2:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80049e6:	f8c1 e00c 	str.w	lr, [r1, #12]
 80049ea:	f8ce 1008 	str.w	r1, [lr, #8]
 80049ee:	19b9      	adds	r1, r7, r6
 80049f0:	6849      	ldr	r1, [r1, #4]
 80049f2:	07c9      	lsls	r1, r1, #31
 80049f4:	d40a      	bmi.n	8004a0c <_free_r+0xac>
 80049f6:	4430      	add	r0, r6
 80049f8:	68b9      	ldr	r1, [r7, #8]
 80049fa:	bb3a      	cbnz	r2, 8004a4c <_free_r+0xec>
 80049fc:	4e35      	ldr	r6, [pc, #212]	; (8004ad4 <_free_r+0x174>)
 80049fe:	42b1      	cmp	r1, r6
 8004a00:	d124      	bne.n	8004a4c <_free_r+0xec>
 8004a02:	616b      	str	r3, [r5, #20]
 8004a04:	612b      	str	r3, [r5, #16]
 8004a06:	2201      	movs	r2, #1
 8004a08:	60d9      	str	r1, [r3, #12]
 8004a0a:	6099      	str	r1, [r3, #8]
 8004a0c:	f040 0101 	orr.w	r1, r0, #1
 8004a10:	6059      	str	r1, [r3, #4]
 8004a12:	5018      	str	r0, [r3, r0]
 8004a14:	2a00      	cmp	r2, #0
 8004a16:	d1d3      	bne.n	80049c0 <_free_r+0x60>
 8004a18:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004a1c:	d21a      	bcs.n	8004a54 <_free_r+0xf4>
 8004a1e:	08c0      	lsrs	r0, r0, #3
 8004a20:	1081      	asrs	r1, r0, #2
 8004a22:	2201      	movs	r2, #1
 8004a24:	408a      	lsls	r2, r1
 8004a26:	6869      	ldr	r1, [r5, #4]
 8004a28:	3001      	adds	r0, #1
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	606a      	str	r2, [r5, #4]
 8004a2e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004a32:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8004a36:	6099      	str	r1, [r3, #8]
 8004a38:	3a08      	subs	r2, #8
 8004a3a:	60da      	str	r2, [r3, #12]
 8004a3c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004a40:	60cb      	str	r3, [r1, #12]
 8004a42:	e7bd      	b.n	80049c0 <_free_r+0x60>
 8004a44:	2200      	movs	r2, #0
 8004a46:	e7d2      	b.n	80049ee <_free_r+0x8e>
 8004a48:	2201      	movs	r2, #1
 8004a4a:	e7d0      	b.n	80049ee <_free_r+0x8e>
 8004a4c:	68fe      	ldr	r6, [r7, #12]
 8004a4e:	60ce      	str	r6, [r1, #12]
 8004a50:	60b1      	str	r1, [r6, #8]
 8004a52:	e7db      	b.n	8004a0c <_free_r+0xac>
 8004a54:	0a42      	lsrs	r2, r0, #9
 8004a56:	2a04      	cmp	r2, #4
 8004a58:	d813      	bhi.n	8004a82 <_free_r+0x122>
 8004a5a:	0982      	lsrs	r2, r0, #6
 8004a5c:	3238      	adds	r2, #56	; 0x38
 8004a5e:	1c51      	adds	r1, r2, #1
 8004a60:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004a64:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004a68:	428e      	cmp	r6, r1
 8004a6a:	d124      	bne.n	8004ab6 <_free_r+0x156>
 8004a6c:	2001      	movs	r0, #1
 8004a6e:	1092      	asrs	r2, r2, #2
 8004a70:	fa00 f202 	lsl.w	r2, r0, r2
 8004a74:	6868      	ldr	r0, [r5, #4]
 8004a76:	4302      	orrs	r2, r0
 8004a78:	606a      	str	r2, [r5, #4]
 8004a7a:	60de      	str	r6, [r3, #12]
 8004a7c:	6099      	str	r1, [r3, #8]
 8004a7e:	60b3      	str	r3, [r6, #8]
 8004a80:	e7de      	b.n	8004a40 <_free_r+0xe0>
 8004a82:	2a14      	cmp	r2, #20
 8004a84:	d801      	bhi.n	8004a8a <_free_r+0x12a>
 8004a86:	325b      	adds	r2, #91	; 0x5b
 8004a88:	e7e9      	b.n	8004a5e <_free_r+0xfe>
 8004a8a:	2a54      	cmp	r2, #84	; 0x54
 8004a8c:	d802      	bhi.n	8004a94 <_free_r+0x134>
 8004a8e:	0b02      	lsrs	r2, r0, #12
 8004a90:	326e      	adds	r2, #110	; 0x6e
 8004a92:	e7e4      	b.n	8004a5e <_free_r+0xfe>
 8004a94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004a98:	d802      	bhi.n	8004aa0 <_free_r+0x140>
 8004a9a:	0bc2      	lsrs	r2, r0, #15
 8004a9c:	3277      	adds	r2, #119	; 0x77
 8004a9e:	e7de      	b.n	8004a5e <_free_r+0xfe>
 8004aa0:	f240 5154 	movw	r1, #1364	; 0x554
 8004aa4:	428a      	cmp	r2, r1
 8004aa6:	bf9a      	itte	ls
 8004aa8:	0c82      	lsrls	r2, r0, #18
 8004aaa:	327c      	addls	r2, #124	; 0x7c
 8004aac:	227e      	movhi	r2, #126	; 0x7e
 8004aae:	e7d6      	b.n	8004a5e <_free_r+0xfe>
 8004ab0:	6889      	ldr	r1, [r1, #8]
 8004ab2:	428e      	cmp	r6, r1
 8004ab4:	d004      	beq.n	8004ac0 <_free_r+0x160>
 8004ab6:	684a      	ldr	r2, [r1, #4]
 8004ab8:	f022 0203 	bic.w	r2, r2, #3
 8004abc:	4290      	cmp	r0, r2
 8004abe:	d3f7      	bcc.n	8004ab0 <_free_r+0x150>
 8004ac0:	68ce      	ldr	r6, [r1, #12]
 8004ac2:	e7da      	b.n	8004a7a <_free_r+0x11a>
 8004ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ac8:	2000019c 	.word	0x2000019c
 8004acc:	200005a8 	.word	0x200005a8
 8004ad0:	20000764 	.word	0x20000764
 8004ad4:	200001a4 	.word	0x200001a4

08004ad8 <__retarget_lock_acquire_recursive>:
 8004ad8:	4770      	bx	lr

08004ada <__retarget_lock_release_recursive>:
 8004ada:	4770      	bx	lr

08004adc <__ascii_mbtowc>:
 8004adc:	b082      	sub	sp, #8
 8004ade:	b901      	cbnz	r1, 8004ae2 <__ascii_mbtowc+0x6>
 8004ae0:	a901      	add	r1, sp, #4
 8004ae2:	b142      	cbz	r2, 8004af6 <__ascii_mbtowc+0x1a>
 8004ae4:	b14b      	cbz	r3, 8004afa <__ascii_mbtowc+0x1e>
 8004ae6:	7813      	ldrb	r3, [r2, #0]
 8004ae8:	600b      	str	r3, [r1, #0]
 8004aea:	7812      	ldrb	r2, [r2, #0]
 8004aec:	1c10      	adds	r0, r2, #0
 8004aee:	bf18      	it	ne
 8004af0:	2001      	movne	r0, #1
 8004af2:	b002      	add	sp, #8
 8004af4:	4770      	bx	lr
 8004af6:	4610      	mov	r0, r2
 8004af8:	e7fb      	b.n	8004af2 <__ascii_mbtowc+0x16>
 8004afa:	f06f 0001 	mvn.w	r0, #1
 8004afe:	e7f8      	b.n	8004af2 <__ascii_mbtowc+0x16>

08004b00 <memmove>:
 8004b00:	4288      	cmp	r0, r1
 8004b02:	b510      	push	{r4, lr}
 8004b04:	eb01 0302 	add.w	r3, r1, r2
 8004b08:	d803      	bhi.n	8004b12 <memmove+0x12>
 8004b0a:	1e42      	subs	r2, r0, #1
 8004b0c:	4299      	cmp	r1, r3
 8004b0e:	d10c      	bne.n	8004b2a <memmove+0x2a>
 8004b10:	bd10      	pop	{r4, pc}
 8004b12:	4298      	cmp	r0, r3
 8004b14:	d2f9      	bcs.n	8004b0a <memmove+0xa>
 8004b16:	1881      	adds	r1, r0, r2
 8004b18:	1ad2      	subs	r2, r2, r3
 8004b1a:	42d3      	cmn	r3, r2
 8004b1c:	d100      	bne.n	8004b20 <memmove+0x20>
 8004b1e:	bd10      	pop	{r4, pc}
 8004b20:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b24:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004b28:	e7f7      	b.n	8004b1a <memmove+0x1a>
 8004b2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b2e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004b32:	e7eb      	b.n	8004b0c <memmove+0xc>

08004b34 <memset>:
 8004b34:	4402      	add	r2, r0
 8004b36:	4603      	mov	r3, r0
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d100      	bne.n	8004b3e <memset+0xa>
 8004b3c:	4770      	bx	lr
 8004b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b42:	e7f9      	b.n	8004b38 <memset+0x4>

08004b44 <_realloc_r>:
 8004b44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b48:	4682      	mov	sl, r0
 8004b4a:	460c      	mov	r4, r1
 8004b4c:	b929      	cbnz	r1, 8004b5a <_realloc_r+0x16>
 8004b4e:	4611      	mov	r1, r2
 8004b50:	b003      	add	sp, #12
 8004b52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b56:	f7ff b8ff 	b.w	8003d58 <_malloc_r>
 8004b5a:	9201      	str	r2, [sp, #4]
 8004b5c:	f7ff fb16 	bl	800418c <__malloc_lock>
 8004b60:	9a01      	ldr	r2, [sp, #4]
 8004b62:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8004b66:	f102 080b 	add.w	r8, r2, #11
 8004b6a:	f1b8 0f16 	cmp.w	r8, #22
 8004b6e:	f1a4 0908 	sub.w	r9, r4, #8
 8004b72:	f025 0603 	bic.w	r6, r5, #3
 8004b76:	d90a      	bls.n	8004b8e <_realloc_r+0x4a>
 8004b78:	f038 0807 	bics.w	r8, r8, #7
 8004b7c:	d509      	bpl.n	8004b92 <_realloc_r+0x4e>
 8004b7e:	230c      	movs	r3, #12
 8004b80:	f8ca 3000 	str.w	r3, [sl]
 8004b84:	2700      	movs	r7, #0
 8004b86:	4638      	mov	r0, r7
 8004b88:	b003      	add	sp, #12
 8004b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b8e:	f04f 0810 	mov.w	r8, #16
 8004b92:	4590      	cmp	r8, r2
 8004b94:	d3f3      	bcc.n	8004b7e <_realloc_r+0x3a>
 8004b96:	45b0      	cmp	r8, r6
 8004b98:	f340 8145 	ble.w	8004e26 <_realloc_r+0x2e2>
 8004b9c:	4ba8      	ldr	r3, [pc, #672]	; (8004e40 <_realloc_r+0x2fc>)
 8004b9e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8004ba2:	eb09 0106 	add.w	r1, r9, r6
 8004ba6:	4571      	cmp	r1, lr
 8004ba8:	469b      	mov	fp, r3
 8004baa:	684b      	ldr	r3, [r1, #4]
 8004bac:	d005      	beq.n	8004bba <_realloc_r+0x76>
 8004bae:	f023 0001 	bic.w	r0, r3, #1
 8004bb2:	4408      	add	r0, r1
 8004bb4:	6840      	ldr	r0, [r0, #4]
 8004bb6:	07c7      	lsls	r7, r0, #31
 8004bb8:	d447      	bmi.n	8004c4a <_realloc_r+0x106>
 8004bba:	f023 0303 	bic.w	r3, r3, #3
 8004bbe:	4571      	cmp	r1, lr
 8004bc0:	eb06 0703 	add.w	r7, r6, r3
 8004bc4:	d119      	bne.n	8004bfa <_realloc_r+0xb6>
 8004bc6:	f108 0010 	add.w	r0, r8, #16
 8004bca:	4287      	cmp	r7, r0
 8004bcc:	db3f      	blt.n	8004c4e <_realloc_r+0x10a>
 8004bce:	eb09 0308 	add.w	r3, r9, r8
 8004bd2:	eba7 0708 	sub.w	r7, r7, r8
 8004bd6:	f047 0701 	orr.w	r7, r7, #1
 8004bda:	f8cb 3008 	str.w	r3, [fp, #8]
 8004bde:	605f      	str	r7, [r3, #4]
 8004be0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	ea43 0308 	orr.w	r3, r3, r8
 8004bec:	f844 3c04 	str.w	r3, [r4, #-4]
 8004bf0:	4650      	mov	r0, sl
 8004bf2:	f7ff fad1 	bl	8004198 <__malloc_unlock>
 8004bf6:	4627      	mov	r7, r4
 8004bf8:	e7c5      	b.n	8004b86 <_realloc_r+0x42>
 8004bfa:	45b8      	cmp	r8, r7
 8004bfc:	dc27      	bgt.n	8004c4e <_realloc_r+0x10a>
 8004bfe:	68cb      	ldr	r3, [r1, #12]
 8004c00:	688a      	ldr	r2, [r1, #8]
 8004c02:	60d3      	str	r3, [r2, #12]
 8004c04:	609a      	str	r2, [r3, #8]
 8004c06:	eba7 0008 	sub.w	r0, r7, r8
 8004c0a:	280f      	cmp	r0, #15
 8004c0c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004c10:	eb09 0207 	add.w	r2, r9, r7
 8004c14:	f240 8109 	bls.w	8004e2a <_realloc_r+0x2e6>
 8004c18:	eb09 0108 	add.w	r1, r9, r8
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	ea43 0308 	orr.w	r3, r3, r8
 8004c24:	f040 0001 	orr.w	r0, r0, #1
 8004c28:	f8c9 3004 	str.w	r3, [r9, #4]
 8004c2c:	6048      	str	r0, [r1, #4]
 8004c2e:	6853      	ldr	r3, [r2, #4]
 8004c30:	f043 0301 	orr.w	r3, r3, #1
 8004c34:	6053      	str	r3, [r2, #4]
 8004c36:	3108      	adds	r1, #8
 8004c38:	4650      	mov	r0, sl
 8004c3a:	f7ff fe91 	bl	8004960 <_free_r>
 8004c3e:	4650      	mov	r0, sl
 8004c40:	f7ff faaa 	bl	8004198 <__malloc_unlock>
 8004c44:	f109 0708 	add.w	r7, r9, #8
 8004c48:	e79d      	b.n	8004b86 <_realloc_r+0x42>
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	07e8      	lsls	r0, r5, #31
 8004c50:	f100 8084 	bmi.w	8004d5c <_realloc_r+0x218>
 8004c54:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8004c58:	eba9 0505 	sub.w	r5, r9, r5
 8004c5c:	6868      	ldr	r0, [r5, #4]
 8004c5e:	f020 0003 	bic.w	r0, r0, #3
 8004c62:	4430      	add	r0, r6
 8004c64:	2900      	cmp	r1, #0
 8004c66:	d076      	beq.n	8004d56 <_realloc_r+0x212>
 8004c68:	4571      	cmp	r1, lr
 8004c6a:	d150      	bne.n	8004d0e <_realloc_r+0x1ca>
 8004c6c:	4403      	add	r3, r0
 8004c6e:	f108 0110 	add.w	r1, r8, #16
 8004c72:	428b      	cmp	r3, r1
 8004c74:	db6f      	blt.n	8004d56 <_realloc_r+0x212>
 8004c76:	462f      	mov	r7, r5
 8004c78:	68ea      	ldr	r2, [r5, #12]
 8004c7a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8004c7e:	60ca      	str	r2, [r1, #12]
 8004c80:	6091      	str	r1, [r2, #8]
 8004c82:	1f32      	subs	r2, r6, #4
 8004c84:	2a24      	cmp	r2, #36	; 0x24
 8004c86:	d83b      	bhi.n	8004d00 <_realloc_r+0x1bc>
 8004c88:	2a13      	cmp	r2, #19
 8004c8a:	d936      	bls.n	8004cfa <_realloc_r+0x1b6>
 8004c8c:	6821      	ldr	r1, [r4, #0]
 8004c8e:	60a9      	str	r1, [r5, #8]
 8004c90:	6861      	ldr	r1, [r4, #4]
 8004c92:	60e9      	str	r1, [r5, #12]
 8004c94:	2a1b      	cmp	r2, #27
 8004c96:	d81c      	bhi.n	8004cd2 <_realloc_r+0x18e>
 8004c98:	f105 0210 	add.w	r2, r5, #16
 8004c9c:	f104 0108 	add.w	r1, r4, #8
 8004ca0:	6808      	ldr	r0, [r1, #0]
 8004ca2:	6010      	str	r0, [r2, #0]
 8004ca4:	6848      	ldr	r0, [r1, #4]
 8004ca6:	6050      	str	r0, [r2, #4]
 8004ca8:	6889      	ldr	r1, [r1, #8]
 8004caa:	6091      	str	r1, [r2, #8]
 8004cac:	eb05 0208 	add.w	r2, r5, r8
 8004cb0:	eba3 0308 	sub.w	r3, r3, r8
 8004cb4:	f043 0301 	orr.w	r3, r3, #1
 8004cb8:	f8cb 2008 	str.w	r2, [fp, #8]
 8004cbc:	6053      	str	r3, [r2, #4]
 8004cbe:	686b      	ldr	r3, [r5, #4]
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	ea43 0308 	orr.w	r3, r3, r8
 8004cc8:	606b      	str	r3, [r5, #4]
 8004cca:	4650      	mov	r0, sl
 8004ccc:	f7ff fa64 	bl	8004198 <__malloc_unlock>
 8004cd0:	e759      	b.n	8004b86 <_realloc_r+0x42>
 8004cd2:	68a1      	ldr	r1, [r4, #8]
 8004cd4:	6129      	str	r1, [r5, #16]
 8004cd6:	68e1      	ldr	r1, [r4, #12]
 8004cd8:	6169      	str	r1, [r5, #20]
 8004cda:	2a24      	cmp	r2, #36	; 0x24
 8004cdc:	bf01      	itttt	eq
 8004cde:	6922      	ldreq	r2, [r4, #16]
 8004ce0:	61aa      	streq	r2, [r5, #24]
 8004ce2:	6960      	ldreq	r0, [r4, #20]
 8004ce4:	61e8      	streq	r0, [r5, #28]
 8004ce6:	bf19      	ittee	ne
 8004ce8:	f105 0218 	addne.w	r2, r5, #24
 8004cec:	f104 0110 	addne.w	r1, r4, #16
 8004cf0:	f105 0220 	addeq.w	r2, r5, #32
 8004cf4:	f104 0118 	addeq.w	r1, r4, #24
 8004cf8:	e7d2      	b.n	8004ca0 <_realloc_r+0x15c>
 8004cfa:	463a      	mov	r2, r7
 8004cfc:	4621      	mov	r1, r4
 8004cfe:	e7cf      	b.n	8004ca0 <_realloc_r+0x15c>
 8004d00:	4621      	mov	r1, r4
 8004d02:	4638      	mov	r0, r7
 8004d04:	9301      	str	r3, [sp, #4]
 8004d06:	f7ff fefb 	bl	8004b00 <memmove>
 8004d0a:	9b01      	ldr	r3, [sp, #4]
 8004d0c:	e7ce      	b.n	8004cac <_realloc_r+0x168>
 8004d0e:	18c7      	adds	r7, r0, r3
 8004d10:	45b8      	cmp	r8, r7
 8004d12:	dc20      	bgt.n	8004d56 <_realloc_r+0x212>
 8004d14:	68cb      	ldr	r3, [r1, #12]
 8004d16:	688a      	ldr	r2, [r1, #8]
 8004d18:	60d3      	str	r3, [r2, #12]
 8004d1a:	609a      	str	r2, [r3, #8]
 8004d1c:	4628      	mov	r0, r5
 8004d1e:	68eb      	ldr	r3, [r5, #12]
 8004d20:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8004d24:	60d3      	str	r3, [r2, #12]
 8004d26:	609a      	str	r2, [r3, #8]
 8004d28:	1f32      	subs	r2, r6, #4
 8004d2a:	2a24      	cmp	r2, #36	; 0x24
 8004d2c:	d842      	bhi.n	8004db4 <_realloc_r+0x270>
 8004d2e:	2a13      	cmp	r2, #19
 8004d30:	d93e      	bls.n	8004db0 <_realloc_r+0x26c>
 8004d32:	6823      	ldr	r3, [r4, #0]
 8004d34:	60ab      	str	r3, [r5, #8]
 8004d36:	6863      	ldr	r3, [r4, #4]
 8004d38:	60eb      	str	r3, [r5, #12]
 8004d3a:	2a1b      	cmp	r2, #27
 8004d3c:	d824      	bhi.n	8004d88 <_realloc_r+0x244>
 8004d3e:	f105 0010 	add.w	r0, r5, #16
 8004d42:	f104 0308 	add.w	r3, r4, #8
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	6002      	str	r2, [r0, #0]
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	6042      	str	r2, [r0, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	6083      	str	r3, [r0, #8]
 8004d52:	46a9      	mov	r9, r5
 8004d54:	e757      	b.n	8004c06 <_realloc_r+0xc2>
 8004d56:	4580      	cmp	r8, r0
 8004d58:	4607      	mov	r7, r0
 8004d5a:	dddf      	ble.n	8004d1c <_realloc_r+0x1d8>
 8004d5c:	4611      	mov	r1, r2
 8004d5e:	4650      	mov	r0, sl
 8004d60:	f7fe fffa 	bl	8003d58 <_malloc_r>
 8004d64:	4607      	mov	r7, r0
 8004d66:	2800      	cmp	r0, #0
 8004d68:	d0af      	beq.n	8004cca <_realloc_r+0x186>
 8004d6a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004d6e:	f023 0301 	bic.w	r3, r3, #1
 8004d72:	f1a0 0208 	sub.w	r2, r0, #8
 8004d76:	444b      	add	r3, r9
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d11f      	bne.n	8004dbc <_realloc_r+0x278>
 8004d7c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8004d80:	f027 0703 	bic.w	r7, r7, #3
 8004d84:	4437      	add	r7, r6
 8004d86:	e73e      	b.n	8004c06 <_realloc_r+0xc2>
 8004d88:	68a3      	ldr	r3, [r4, #8]
 8004d8a:	612b      	str	r3, [r5, #16]
 8004d8c:	68e3      	ldr	r3, [r4, #12]
 8004d8e:	616b      	str	r3, [r5, #20]
 8004d90:	2a24      	cmp	r2, #36	; 0x24
 8004d92:	bf01      	itttt	eq
 8004d94:	6923      	ldreq	r3, [r4, #16]
 8004d96:	61ab      	streq	r3, [r5, #24]
 8004d98:	6962      	ldreq	r2, [r4, #20]
 8004d9a:	61ea      	streq	r2, [r5, #28]
 8004d9c:	bf19      	ittee	ne
 8004d9e:	f105 0018 	addne.w	r0, r5, #24
 8004da2:	f104 0310 	addne.w	r3, r4, #16
 8004da6:	f105 0020 	addeq.w	r0, r5, #32
 8004daa:	f104 0318 	addeq.w	r3, r4, #24
 8004dae:	e7ca      	b.n	8004d46 <_realloc_r+0x202>
 8004db0:	4623      	mov	r3, r4
 8004db2:	e7c8      	b.n	8004d46 <_realloc_r+0x202>
 8004db4:	4621      	mov	r1, r4
 8004db6:	f7ff fea3 	bl	8004b00 <memmove>
 8004dba:	e7ca      	b.n	8004d52 <_realloc_r+0x20e>
 8004dbc:	1f32      	subs	r2, r6, #4
 8004dbe:	2a24      	cmp	r2, #36	; 0x24
 8004dc0:	d82d      	bhi.n	8004e1e <_realloc_r+0x2da>
 8004dc2:	2a13      	cmp	r2, #19
 8004dc4:	d928      	bls.n	8004e18 <_realloc_r+0x2d4>
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	6003      	str	r3, [r0, #0]
 8004dca:	6863      	ldr	r3, [r4, #4]
 8004dcc:	6043      	str	r3, [r0, #4]
 8004dce:	2a1b      	cmp	r2, #27
 8004dd0:	d80e      	bhi.n	8004df0 <_realloc_r+0x2ac>
 8004dd2:	f100 0308 	add.w	r3, r0, #8
 8004dd6:	f104 0208 	add.w	r2, r4, #8
 8004dda:	6811      	ldr	r1, [r2, #0]
 8004ddc:	6019      	str	r1, [r3, #0]
 8004dde:	6851      	ldr	r1, [r2, #4]
 8004de0:	6059      	str	r1, [r3, #4]
 8004de2:	6892      	ldr	r2, [r2, #8]
 8004de4:	609a      	str	r2, [r3, #8]
 8004de6:	4621      	mov	r1, r4
 8004de8:	4650      	mov	r0, sl
 8004dea:	f7ff fdb9 	bl	8004960 <_free_r>
 8004dee:	e76c      	b.n	8004cca <_realloc_r+0x186>
 8004df0:	68a3      	ldr	r3, [r4, #8]
 8004df2:	6083      	str	r3, [r0, #8]
 8004df4:	68e3      	ldr	r3, [r4, #12]
 8004df6:	60c3      	str	r3, [r0, #12]
 8004df8:	2a24      	cmp	r2, #36	; 0x24
 8004dfa:	bf01      	itttt	eq
 8004dfc:	6923      	ldreq	r3, [r4, #16]
 8004dfe:	6103      	streq	r3, [r0, #16]
 8004e00:	6961      	ldreq	r1, [r4, #20]
 8004e02:	6141      	streq	r1, [r0, #20]
 8004e04:	bf19      	ittee	ne
 8004e06:	f100 0310 	addne.w	r3, r0, #16
 8004e0a:	f104 0210 	addne.w	r2, r4, #16
 8004e0e:	f100 0318 	addeq.w	r3, r0, #24
 8004e12:	f104 0218 	addeq.w	r2, r4, #24
 8004e16:	e7e0      	b.n	8004dda <_realloc_r+0x296>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	4622      	mov	r2, r4
 8004e1c:	e7dd      	b.n	8004dda <_realloc_r+0x296>
 8004e1e:	4621      	mov	r1, r4
 8004e20:	f7ff fe6e 	bl	8004b00 <memmove>
 8004e24:	e7df      	b.n	8004de6 <_realloc_r+0x2a2>
 8004e26:	4637      	mov	r7, r6
 8004e28:	e6ed      	b.n	8004c06 <_realloc_r+0xc2>
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	431f      	orrs	r7, r3
 8004e30:	f8c9 7004 	str.w	r7, [r9, #4]
 8004e34:	6853      	ldr	r3, [r2, #4]
 8004e36:	f043 0301 	orr.w	r3, r3, #1
 8004e3a:	6053      	str	r3, [r2, #4]
 8004e3c:	e6ff      	b.n	8004c3e <_realloc_r+0xfa>
 8004e3e:	bf00      	nop
 8004e40:	2000019c 	.word	0x2000019c

08004e44 <__ascii_wctomb>:
 8004e44:	b149      	cbz	r1, 8004e5a <__ascii_wctomb+0x16>
 8004e46:	2aff      	cmp	r2, #255	; 0xff
 8004e48:	bf85      	ittet	hi
 8004e4a:	238a      	movhi	r3, #138	; 0x8a
 8004e4c:	6003      	strhi	r3, [r0, #0]
 8004e4e:	700a      	strbls	r2, [r1, #0]
 8004e50:	f04f 30ff 	movhi.w	r0, #4294967295
 8004e54:	bf98      	it	ls
 8004e56:	2001      	movls	r0, #1
 8004e58:	4770      	bx	lr
 8004e5a:	4608      	mov	r0, r1
 8004e5c:	4770      	bx	lr
	...

08004e60 <_sbrk>:
 8004e60:	4b04      	ldr	r3, [pc, #16]	; (8004e74 <_sbrk+0x14>)
 8004e62:	6819      	ldr	r1, [r3, #0]
 8004e64:	4602      	mov	r2, r0
 8004e66:	b909      	cbnz	r1, 8004e6c <_sbrk+0xc>
 8004e68:	4903      	ldr	r1, [pc, #12]	; (8004e78 <_sbrk+0x18>)
 8004e6a:	6019      	str	r1, [r3, #0]
 8004e6c:	6818      	ldr	r0, [r3, #0]
 8004e6e:	4402      	add	r2, r0
 8004e70:	601a      	str	r2, [r3, #0]
 8004e72:	4770      	bx	lr
 8004e74:	20000768 	.word	0x20000768
 8004e78:	20000784 	.word	0x20000784

08004e7c <_init>:
 8004e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e7e:	bf00      	nop
 8004e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e82:	bc08      	pop	{r3}
 8004e84:	469e      	mov	lr, r3
 8004e86:	4770      	bx	lr

08004e88 <_fini>:
 8004e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e8a:	bf00      	nop
 8004e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e8e:	bc08      	pop	{r3}
 8004e90:	469e      	mov	lr, r3
 8004e92:	4770      	bx	lr
