________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_relative_place.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading blif file 'tseng.4.blif'...
Reading circuit file 'tseng.4.circuit'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
Exporting circuit design to VPR...
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_relative_place.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_relative_place.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] WARNING(2): Failed relative macro placement based on reference block "[907]" at origin (7 12 0) and rotate R90.
[vpr] Retrying relative macro placement, attempt 1 of 20...
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 0.953783 bb_cost: 84.362 td_cost: 1.56504e-07 delay_cost: 4.51385e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.24847 1.02692    87.2836 1.6309e-07 4.5903e-07 2.8159e-10  7.0039  0.9953  0.0159 13.0000  1.000     20616  0.500
[vpr] 0.12424 1.02081    87.2652 1.6102e-07 4.5748e-07 2.8329e-10  7.1407  0.9932  0.0159 13.0000  1.000     41232  0.500
[vpr] 0.06212 0.98747    87.2878 1.5874e-07 4.5662e-07 2.8398e-10  7.1407  0.9882  0.0161 13.0000  1.000     61848  0.500
[vpr] 0.03106 0.99327    87.0118 1.5025e-07 4.5737e-07 2.8133e-10  7.6193  0.9790  0.0159 13.0000  1.000     82464  0.500
[vpr] 0.01553 0.99943    85.9597 1.5194e-07 4.5371e-07 2.7907e-10  7.4825  0.9565  0.0152 13.0000  1.000    103080  0.900
[vpr] 0.01398 0.98239    85.5969 1.5263e-07 4.5263e-07 2.844e-10   7.4141  0.9522  0.0159 13.0000  1.000    123696  0.900
[vpr] 0.01258 0.99554    85.6938 1.5537e-07 4.5354e-07 2.8116e-10  7.2090  0.9467  0.0154 13.0000  1.000    144312  0.900
[vpr] 0.01132 0.99776    85.2645 1.5281e-07 4.518e-07  2.8479e-10  7.3458  0.9374  0.0151 13.0000  1.000    164928  0.900
[vpr] 0.01019 0.97930    85.0956 1.5647e-07 4.5054e-07 2.8611e-10  7.2090  0.9337  0.0157 13.0000  1.000    185544  0.900
[vpr] 0.00917 0.97894    85.0069 1.5226e-07 4.5039e-07 2.8359e-10  7.3458  0.9266  0.0156 13.0000  1.000    206160  0.900
[vpr] 0.00825 0.99008    84.6823 1.6204e-07 4.5013e-07 2.8176e-10  6.7988  0.9211  0.0162 13.0000  1.000    226776  0.900
[vpr] 0.00743 1.02351    84.2042 1.5217e-07 4.478e-07  2.7511e-10  7.2090  0.9074  0.0178 13.0000  1.000    247392  0.900
[vpr] 0.00668 0.99141    84.0196 1.4813e-07 4.4823e-07 2.7643e-10  7.4825  0.8970  0.0145 13.0000  1.000    268008  0.900
[vpr] 0.00602 0.99916    83.3173 1.4807e-07 4.4624e-07 2.7327e-10  7.3458  0.8898  0.0149 13.0000  1.000    288624  0.900
[vpr] 0.00541 1.00156    83.0779 1.5507e-07 4.4431e-07 2.7732e-10  6.9355  0.8759  0.0169 13.0000  1.000    309240  0.900
[vpr] 0.00487 0.99394    82.3059 1.5314e-07 4.4315e-07 2.7754e-10  7.0039  0.8614  0.0159 13.0000  1.000    329856  0.900
[vpr] 0.00439 0.98331    82.1746 1.5219e-07 4.4205e-07 2.7749e-10  7.0039  0.8543  0.0144 13.0000  1.000    350472  0.900
[vpr] 0.00395 1.01849    81.6039 1.5319e-07 4.3928e-07 2.7203e-10  6.8672  0.8304  0.0163 13.0000  1.000    371088  0.900
[vpr] 0.00355 1.00081    80.5171 1.4798e-07 4.3747e-07 2.7105e-10  7.0723  0.8123  0.0143 13.0000  1.000    391704  0.900
[vpr] 0.00320 0.98428    79.7636 1.5209e-07 4.3607e-07 2.7221e-10  6.8672  0.7995  0.0160 13.0000  1.000    412320  0.950
[vpr] 0.00304 0.99045    79.6967 1.4565e-07 4.359e-07  2.7331e-10  7.2090  0.7903  0.0171 13.0000  1.000    432936  0.950
[vpr] 0.00289 1.00633    79.0265 1.4712e-07 4.3286e-07 2.7169e-10  7.0039  0.7744  0.0143 13.0000  1.000    453552  0.950
[vpr] 0.00274 0.99972    78.5449 1.4953e-07 4.3195e-07 2.6854e-10  6.8672  0.7638  0.0154 13.0000  1.000    474168  0.950
[vpr] 0.00260 1.00812    77.6725 1.4152e-07 4.2891e-07 2.638e-10   7.1407  0.7478  0.0177 13.0000  1.000    494784  0.950
[vpr] 0.00247 1.01623    77.1775 1.4748e-07 4.2777e-07 2.6248e-10  6.7988  0.7408  0.0167 13.0000  1.000    515400  0.950
[vpr] 0.00235 0.99745    77.2987 1.4864e-07 4.2775e-07 2.6696e-10  6.7988  0.7350  0.0165 13.0000  1.000    536016  0.950
[vpr] 0.00223 0.98155    76.7539 1.4186e-07 4.2702e-07 2.7097e-10  7.1407  0.7253  0.0150 13.0000  1.000    556632  0.950
[vpr] 0.00212 1.00026    75.9147 1.4597e-07 4.2429e-07 2.6402e-10  6.7304  0.7057  0.0145 13.0000  1.000    577248  0.950
[vpr] 0.00202 0.99062    74.2370 1.4177e-07 4.1896e-07 2.6508e-10  7.0039  0.6912  0.0150 13.0000  1.000    597864  0.950
[vpr] 0.00191 0.98611    74.7368 1.4568e-07 4.2094e-07 2.6303e-10  6.7304  0.6834  0.0167 13.0000  1.000    618480  0.950
[vpr] 0.00182 0.99135    73.0918 1.4153e-07 4.1824e-07 2.6269e-10  6.8672  0.6721  0.0138 13.0000  1.000    639096  0.950
[vpr] 0.00173 0.96752    72.8975 1.4083e-07 4.1509e-07 2.6163e-10  6.8672  0.6628  0.0155 13.0000  1.000    659712  0.950
[vpr] 0.00164 0.97357    71.9397 1.3927e-07 4.1193e-07 2.6035e-10  6.8672  0.6513  0.0164 13.0000  1.000    680328  0.950
[vpr] 0.00156 0.98616    72.1181 1.4002e-07 4.1225e-07 2.5681e-10  6.7988  0.6326  0.0118 13.0000  1.000    700944  0.950
[vpr] 0.00148 0.99082    70.8302 1.4045e-07 4.0922e-07 2.5792e-10  6.7304  0.6190  0.0127 13.0000  1.000    721560  0.950
[vpr] 0.00141 0.96870    70.0311 1.3561e-07 4.0894e-07 2.589e-10   7.0039  0.6077  0.0120 13.0000  1.000    742176  0.950
[vpr] 0.00134 0.99516    69.5045 1.3948e-07 4.0439e-07 2.5519e-10  6.6621  0.5986  0.0141 13.0000  1.000    762792  0.950
[vpr] 0.00127 1.00216    66.9976 1.3503e-07 3.988e-07  2.4806e-10  6.7304  0.5702  0.0137 13.0000  1.000    783408  0.950
[vpr] 0.00121 0.99810    68.2467 1.3856e-07 4.0363e-07 2.4892e-10  6.5937  0.5666  0.0118 13.0000  1.000    804024  0.950
[vpr] 0.00115 0.98779    66.5958 1.3489e-07 3.9974e-07 2.5156e-10  6.7304  0.5529  0.0110 13.0000  1.000    824640  0.950
[vpr] 0.00109 0.98677    65.2392 1.3723e-07 3.9636e-07 2.4824e-10  6.5253  0.5288  0.0105 13.0000  1.000    845256  0.950
[vpr] 0.00103 1.00180    64.5551 1.3354e-07 3.9434e-07 2.4401e-10  6.5937  0.5163  0.0094 13.0000  1.000    865872  0.950
[vpr] 0.00098 1.00618    64.4946 1.3528e-07 3.9515e-07 2.4431e-10  6.5937  0.5079  0.0085 13.0000  1.000    886488  0.950
[vpr] 0.00093 0.96923    63.5058 1.3293e-07 3.8913e-07 2.4734e-10  6.5937  0.4992  0.0130 13.0000  1.000    907104  0.950
[vpr] 0.00089 0.98672    62.3073 1.3249e-07 3.8745e-07 2.4086e-10  6.5253  0.4766  0.0146 13.0000  1.000    927720  0.950
[vpr] 0.00084 0.98702    61.3333 1.3141e-07 3.8289e-07 2.4056e-10  6.4570  0.4612  0.0067 13.0000  1.000    948336  0.950
[vpr] 0.00080 0.98443    60.0963 1.317e-07  3.8377e-07 2.4128e-10  6.5253  0.4479  0.0084 13.0000  1.000    968952  0.950
[vpr] 0.00076 0.98200    59.9174 1.2701e-07 3.7977e-07 2.4111e-10  6.5937  0.4368  0.0099 13.0000  1.000    989568  0.950
[vpr] 0.00072 1.00170    59.9570 1.2804e-07 3.8212e-07 2.3796e-10  6.4570  0.4401  0.0079 12.9584  1.024   1010184  0.950
[vpr] 0.00069 0.97880    58.9536 1.2728e-07 3.785e-07  2.4026e-10  6.4570  0.4291  0.0080 12.9596  1.024   1030800  0.950
[vpr] 0.00065 0.98359    58.7808 1.1599e-07 3.7845e-07 2.3804e-10  6.5937  0.4244  0.0074 12.8188  1.106   1051416  0.950
[vpr] 0.00062 0.99196    56.6877 1.0473e-07 3.7476e-07 2.3399e-10  6.5253  0.3961  0.0068 12.6191  1.222   1072032  0.950
[vpr] 0.00059 0.99542    55.7108 7.9863e-08 3.7521e-07 2.3309e-10  6.6621  0.3806  0.0063 12.0658  1.545   1092648  0.950
[vpr] 0.00056 1.00196    56.1653 6.2685e-08 3.7477e-07 2.3553e-10  6.5253  0.3978  0.0059 11.3494  1.963   1113264  0.950
[vpr] 0.00053 1.00757    55.5312 5.5444e-08 3.7445e-07 2.3169e-10  6.4570  0.3975  0.0068 10.8704  2.242   1133880  0.950
[vpr] 0.00050 0.97994    55.5203 4.8227e-08 3.7366e-07 2.3642e-10  6.4570  0.3956  0.0076 10.4085  2.512   1154496  0.950
[vpr] 0.00048 0.98669    54.0262 4.3508e-08 3.7075e-07 2.3024e-10  6.3886  0.3932  0.0055  9.9465  2.781   1175112  0.950
[vpr] 0.00046 0.99185    53.5436 3.8211e-08 3.7051e-07 2.3199e-10  6.4570  0.3825  0.0067  9.4809  3.053   1195728  0.950
[vpr] 0.00043 0.99855    54.1042 3.5147e-08 3.7394e-07 2.3173e-10  6.4570  0.3987  0.0079  8.9359  3.371   1216344  0.950
[vpr] 0.00041 1.00043    52.0883 3.2996e-08 3.6807e-07 2.3041e-10  6.4570  0.3795  0.0037  8.5671  3.586   1236960  0.950
[vpr] 0.00039 0.99661    51.1188 3.0697e-08 3.6667e-07 2.2789e-10  6.4570  0.3587  0.0055  8.0488  3.888   1257576  0.950
[vpr] 0.00037 0.99715    51.3699 2.8002e-08 3.6818e-07 2.2772e-10  6.4570  0.3797  0.0049  7.3945  4.270   1278192  0.950
[vpr] 0.00035 1.00074    51.2199 2.6081e-08 3.6843e-07 2.3083e-10  6.4570  0.3961  0.0037  6.9483  4.530   1298808  0.950
[vpr] 0.00033 0.99328    50.6125 2.5814e-08 3.6738e-07 2.319e-10   6.4570  0.3867  0.0059  6.6429  4.708   1319424  0.950
[vpr] 0.00032 0.99166    49.6745 2.4881e-08 3.6724e-07 2.2828e-10  6.4570  0.3704  0.0044  6.2891  4.915   1340040  0.950
[vpr] 0.00030 0.99388    49.3673 2.3706e-08 3.6799e-07 2.3216e-10  6.4570  0.3937  0.0053  5.8513  5.170   1360656  0.950
[vpr] 0.00029 0.99448    48.2830 2.3267e-08 3.6684e-07 2.3015e-10  6.4570  0.3774  0.0032  5.5803  5.328   1381272  0.950
[vpr] 0.00027 0.99242    48.4508 2.2645e-08 3.6766e-07 2.2943e-10  6.4570  0.3621  0.0038  5.2308  5.532   1401888  0.950
[vpr] 0.00026 0.99430    48.3354 2.152e-08  3.6626e-07 2.2998e-10  6.4570  0.3960  0.0035  4.8236  5.770   1422504  0.950
[vpr] 0.00025 0.99561    47.9496 2.1113e-08 3.6796e-07 2.2913e-10  6.4570  0.3917  0.0041  4.6114  5.893   1443120  0.950
[vpr] 0.00023 0.99419    47.5104 2.1082e-08 3.666e-07  2.2998e-10  6.4570  0.3784  0.0035  4.3886  6.023   1463736  0.950
[vpr] 0.00022 1.00348    47.1652 2.0054e-08 3.6601e-07 2.2823e-10  6.4570  0.3636  0.0033  4.1184  6.181   1484352  0.950
[vpr] 0.00021 0.99324    46.2185 2.0118e-08 3.6379e-07 2.3071e-10  6.4570  0.3909  0.0027  3.8040  6.364   1504968  0.950
[vpr] 0.00020 0.99634    45.9550 1.9307e-08 3.6263e-07 2.2422e-10  6.4570  0.3771  0.0031  3.6172  6.473   1525584  0.950
[vpr] 0.00019 1.00150    45.5457 1.8999e-08 3.6418e-07 2.2491e-10  6.4570  0.3624  0.0021  3.3898  6.606   1546200  0.950
[vpr] 0.00018 0.99779    45.4190 1.8731e-08 3.6475e-07 2.2653e-10  6.4570  0.3493  0.0030  3.1267  6.759   1566816  0.950
[vpr] 0.00017 0.99628    45.7751 1.8523e-08 3.6427e-07 2.2938e-10  6.4570  0.4106  0.0021  2.8431  6.925   1587432  0.950
[vpr] 0.00016 0.98909    45.0680 1.8393e-08 3.6222e-07 2.2593e-10  6.4570  0.3854  0.0040  2.7595  6.974   1608048  0.950
[vpr] 0.00016 1.00136    45.0488 1.8079e-08 3.6437e-07 2.2546e-10  6.4570  0.3768  0.0030  2.6088  7.062   1628664  0.950
[vpr] 0.00015 0.99990    44.6530 1.8046e-08 3.6402e-07 2.2981e-10  6.4570  0.3675  0.0016  2.4441  7.158   1649280  0.950
[vpr] 0.00014 0.99572    44.4495 1.78e-08   3.634e-07  2.2729e-10  6.4570  0.3489  0.0022  2.2668  7.261   1669896  0.950
[vpr] 0.00013 0.99922    44.2538 1.7506e-08 3.6292e-07 2.2636e-10  6.4570  0.3429  0.0020  2.0603  7.381   1690512  0.950
[vpr] 0.00013 1.00022    44.0623 1.7328e-08 3.6112e-07 2.2508e-10  6.4570  0.3956  0.0016  1.8603  7.498   1711128  0.950
[vpr] 0.00012 0.99833    43.8378 1.727e-08  3.5987e-07 2.2597e-10  6.4570  0.3864  0.0021  1.7777  7.546   1731744  0.950
[vpr] 0.00011 0.99828    43.6261 1.7228e-08 3.6095e-07 2.2525e-10  6.4570  0.3657  0.0016  1.6824  7.602   1752360  0.950
[vpr] 0.00011 1.00152    43.5131 1.7068e-08 3.6218e-07 2.2294e-10  6.4570  0.3554  0.0014  1.5574  7.675   1772976  0.950
[vpr] 0.00010 0.99946    43.4032 1.6906e-08 3.6163e-07 2.2717e-10  6.4570  0.3451  0.0010  1.4256  7.752   1793592  0.950
[vpr] 0.00010 0.99931    43.3997 1.6803e-08 3.6198e-07 2.2567e-10  6.4570  0.3262  0.0011  1.2904  7.831   1814208  0.950
[vpr] 0.00009 0.99831    43.1707 1.6643e-08 3.6006e-07 2.2691e-10  6.4570  0.3153  0.0012  1.1435  7.916   1834824  0.950
[vpr] 0.00009 0.99988    43.0447 1.6478e-08 3.6112e-07 2.2444e-10  6.4570  0.2965  0.0013  1.0009  7.999   1855440  0.950
[vpr] 0.00008 0.99683    42.9073 1.6476e-08 3.5976e-07 2.2631e-10  6.4570  0.2843  0.0014  1.0000  8.000   1876056  0.950
[vpr] 0.00008 0.99959    42.8334 1.6476e-08 3.6044e-07 2.2367e-10  6.4570  0.2698  0.0011  1.0000  8.000   1896672  0.950
[vpr] 0.00008 0.99946    42.6745 1.6485e-08 3.5839e-07 2.2499e-10  6.4570  0.2521  0.0009  1.0000  8.000   1917288  0.950
[vpr] 0.00007 1.00031    42.5542 1.6515e-08 3.5801e-07 2.2226e-10  6.4570  0.2321  0.0009  1.0000  8.000   1937904  0.950
[vpr] 0.00007 1.00055    42.5485 1.6516e-08 3.5816e-07 2.232e-10   6.4570  0.2282  0.0009  1.0000  8.000   1958520  0.950
[vpr] 0.00006 0.99959    42.3885 1.6518e-08 3.5774e-07 2.2222e-10  6.4570  0.2012  0.0011  1.0000  8.000   1979136  0.950
[vpr] 0.00006 1.00062    42.2813 1.6519e-08 3.5927e-07 2.2516e-10  6.4570  0.1870  0.0011  1.0000  8.000   1999752  0.950
[vpr] 0.00006 0.99844    42.2159 1.6517e-08 3.5927e-07 2.255e-10   6.4570  0.1712  0.0007  1.0000  8.000   2020368  0.950
[vpr] 0.00006 0.99924    42.1228 1.6519e-08 3.593e-07  2.2512e-10  6.4570  0.1667  0.0007  1.0000  8.000   2040984  0.950
[vpr] 0.00005 0.99966    42.1306 1.6503e-08 3.5745e-07 2.2499e-10  6.4570  0.1506  0.0008  1.0000  8.000   2061600  0.950
[vpr] 0.00005 1.00028    42.1665 1.6478e-08 3.5956e-07 2.2137e-10  6.4570  0.1530  0.0005  1.0000  8.000   2082216  0.950
[vpr] 0.00005 0.99879    42.0221 1.6497e-08 3.5903e-07 2.2422e-10  6.4570  0.1420  0.0008  1.0000  8.000   2102832  0.800
[vpr] 0.00004 0.99919    41.8176 1.652e-08  3.5924e-07 2.2478e-10  6.4570  0.0926  0.0005  1.0000  8.000   2123448  0.800
[vpr] 0.00003 0.99856    41.7386 1.652e-08  3.5926e-07 2.2307e-10  6.4570  0.0642  0.0005  1.0000  8.000   2144064  0.800
[vpr] 0.00002 0.99996    41.6614 1.6519e-08 3.5876e-07 2.2452e-10  6.4570  0.0398  0.0001  1.0000  8.000   2164680  0.800
[vpr] 0.00002 0.99950    41.6400 1.6521e-08 3.5933e-07 2.2354e-10  6.4570  0.0379  0.0000  1.0000  8.000   2185296  0.800
[vpr] 0.00002 0.99991    41.6261 1.652e-08  3.5842e-07 2.229e-10   6.4570  0.0315  0.0001  1.0000  8.000   2205912  0.800
[vpr] 0.00001 0.99995    41.6200 1.652e-08  3.5723e-07 2.2439e-10  6.4570  0.0317  0.0000  1.0000  8.000   2226528  0.800
[vpr] 0.00001 0.99996    41.6200 1.6519e-08 3.5884e-07 2.2363e-10  6.4570  0.0302  0.0000  1.0000  8.000   2247144  0.800
[vpr] 0.00000 0.99995    41.6189 1.6519e-08 3.5388e-07 2.2115e-10          0.0084  0.0000  1.0000  8.000   2267760
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4151
[vpr] bb_cost recomputed from scratch: 41.6188
[vpr] timing_cost recomputed from scratch: 1.65192e-08
[vpr] delay_cost recomputed from scratch: 3.53823e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 2268066
[vpr] 
[vpr] Placement estimated critical path delay: 6.45696 ns
[vpr] Placement cost: 0.99995, bb_cost: 41.6189, td_cost: 1.65192e-08, delay_cost: 3.53823e-07
[vpr] Placement total # of swap attempts: 2268066
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 28
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8091, total available wire length 8736, ratio 0.926168
[vpr] Wire length usage ratio exceeds limit of 0.85, fail routing.
[vpr] 
[vpr] Using low: 28, high: -1, current: 56
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7458, total available wire length 17472, ratio 0.426854
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.32022 ns
[vpr] Successfully routed after 20 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 56, current: 42
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7568, total available wire length 13104, ratio 0.577534
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 42, high: 56, current: 50
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7429, total available wire length 15600, ratio 0.476218
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.32022 ns
[vpr] Successfully routed after 17 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 42, high: 50, current: 46
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7903, total available wire length 14352, ratio 0.550655
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.38859 ns
[vpr] Successfully routed after 28 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 42, high: 46, current: 44
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7773, total available wire length 13728, ratio 0.566215
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.44596 ns
[vpr] Successfully routed after 34 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -635670854
[vpr] Best routing used a channel width factor of 44.
[vpr] 
[vpr] Average number of bends per net: 3.12541  Maximum # of bends: 64
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 10010, average net length: 16.5182
[vpr] 	Maximum net length: 278
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2815, average wire segments per net: 4.64521
[vpr] 	Maximum segments used by a net: 79
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      41 32.8333       44
[vpr]                        1      39 31.3333       44
[vpr]                        2      42 34.0833       44
[vpr]                        3      42 34.4167       44
[vpr]                        4      42 34.0833       44
[vpr]                        5      42 35.3333       44
[vpr]                        6      42 33.6667       44
[vpr]                        7      43 32.5833       44
[vpr]                        8      38 32.6667       44
[vpr]                        9      39 32.5833       44
[vpr]                       10      36 26.5000       44
[vpr]                       11      33 25.5000       44
[vpr]                       12      33 23.4167       44
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      43 35.1667       44
[vpr]                        1      39 32.4167       44
[vpr]                        2      43 33.7500       44
[vpr]                        3      43 33.7500       44
[vpr]                        4      42 35.7500       44
[vpr]                        5      42 36.4167       44
[vpr]                        6      43 35.6667       44
[vpr]                        7      42 35.2500       44
[vpr]                        8      43 33.8333       44
[vpr]                        9      42 34.4167       44
[vpr]                       10      42 29.5000       44
[vpr]                       11      34 24.0833       44
[vpr]                       12      40 25.1667       44
[vpr] 
[vpr] Total tracks in x-direction: 572, in y-direction: 572
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 668500., per logic tile: 4642.36
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.656
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.656
[vpr] 
[vpr] Nets on critical path: 9 normal, 0 global.
[vpr] Total logic delay: 4.4947e-09 (s), total net delay: 1.95126e-09 (s)
[vpr] Final critical path: 6.44596 ns, f_max: 155.136 MHz
[vpr] 
[vpr] Least slack in design: -6.44596 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_relative_place.toro.snoitpo'...
Writing xml file 'vpr_tseng_relative_place.toro.xml'...
Writing blif file 'vpr_tseng_relative_place.toro.blif'...
Writing architecture file 'vpr_tseng_relative_place.toro.arch'...
Writing fabric file 'vpr_tseng_relative_place.toro.fabric'...
Writing circuit file 'vpr_tseng_relative_place.toro.circuit'...
Writing laff file 'vpr_tseng_relative_place.toro.laff'...
Exiting...
