# MIPS-Pipeline-
A 5-stage MIPS pipelined processor implemented in VHDL, featuring instruction fetch, decode, execution, memory, and write-back stages, simulated in Vivado and tested on Nexys A7 FPGA.
