\hypertarget{struct_a_d_c___type_def}{\section{A\-D\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_a_d_c___type_def}\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}}
}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}{S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}{C\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}{C\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{S\-M\-P\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{S\-M\-P\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}{J\-O\-F\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}{J\-O\-F\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}{J\-O\-F\-R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}{J\-O\-F\-R4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}{H\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}{L\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{S\-Q\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{S\-Q\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{S\-Q\-R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{J\-S\-Q\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{J\-D\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{J\-D\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{J\-D\-R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{J\-D\-R4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{D\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_abd2c17178853fe4ec3491bab206042d8}{S\-M\-P\-R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_ab66c9816c1ca151a6ec728ec55655264}{S\-Q\-R4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a9cc66bea4b86f1312a7b34f931c3895a}{S\-Q\-R5}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_afaad4e722a535b9881668f07b898daa2}{S\-M\-P\-R0}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Analog to Digital Converter. 

\subsection{Member Data Documentation}
\hypertarget{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-C\-R1}}\label{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}
A\-D\-C control register 1, Address offset\-: 0x04 \hypertarget{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}
A\-D\-C control register 2, Address offset\-: 0x08 \hypertarget{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}
A\-D\-C regular data register, Address offset\-: 0x4\-C

A\-D\-C regular data register, Address offset\-: 0x58 \hypertarget{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!H\-T\-R@{H\-T\-R}}
\index{H\-T\-R@{H\-T\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{H\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-H\-T\-R}}\label{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}
A\-D\-C watchdog higher threshold register, Address offset\-: 0x24

A\-D\-C watchdog higher threshold register, Address offset\-: 0x28 \hypertarget{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-D\-R1@{J\-D\-R1}}
\index{J\-D\-R1@{J\-D\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-D\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-J\-D\-R1}}\label{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}
A\-D\-C injected data register 1, Address offset\-: 0x3\-C

A\-D\-C injected data register 1, Address offset\-: 0x48 \hypertarget{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-D\-R2@{J\-D\-R2}}
\index{J\-D\-R2@{J\-D\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-D\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-J\-D\-R2}}\label{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}
A\-D\-C injected data register 2, Address offset\-: 0x40

A\-D\-C injected data register 2, Address offset\-: 0x4\-C \hypertarget{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-D\-R3@{J\-D\-R3}}
\index{J\-D\-R3@{J\-D\-R3}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-D\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-J\-D\-R3}}\label{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}
A\-D\-C injected data register 3, Address offset\-: 0x44

A\-D\-C injected data register 3, Address offset\-: 0x50 \hypertarget{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-D\-R4@{J\-D\-R4}}
\index{J\-D\-R4@{J\-D\-R4}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-D\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-J\-D\-R4}}\label{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}
A\-D\-C injected data register 4, Address offset\-: 0x48

A\-D\-C injected data register 4, Address offset\-: 0x54 \hypertarget{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-O\-F\-R1@{J\-O\-F\-R1}}
\index{J\-O\-F\-R1@{J\-O\-F\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-O\-F\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-J\-O\-F\-R1}}\label{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}
A\-D\-C injected channel data offset register 1, Address offset\-: 0x14

A\-D\-C injected channel data offset register 1, Address offset\-: 0x18 \hypertarget{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-O\-F\-R2@{J\-O\-F\-R2}}
\index{J\-O\-F\-R2@{J\-O\-F\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-O\-F\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-J\-O\-F\-R2}}\label{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}
A\-D\-C injected channel data offset register 2, Address offset\-: 0x18

A\-D\-C injected channel data offset register 2, Address offset\-: 0x1\-C \hypertarget{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-O\-F\-R3@{J\-O\-F\-R3}}
\index{J\-O\-F\-R3@{J\-O\-F\-R3}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-O\-F\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-J\-O\-F\-R3}}\label{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}
A\-D\-C injected channel data offset register 3, Address offset\-: 0x1\-C

A\-D\-C injected channel data offset register 3, Address offset\-: 0x20 \hypertarget{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-O\-F\-R4@{J\-O\-F\-R4}}
\index{J\-O\-F\-R4@{J\-O\-F\-R4}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-O\-F\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-J\-O\-F\-R4}}\label{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}
A\-D\-C injected channel data offset register 4, Address offset\-: 0x20

A\-D\-C injected channel data offset register 4, Address offset\-: 0x24 \hypertarget{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-S\-Q\-R@{J\-S\-Q\-R}}
\index{J\-S\-Q\-R@{J\-S\-Q\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-S\-Q\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-J\-S\-Q\-R}}\label{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}
A\-D\-C injected sequence register, Address offset\-: 0x38

A\-D\-C injected sequence register, Address offset\-: 0x44 \hypertarget{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!L\-T\-R@{L\-T\-R}}
\index{L\-T\-R@{L\-T\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{L\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-L\-T\-R}}\label{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}
A\-D\-C watchdog lower threshold register, Address offset\-: 0x28

A\-D\-C watchdog lower threshold register, Address offset\-: 0x2\-C \hypertarget{struct_a_d_c___type_def_afaad4e722a535b9881668f07b898daa2}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-M\-P\-R0@{S\-M\-P\-R0}}
\index{S\-M\-P\-R0@{S\-M\-P\-R0}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-M\-P\-R0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-M\-P\-R0}}\label{struct_a_d_c___type_def_afaad4e722a535b9881668f07b898daa2}
A\-D\-C sample time register 0, Address offset\-: 0x5\-C \hypertarget{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-M\-P\-R1@{S\-M\-P\-R1}}
\index{S\-M\-P\-R1@{S\-M\-P\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-M\-P\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-M\-P\-R1}}\label{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}
A\-D\-C sample time register 1, Address offset\-: 0x0\-C \hypertarget{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-M\-P\-R2@{S\-M\-P\-R2}}
\index{S\-M\-P\-R2@{S\-M\-P\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-M\-P\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-M\-P\-R2}}\label{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}
A\-D\-C sample time register 2, Address offset\-: 0x10 \hypertarget{struct_a_d_c___type_def_abd2c17178853fe4ec3491bab206042d8}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-M\-P\-R3@{S\-M\-P\-R3}}
\index{S\-M\-P\-R3@{S\-M\-P\-R3}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-M\-P\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-M\-P\-R3}}\label{struct_a_d_c___type_def_abd2c17178853fe4ec3491bab206042d8}
A\-D\-C sample time register 3, Address offset\-: 0x14 \hypertarget{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-Q\-R1@{S\-Q\-R1}}
\index{S\-Q\-R1@{S\-Q\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-Q\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-Q\-R1}}\label{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}
A\-D\-C regular sequence register 1, Address offset\-: 0x2\-C

A\-D\-C regular sequence register 1, Address offset\-: 0x30 \hypertarget{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-Q\-R2@{S\-Q\-R2}}
\index{S\-Q\-R2@{S\-Q\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-Q\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-Q\-R2}}\label{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}
A\-D\-C regular sequence register 2, Address offset\-: 0x30

A\-D\-C regular sequence register 2, Address offset\-: 0x34 \hypertarget{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-Q\-R3@{S\-Q\-R3}}
\index{S\-Q\-R3@{S\-Q\-R3}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-Q\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-Q\-R3}}\label{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}
A\-D\-C regular sequence register 3, Address offset\-: 0x34

A\-D\-C regular sequence register 3, Address offset\-: 0x38 \hypertarget{struct_a_d_c___type_def_ab66c9816c1ca151a6ec728ec55655264}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-Q\-R4@{S\-Q\-R4}}
\index{S\-Q\-R4@{S\-Q\-R4}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-Q\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-Q\-R4}}\label{struct_a_d_c___type_def_ab66c9816c1ca151a6ec728ec55655264}
A\-D\-C regular sequence register 4, Address offset\-: 0x3\-C \hypertarget{struct_a_d_c___type_def_a9cc66bea4b86f1312a7b34f931c3895a}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-Q\-R5@{S\-Q\-R5}}
\index{S\-Q\-R5@{S\-Q\-R5}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-Q\-R5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-Q\-R5}}\label{struct_a_d_c___type_def_a9cc66bea4b86f1312a7b34f931c3895a}
A\-D\-C regular sequence register 5, Address offset\-: 0x40 \hypertarget{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-D\-C\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}
A\-D\-C status register, Address offset\-: 0x00 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
