{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678138448257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678138448257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 16:34:08 2023 " "Processing started: Mon Mar 06 16:34:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678138448257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678138448257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off select_encode -c select_encode " "Command: quartus_map --read_settings_files=on --write_settings_files=off select_encode -c select_encode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678138448257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678138448763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678138448812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678138448812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_16 " "Found entity 1: decoder_4_16" {  } { { "decoder_4_16.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/decoder_4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678138448815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678138448815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode_tb " "Found entity 1: select_encode_tb" {  } { { "select_encode_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678138448819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678138448819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "select_encode " "Elaborating entity \"select_encode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678138448848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_16 decoder_4_16:decoder " "Elaborating entity \"decoder_4_16\" for hierarchy \"decoder_4_16:decoder\"" {  } { { "select_encode.v" "decoder" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678138448850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678138449290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678138449496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449496 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[0\] " "No output dependent on input pin \"ir_out\[0\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[1\] " "No output dependent on input pin \"ir_out\[1\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[2\] " "No output dependent on input pin \"ir_out\[2\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[3\] " "No output dependent on input pin \"ir_out\[3\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[4\] " "No output dependent on input pin \"ir_out\[4\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[5\] " "No output dependent on input pin \"ir_out\[5\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[6\] " "No output dependent on input pin \"ir_out\[6\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[7\] " "No output dependent on input pin \"ir_out\[7\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[8\] " "No output dependent on input pin \"ir_out\[8\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[9\] " "No output dependent on input pin \"ir_out\[9\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[10\] " "No output dependent on input pin \"ir_out\[10\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[11\] " "No output dependent on input pin \"ir_out\[11\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[12\] " "No output dependent on input pin \"ir_out\[12\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[13\] " "No output dependent on input pin \"ir_out\[13\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[14\] " "No output dependent on input pin \"ir_out\[14\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[27\] " "No output dependent on input pin \"ir_out\[27\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[28\] " "No output dependent on input pin \"ir_out\[28\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[29\] " "No output dependent on input pin \"ir_out\[29\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[30\] " "No output dependent on input pin \"ir_out\[30\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_out\[31\] " "No output dependent on input pin \"ir_out\[31\]\"" {  } { { "select_encode.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678138449541 "|select_encode|ir_out[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678138449541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678138449544 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678138449544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678138449544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678138449544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678138449571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 16:34:09 2023 " "Processing ended: Mon Mar 06 16:34:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678138449571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678138449571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678138449571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678138449571 ""}
