
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000061    0.538962 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.013653    0.193929    0.747763    1.286725 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.193929    0.000033    1.286758 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004632    0.283252    0.209893    1.496651 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.283252    0.000008    1.496660 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003453    0.164805    0.137951    1.634610 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.164805    0.000006    1.634616 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.634616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000061    0.538962 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788962   clock uncertainty
                                  0.000000    0.788962   clock reconvergence pessimism
                                  0.121680    0.910642   library hold time
                                              0.910642   data required time
---------------------------------------------------------------------------------------------
                                              0.910642   data required time
                                             -1.634616   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723974   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000085    0.536782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013407    0.191781    0.745620    1.282402 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.191781    0.000051    1.282453 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004818    0.251027    0.204641    1.487094 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.251027    0.000014    1.487108 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003489    0.193492    0.173905    1.661013 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.193492    0.000007    1.661020 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.661020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000085    0.536782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786782   clock uncertainty
                                  0.000000    0.786782   clock reconvergence pessimism
                                  0.115282    0.902064   library hold time
                                              0.902064   data required time
---------------------------------------------------------------------------------------------
                                              0.902064   data required time
                                             -1.661020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758956   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000015    0.538916 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.021744    0.265603    0.800787    1.339702 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.265603    0.000011    1.339713 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005379    0.285174    0.286880    1.626593 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.285174    0.000023    1.626616 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003917    0.170924    0.143242    1.769857 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.170924    0.000013    1.769871 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.769871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000015    0.538916 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788916   clock uncertainty
                                  0.000000    0.788916   clock reconvergence pessimism
                                  0.120413    0.909328   library hold time
                                              0.909328   data required time
---------------------------------------------------------------------------------------------
                                              0.909328   data required time
                                             -1.769871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860542   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000014    0.538915 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.027557    0.527131    1.099418    1.638333 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.527131    0.000031    1.638364 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004873    0.208830    0.140544    1.778908 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.208830    0.000031    1.778939 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.778939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000014    0.538915 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788915   clock uncertainty
                                  0.000000    0.788915   clock reconvergence pessimism
                                  0.112565    0.901480   library hold time
                                              0.901480   data required time
---------------------------------------------------------------------------------------------
                                              0.901480   data required time
                                             -1.778939   data arrival time
---------------------------------------------------------------------------------------------
                                              0.877459   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000021    0.536717 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.014941    0.198718    0.755896    1.292613 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.198718    0.000053    1.292666 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003003    0.147150    0.381148    1.673814 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.147150    0.000002    1.673816 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003337    0.116580    0.340221    2.014038 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.116580    0.000004    2.014042 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.014042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000021    0.536717 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786717   clock uncertainty
                                  0.000000    0.786717   clock reconvergence pessimism
                                  0.131181    0.917898   library hold time
                                              0.917898   data required time
---------------------------------------------------------------------------------------------
                                              0.917898   data required time
                                             -2.014042   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096143   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000083    0.538984 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004560    0.170651    0.872445    1.411428 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.170651    0.000006    1.411434 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006538    0.171302    0.154089    1.565523 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.171302    0.000047    1.565571 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013030    0.388362    0.278368    1.843939 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.388362    0.000020    1.843959 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003586    0.163776    0.116148    1.960107 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.163776    0.000010    1.960117 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003738    0.107436    0.268790    2.228907 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.107436    0.000010    2.228917 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.228917   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000025    0.536721 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786721   clock uncertainty
                                  0.000000    0.786721   clock reconvergence pessimism
                                  0.133057    0.919779   library hold time
                                              0.919779   data required time
---------------------------------------------------------------------------------------------
                                              0.919779   data required time
                                             -2.228917   data arrival time
---------------------------------------------------------------------------------------------
                                              1.309139   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417331    0.001851    4.634542 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.071548    0.329724    0.462999    5.097541 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.329724    0.000209    5.097750 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000110    0.539011 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.789011   clock uncertainty
                                  0.000000    0.789011   clock reconvergence pessimism
                                  0.361207    1.150218   library removal time
                                              1.150218   data required time
---------------------------------------------------------------------------------------------
                                              1.150218   data required time
                                             -5.097750   data arrival time
---------------------------------------------------------------------------------------------
                                              3.947532   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000585    5.108309 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000061    0.538962 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788962   clock uncertainty
                                  0.000000    0.788962   clock reconvergence pessimism
                                  0.363169    1.152131   library removal time
                                              1.152131   data required time
---------------------------------------------------------------------------------------------
                                              1.152131   data required time
                                             -5.108309   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956179   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000633    5.108357 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000015    0.538916 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788916   clock uncertainty
                                  0.000000    0.788916   clock reconvergence pessimism
                                  0.363169    1.152085   library removal time
                                              1.152085   data required time
---------------------------------------------------------------------------------------------
                                              1.152085   data required time
                                             -5.108357   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956273   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000673    5.108397 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000014    0.538915 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788915   clock uncertainty
                                  0.000000    0.788915   clock reconvergence pessimism
                                  0.363169    1.152084   library removal time
                                              1.152084   data required time
---------------------------------------------------------------------------------------------
                                              1.152084   data required time
                                             -5.108397   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956313   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000770    5.108494 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000100    0.539001 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.789001   clock uncertainty
                                  0.000000    0.789001   clock reconvergence pessimism
                                  0.363169    1.152170   library removal time
                                              1.152170   data required time
---------------------------------------------------------------------------------------------
                                              1.152170   data required time
                                             -5.108494   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956323   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417320    0.001427    4.634119 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078045    0.353646    0.473605    5.107724 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.353646    0.000775    5.108500 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.108500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000088    0.309153 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.024877    0.092893    0.229748    0.538901 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092893    0.000083    0.538984 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.788984   clock uncertainty
                                  0.000000    0.788984   clock reconvergence pessimism
                                  0.363169    1.152153   library removal time
                                              1.152153   data required time
---------------------------------------------------------------------------------------------
                                              1.152153   data required time
                                             -5.108500   data arrival time
---------------------------------------------------------------------------------------------
                                              3.956347   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000437    5.639330 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000085    0.536782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786782   clock uncertainty
                                  0.000000    0.786782   clock reconvergence pessimism
                                  0.362929    1.149711   library removal time
                                              1.149711   data required time
---------------------------------------------------------------------------------------------
                                              1.149711   data required time
                                             -5.639330   data arrival time
---------------------------------------------------------------------------------------------
                                              4.489619   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000385    5.639277 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639277   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000025    0.536721 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786721   clock uncertainty
                                  0.000000    0.786721   clock reconvergence pessimism
                                  0.362929    1.149650   library removal time
                                              1.149650   data required time
---------------------------------------------------------------------------------------------
                                              1.149650   data required time
                                             -5.639277   data arrival time
---------------------------------------------------------------------------------------------
                                              4.489627   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004012    0.115938    0.039891    4.039891 ^ rst_n (in)
                                                         rst_n (net)
                      0.115938    0.000000    4.039891 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005642    0.147256    0.216399    4.256290 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.147256    0.000016    4.256306 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.047571    0.417304    0.376386    4.632692 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.417304    0.000004    4.632695 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.032148    0.566387    0.504870    5.137565 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.566387    0.000358    5.137923 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.078025    0.355326    0.500970    5.638893 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.355327    0.000448    5.639341 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024211    0.132581    0.060534    0.060534 ^ clk (in)
                                                         clk (net)
                      0.132581    0.000000    0.060534 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046156    0.111771    0.248531    0.309065 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111771    0.000134    0.309199 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.022192    0.090448    0.227497    0.536696 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.090448    0.000021    0.536717 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786717   clock uncertainty
                                  0.000000    0.786717   clock reconvergence pessimism
                                  0.362929    1.149646   library removal time
                                              1.149646   data required time
---------------------------------------------------------------------------------------------
                                              1.149646   data required time
                                             -5.639341   data arrival time
---------------------------------------------------------------------------------------------
                                              4.489695   slack (MET)



