/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xlconcat_v2_1_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xlconcat_v2_1_1 /home/feilong/Storages/fpga/000_vivado_sim_linux32/xlconcat_v2_1_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work xlconcat_v2_1_1 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xlconcat_v2_1_1/.cxl.verilog.xlconcat_v2_1_1.xlconcat_v2_1_1.lin64.cmf
