IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     225 K    848 K    0.73    0.13    0.01    0.02    12320        4        7     69
   1    1     0.15   0.12   1.20    1.20     131 M    155 M    0.16    0.17    0.09    0.11     2464    18459       46     50
   2    0     0.00   0.48   0.00    0.60      54 K    255 K    0.79    0.09    0.00    0.02     2352        0        3     68
   3    1     0.12   0.10   1.20    1.20     135 M    160 M    0.15    0.20    0.12    0.14     3752    23642       40     49
   4    0     0.00   0.36   0.00    0.61    4699       49 K    0.91    0.11    0.00    0.02      896        0        0     69
   5    1     0.10   0.08   1.20    1.20     141 M    165 M    0.15    0.17    0.14    0.17     3696    20784       14     50
   6    0     0.00   0.36   0.00    0.60    4992       38 K    0.87    0.10    0.00    0.02      224        0        0     68
   7    1     0.16   0.18   0.85    1.20      72 M     88 M    0.18    0.20    0.05    0.06     3136    14398      217     49
   8    0     0.00   0.38   0.00    0.60    6536       44 K    0.85    0.12    0.00    0.02      672        0        0     67
   9    1     0.10   0.62   0.16    0.60    3790 K   6238 K    0.39    0.43    0.00    0.01        0      212       59     51
  10    0     0.00   0.37   0.00    0.60    4285       41 K    0.90    0.13    0.00    0.02      616        0        0     67
  11    1     0.14   0.11   1.20    1.20     159 M    187 M    0.15    0.16    0.12    0.14     2128    13169       29     48
  12    0     0.00   0.34   0.00    0.60    5496       50 K    0.89    0.14    0.00    0.02     1008        0        0     68
  13    1     0.11   0.11   1.06    1.20     125 M    151 M    0.17    0.20    0.11    0.13     2520     9861       31     47
  14    0     0.00   0.38   0.00    0.60    4095       40 K    0.90    0.13    0.00    0.02        0        0        0     68
  15    1     0.12   0.10   1.20    1.20     156 M    184 M    0.15    0.16    0.13    0.15     3920    20478       47     47
  16    0     0.00   0.41   0.00    0.60    7855       48 K    0.84    0.15    0.00    0.02      280        0        0     68
  17    1     0.08   0.14   0.58    1.11      56 M     67 M    0.16    0.20    0.07    0.08     2576    11112       78     49
  18    0     0.00   0.37   0.00    0.60    6024       47 K    0.87    0.11    0.00    0.02      224        0        1     69
  19    1     0.15   0.18   0.83    1.20      69 M     84 M    0.18    0.21    0.05    0.05      840    15244       40     50
  20    0     0.00   0.35   0.00    0.60    6044       41 K    0.86    0.11    0.00    0.02      168        0        0     69
  21    1     0.12   0.18   0.66    1.18      54 M     66 M    0.18    0.22    0.05    0.06     2240    10613       65     50
  22    0     0.00   0.35   0.00    0.60    6143       46 K    0.87    0.11    0.00    0.02      336        0        0     69
  23    1     0.13   0.16   0.80    1.20      69 M     84 M    0.17    0.20    0.05    0.06     3528    13505      249     50
  24    0     0.00   0.38   0.00    0.60    6644       51 K    0.87    0.11    0.00    0.02      112        0        0     69
  25    1     0.12   0.16   0.71    1.20      60 M     72 M    0.17    0.21    0.05    0.06     1848    11204      293     50
  26    0     0.00   0.37   0.00    0.60    5295       53 K    0.90    0.10    0.00    0.02      616        0        0     69
  27    1     0.12   0.10   1.19    1.20     157 M    184 M    0.15    0.16    0.13    0.16     3416    21035       12     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     348 K   1660 K    0.79    0.12    0.00    0.02    19824        4       11     60
 SKT    1     0.12   0.13   0.92    1.18    1393 M   1659 M    0.16    0.18    0.08    0.10    36064   203716     1220     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.18    1394 M   1661 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  129 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.01 %

 C1 core residency: 12.13 %; C3 core residency: 0.20 %; C6 core residency: 48.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  147 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.80     0.28     231.75      29.73         166.85
 SKT   1    177.57    128.54     460.61      85.33         197.11
---------------------------------------------------------------------------------------------------------------
       *    178.37    128.82     692.36     115.06         197.15
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     180 K    719 K    0.75    0.09    0.01    0.02    10136        0        6     69
   1    1     0.10   0.08   1.20    1.20     136 M    160 M    0.15    0.17    0.14    0.16     3528    22645       42     50
   2    0     0.00   0.45   0.00    0.60      56 K    251 K    0.78    0.09    0.00    0.02      504        0        3     67
   3    1     0.12   0.10   1.20    1.20     129 M    153 M    0.16    0.19    0.11    0.12     3080    18532       45     49
   4    0     0.00   0.34   0.00    0.60    3186       36 K    0.91    0.09    0.00    0.02      280        0        0     69
   5    1     0.09   0.08   1.20    1.20     139 M    163 M    0.15    0.17    0.15    0.17     3304    18981       30     50
   6    0     0.00   0.37   0.00    0.60    2117       33 K    0.94    0.08    0.00    0.02      448        0        0     68
   7    1     0.14   0.17   0.84    1.20      70 M     85 M    0.18    0.20    0.05    0.06     3360    14865      250     50
   8    0     0.00   0.37   0.00    0.60    6256       40 K    0.85    0.11    0.00    0.02      224        0        0     67
   9    1     0.14   0.72   0.19    0.61    3686 K   6774 K    0.46    0.43    0.00    0.00        0      236       20     51
  10    0     0.00   0.34   0.00    0.60    2847       34 K    0.92    0.12    0.00    0.02       56        0        0     66
  11    1     0.16   0.14   1.20    1.20     145 M    172 M    0.16    0.17    0.09    0.10     2912    11855       39     48
  12    0     0.00   0.38   0.00    0.60    4673       45 K    0.90    0.13    0.00    0.02       56        0        0     68
  13    1     0.12   0.10   1.20    1.20     141 M    172 M    0.18    0.19    0.11    0.14     2968    13991      117     48
  14    0     0.00   0.37   0.00    0.60    3023       34 K    0.91    0.13    0.00    0.02      504        0        0     68
  15    1     0.09   0.07   1.20    1.20     162 M    189 M    0.14    0.16    0.18    0.21     2352    11300       29     47
  16    0     0.00   0.42   0.00    0.60    8489       55 K    0.85    0.15    0.00    0.02     1120        0        0     68
  17    1     0.13   0.19   0.67    1.19      56 M     67 M    0.17    0.19    0.04    0.05     3080    10333       42     48
  18    0     0.00   0.37   0.00    0.60    7205       52 K    0.86    0.09    0.00    0.02      448        0        0     69
  19    1     0.10   0.13   0.81    1.20      70 M     84 M    0.17    0.21    0.07    0.08     1400    14954       37     51
  20    0     0.00   0.33   0.00    0.60    5203       36 K    0.86    0.09    0.00    0.02     1792        0        0     69
  21    1     0.08   0.12   0.64    1.19      56 M     67 M    0.17    0.20    0.07    0.09     1736    11022       19     51
  22    0     0.00   0.39   0.00    0.60    6352       40 K    0.84    0.09    0.00    0.02      224        0        0     69
  23    1     0.14   0.17   0.83    1.20      69 M     84 M    0.18    0.20    0.05    0.06     1792    13131       26     51
  24    0     0.00   0.57   0.00    0.60      40 K     87 K    0.54    0.37    0.01    0.02     4200        3        1     70
  25    1     0.16   0.22   0.75    1.19      57 M     69 M    0.17    0.21    0.04    0.04      784    10636       63     50
  26    0     0.00   0.40   0.00    0.60    3061       37 K    0.92    0.09    0.00    0.02     1232        0        0     69
  27    1     0.12   0.10   1.19    1.20     152 M    179 M    0.15    0.16    0.12    0.15     2800    17241        8     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     329 K   1506 K    0.78    0.12    0.00    0.02    21224        3       10     60
 SKT    1     0.12   0.13   0.94    1.18    1391 M   1658 M    0.16    0.18    0.08    0.10    33096   189722      767     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.47    1.18    1392 M   1659 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  131 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.72 %

 C1 core residency: 11.07 %; C3 core residency: 0.02 %; C6 core residency: 49.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  145 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.73     0.23     230.32      29.66         169.88
 SKT   1    177.50    128.72     462.46      85.42         198.23
---------------------------------------------------------------------------------------------------------------
       *    178.23    128.96     692.78     115.08         198.24
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     171 K    787 K    0.78    0.09    0.00    0.02     9632        0        6     69
   1    1     0.20   0.17   1.20    1.20     122 M    146 M    0.17    0.19    0.06    0.07     3472    15772       37     50
   2    0     0.00   0.45   0.00    0.60      47 K    241 K    0.80    0.09    0.00    0.02      560        0        1     68
   3    1     0.12   0.10   1.20    1.20     137 M    161 M    0.15    0.18    0.11    0.13     4424    16838       43     49
   4    0     0.00   0.59   0.00    0.60      29 K     78 K    0.62    0.19    0.01    0.01     2184        1        1     69
   5    1     0.09   0.08   1.20    1.20     145 M    170 M    0.15    0.16    0.16    0.18     4368    19917       85     50
   6    0     0.00   0.39   0.00    0.60      22 K    151 K    0.85    0.08    0.00    0.02      168        0        1     68
   7    1     0.13   0.16   0.83    1.20      74 M     89 M    0.17    0.20    0.06    0.07      784    15197       64     50
   8    0     0.00   0.37   0.00    0.60    9951       76 K    0.87    0.11    0.00    0.02      560        0        0     68
   9    1     0.11   0.62   0.17    0.60    3437 K   5789 K    0.41    0.44    0.00    0.01      168      247       20     51
  10    0     0.00   0.38   0.00    0.60    4863       47 K    0.90    0.14    0.00    0.02      336        0        0     67
  11    1     0.11   0.09   1.20    1.20     161 M    190 M    0.15    0.16    0.14    0.17     2296    13338       33     48
  12    0     0.00   0.42   0.00    0.60      43 K    271 K    0.84    0.13    0.00    0.02      896        1        0     68
  13    1     0.14   0.11   1.20    1.20     156 M    186 M    0.16    0.16    0.11    0.13     2856    10607      123     48
  14    0     0.00   0.42   0.01    0.60     121 K    712 K    0.83    0.14    0.00    0.02      560        0        1     68
  15    1     0.17   0.14   1.20    1.20     143 M    171 M    0.17    0.18    0.08    0.10     2128    13284      118     48
  16    0     0.00   0.42   0.01    0.60      94 K    580 K    0.84    0.13    0.00    0.02      560        1        0     68
  17    1     0.09   0.15   0.61    1.15      56 M     68 M    0.17    0.19    0.06    0.07     1008    11302      158     49
  18    0     0.00   0.42   0.00    0.60      27 K    189 K    0.86    0.09    0.00    0.02      280        0        0     69
  19    1     0.07   0.10   0.72    1.20      68 M     81 M    0.17    0.19    0.09    0.11     3080    14158       89     51
  20    0     0.00   0.34   0.00    0.61    4496       45 K    0.90    0.12    0.00    0.02      672        0        0     69
  21    1     0.08   0.13   0.64    1.19      57 M     68 M    0.17    0.20    0.07    0.09     1848    11521       22     51
  22    0     0.00   0.37   0.00    0.60    7231       46 K    0.84    0.10    0.00    0.02     1120        0        0     70
  23    1     0.20   0.23   0.87    1.20      69 M     85 M    0.19    0.22    0.03    0.04     2968    12903      263     50
  24    0     0.00   0.32   0.00    0.60    4570       42 K    0.89    0.10    0.00    0.02      336        0        0     70
  25    1     0.07   0.13   0.57    1.13      54 M     64 M    0.16    0.20    0.07    0.09     1064    10286       10     51
  26    0     0.00   0.32   0.00    0.60    5008       47 K    0.89    0.10    0.00    0.02     1400        0        0     69
  27    1     0.12   0.10   1.20    1.20     160 M    188 M    0.15    0.16    0.14    0.16     3416    21609       93     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     595 K   3319 K    0.82    0.12    0.00    0.02    19264        3       10     60
 SKT    1     0.12   0.13   0.92    1.18    1411 M   1680 M    0.16    0.18    0.08    0.10    33880   186979     1158     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.17    1412 M   1683 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  129 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.08 %

 C1 core residency: 12.61 %; C3 core residency: 0.38 %; C6 core residency: 47.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.35 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   52%    52%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  146 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.73     0.22     232.12      29.68         174.12
 SKT   1    180.09    127.91     461.49      85.88         197.15
---------------------------------------------------------------------------------------------------------------
       *    180.81    128.12     693.61     115.56         197.45
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     177 K    796 K    0.78    0.10    0.00    0.02    11144        2        6     69
   1    1     0.12   0.10   1.20    1.20     131 M    156 M    0.16    0.18    0.10    0.12     3192    18865      112     50
   2    0     0.00   0.49   0.00    0.60      60 K    277 K    0.78    0.11    0.00    0.02     1848        1        3     67
   3    1     0.15   0.12   1.20    1.20     125 M    151 M    0.17    0.20    0.08    0.10     3304    16496      154     49
   4    0     0.00   0.50   0.00    0.60    4641       42 K    0.89    0.17    0.00    0.01      952        0        0     69
   5    1     0.09   0.08   1.18    1.20     138 M    163 M    0.15    0.17    0.15    0.18     3360    23113       75     50
   6    0     0.00   0.49   0.00    0.60    3382       40 K    0.92    0.17    0.00    0.01      112        0        0     68
   7    1     0.06   0.08   0.71    1.20      69 M     82 M    0.15    0.19    0.12    0.14     3920    15077      248     50
   8    0     0.00   0.45   0.00    0.60    6488       63 K    0.90    0.17    0.00    0.01      672        0        0     67
   9    1     0.11   0.65   0.16    0.60    2784 K   4762 K    0.42    0.49    0.00    0.00       56      153        9     52
  10    0     0.00   0.33   0.00    0.60    3464       41 K    0.92    0.15    0.00    0.02     1008        0        0     66
  11    1     0.09   0.07   1.20    1.20     168 M    195 M    0.14    0.15    0.19    0.22     3584    21287       24     48
  12    0     0.00   0.49   0.00    0.60    4170       42 K    0.90    0.22    0.00    0.01      224        0        0     68
  13    1     0.17   0.14   1.20    1.20     142 M    171 M    0.17    0.17    0.08    0.10     1960    11869      131     48
  14    0     0.00   0.48   0.00    0.60      13 K     90 K    0.85    0.18    0.00    0.01      672        1        0     68
  15    1     0.11   0.09   1.20    1.20     161 M    189 M    0.15    0.17    0.15    0.18     2128    12676       51     48
  16    0     0.00   0.42   0.00    0.60      37 K    226 K    0.83    0.14    0.00    0.02      336        1        0     68
  17    1     0.08   0.13   0.60    1.17      55 M     67 M    0.18    0.18    0.07    0.09     2520    11564       61     49
  18    0     0.00   0.41   0.01    0.60     178 K   1014 K    0.82    0.09    0.00    0.02      560        1        0     69
  19    1     0.10   0.13   0.77    1.20      69 M     83 M    0.16    0.20    0.07    0.08     2800    15326       34     51
  20    0     0.00   0.41   0.00    0.60      52 K    352 K    0.85    0.10    0.00    0.02      112        0        0     69
  21    1     0.18   0.24   0.75    1.20      58 M     72 M    0.18    0.20    0.03    0.04     3080    11613       30     51
  22    0     0.00   0.41   0.00    0.60      39 K    258 K    0.85    0.09    0.00    0.02     1456        0        0     69
  23    1     0.14   0.17   0.83    1.20      70 M     84 M    0.16    0.23    0.05    0.06     3248    13551       33     51
  24    0     0.00   0.42   0.00    0.60    5709       46 K    0.88    0.10    0.00    0.02      112        0        0     70
  25    1     0.17   0.22   0.77    1.19      58 M     72 M    0.18    0.23    0.03    0.04     2240    10433      122     50
  26    0     0.00   0.40   0.00    0.60    8467       65 K    0.87    0.09    0.00    0.02     1008        0        0     69
  27    1     0.14   0.12   1.19    1.20     156 M    182 M    0.14    0.16    0.11    0.13     1176    13080      188     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     595 K   3359 K    0.82    0.11    0.00    0.02    20216        6        7     60
 SKT    1     0.12   0.13   0.93    1.18    1410 M   1675 M    0.16    0.18    0.08    0.10    36568   195103     1272     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.18    1410 M   1679 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  130 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.37 %

 C1 core residency: 11.87 %; C3 core residency: 0.17 %; C6 core residency: 48.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  148 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.87     0.24     232.03      29.72         168.43
 SKT   1    178.90    127.98     457.44      85.15         199.69
---------------------------------------------------------------------------------------------------------------
       *    179.77    128.22     689.47     114.87         199.49
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     203 K    805 K    0.75    0.10    0.01    0.02    11984        3        6     69
   1    1     0.12   0.10   1.20    1.20     134 M    158 M    0.15    0.17    0.11    0.13     3024    18344       97     50
   2    0     0.00   0.43   0.00    0.60      32 K    163 K    0.80    0.09    0.00    0.02     1008        0        1     67
   3    1     0.11   0.09   1.20    1.20     136 M    159 M    0.15    0.19    0.13    0.15     2352    18093       29     50
   4    0     0.00   0.34   0.00    0.60    3023       36 K    0.92    0.10    0.00    0.02      840        0        0     68
   5    1     0.10   0.08   1.20    1.20     140 M    164 M    0.15    0.17    0.14    0.17     2744    20208       23     50
   6    0     0.00   0.34   0.00    0.60    2936       33 K    0.91    0.10    0.00    0.02      224        0        1     68
   7    1     0.06   0.08   0.71    1.20      69 M     81 M    0.15    0.18    0.12    0.14     3640    14092      261     50
   8    0     0.00   0.57   0.00    0.60      25 K     67 K    0.62    0.40    0.00    0.01     2632        3        1     67
   9    1     0.19   0.63   0.30    0.75    6774 K     11 M    0.40    0.46    0.00    0.01      280      487      228     51
  10    0     0.00   0.40   0.00    0.60      21 K    142 K    0.85    0.14    0.00    0.02      336        0        1     67
  11    1     0.11   0.09   1.20    1.20     160 M    188 M    0.15    0.16    0.15    0.17     2408    13462       30     49
  12    0     0.00   0.41   0.00    0.60      36 K    223 K    0.84    0.14    0.00    0.02      560        0        0     68
  13    1     0.15   0.12   1.20    1.20     150 M    178 M    0.16    0.17    0.10    0.12     2408    12398       35     48
  14    0     0.00   0.43   0.00    0.60      73 K    432 K    0.83    0.15    0.00    0.02        0        0        0     68
  15    1     0.14   0.12   1.20    1.20     153 M    181 M    0.15    0.16    0.11    0.13     1568     6472      319     48
  16    0     0.00   0.43   0.01    0.60      98 K    572 K    0.83    0.14    0.00    0.02      224        1        0     68
  17    1     0.07   0.14   0.54    1.07      54 M     65 M    0.16    0.20    0.07    0.09     3696    10797       93     49
  18    0     0.00   0.41   0.01    0.60     117 K    714 K    0.84    0.08    0.00    0.03      112        0        1     69
  19    1     0.06   0.09   0.69    1.20      64 M     77 M    0.16    0.19    0.10    0.12     1344    14119       22     51
  20    0     0.00   0.40   0.00    0.60      26 K    201 K    0.87    0.09    0.00    0.02      168        0        0     69
  21    1     0.14   0.20   0.72    1.18      57 M     70 M    0.18    0.23    0.04    0.05     2464    11147       54     51
  22    0     0.00   0.34   0.00    0.60    9454       67 K    0.86    0.09    0.00    0.02      280        1        0     70
  23    1     0.13   0.16   0.78    1.20      67 M     81 M    0.17    0.20    0.05    0.06     1456    12806      243     51
  24    0     0.00   0.35   0.00    0.60    7461       51 K    0.86    0.11    0.00    0.02     1064        0        0     70
  25    1     0.15   0.21   0.74    1.18      57 M     70 M    0.18    0.23    0.04    0.05     2408     9960      272     50
  26    0     0.00   0.33   0.00    0.60    5494       45 K    0.88    0.10    0.00    0.02     2184        0        0     69
  27    1     0.15   0.13   1.20    1.20     148 M    176 M    0.15    0.17    0.10    0.11     4200    19256       18     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     664 K   3557 K    0.81    0.12    0.00    0.02    21616        8       11     60
 SKT    1     0.12   0.13   0.92    1.18    1402 M   1664 M    0.16    0.18    0.08    0.10    33992   181641     1724     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.17    1403 M   1668 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  129 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.36 %

 C1 core residency: 10.95 %; C3 core residency: 0.36 %; C6 core residency: 49.33 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       21 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  146 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.98     0.29     230.89      29.80         174.16
 SKT   1    178.88    127.31     455.97      85.05         198.74
---------------------------------------------------------------------------------------------------------------
       *    179.86    127.60     686.86     114.85         198.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     199 K    878 K    0.77    0.10    0.00    0.02    11928        1        7     69
   1    1     0.10   0.08   1.20    1.20     141 M    166 M    0.15    0.17    0.15    0.17     2856    19638       45     50
   2    0     0.00   0.52   0.00    0.60      79 K    339 K    0.77    0.12    0.00    0.02     1008        1        3     68
   3    1     0.10   0.09   1.20    1.20     140 M    164 M    0.15    0.19    0.13    0.16     3192    21023       32     49
   4    0     0.00   0.39   0.00    0.61    6210       60 K    0.90    0.09    0.00    0.02      728        0        0     69
   5    1     0.13   0.11   1.20    1.20     136 M    161 M    0.15    0.18    0.10    0.12     3360    19269      255     50
   6    0     0.00   0.40   0.01    0.60     131 K    717 K    0.82    0.08    0.00    0.02      728        2        0     68
   7    1     0.11   0.15   0.77    1.20      69 M     84 M    0.17    0.19    0.06    0.07     1120    15407      297     50
   8    0     0.00   0.41   0.00    0.60      20 K    144 K    0.86    0.10    0.00    0.02      560        0        0     67
   9    1     0.10   0.66   0.16    0.60    3348 K   5136 K    0.35    0.40    0.00    0.00      112      207       17     51
  10    0     0.00   0.40   0.00    0.60      12 K     96 K    0.87    0.13    0.00    0.02     1176        0        0     67
  11    1     0.16   0.14   1.12    1.20     141 M    167 M    0.16    0.17    0.09    0.10     2296    13535       50     48
  12    0     0.00   0.33   0.00    0.60    4609       38 K    0.88    0.15    0.00    0.02      280        0        0     68
  13    1     0.12   0.10   1.20    1.20     160 M    189 M    0.15    0.15    0.13    0.15     2856    13118      200     48
  14    0     0.00   0.30   0.00    0.60    2662       30 K    0.91    0.14    0.00    0.02        0        0        0     68
  15    1     0.12   0.10   1.20    1.20     159 M    187 M    0.15    0.16    0.13    0.16     2016    12795       48     48
  16    0     0.00   0.33   0.00    0.60    5642       40 K    0.86    0.15    0.00    0.02      112        1        0     68
  17    1     0.14   0.19   0.73    1.20      61 M     75 M    0.18    0.21    0.04    0.05     3136    12063       92     49
  18    0     0.00   0.32   0.00    0.60    4081       32 K    0.88    0.09    0.00    0.02     1344        1        0     69
  19    1     0.07   0.10   0.72    1.20      68 M     82 M    0.17    0.20    0.09    0.11     3864    15238       54     50
  20    0     0.00   0.37   0.00    0.60    4280       42 K    0.90    0.10    0.00    0.02      112        0        1     69
  21    1     0.13   0.18   0.70    1.20      58 M     70 M    0.18    0.20    0.05    0.06     3024    11806       23     51
  22    0     0.00   0.34   0.00    0.60    4360       41 K    0.89    0.10    0.00    0.02      112        0        0     69
  23    1     0.12   0.16   0.77    1.20      69 M     83 M    0.17    0.19    0.06    0.07     1680    13047      229     51
  24    0     0.00   0.39   0.00    0.60    9447       64 K    0.85    0.13    0.00    0.02      280        1        0     69
  25    1     0.17   0.24   0.73    1.19      56 M     68 M    0.18    0.22    0.03    0.04     1568     9721      290     50
  26    0     0.00   0.42   0.01    0.60     113 K    658 K    0.83    0.09    0.00    0.02     1904        5        1     69
  27    1     0.11   0.09   1.20    1.20     159 M    187 M    0.15    0.16    0.14    0.16     2184    17423       19     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     598 K   3186 K    0.81    0.10    0.00    0.02    20272       12       11     60
 SKT    1     0.12   0.13   0.92    1.18    1427 M   1694 M    0.16    0.18    0.08    0.10    33264   194290     1651     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.18    1427 M   1697 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  131 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.04 %

 C1 core residency: 12.77 %; C3 core residency: 0.34 %; C6 core residency: 47.84 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   52%    52%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  146 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.76     0.27     235.07      30.12         171.38
 SKT   1    182.11    129.78     467.82      86.89         197.04
---------------------------------------------------------------------------------------------------------------
       *    182.87    130.05     702.89     117.01         197.09
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     168 K    778 K    0.78    0.09    0.00    0.02     9240        1        5     69
   1    1     0.10   0.08   1.20    1.20     143 M    168 M    0.15    0.17    0.14    0.16     3808    23758       39     50
   2    0     0.00   0.51   0.00    0.60      72 K    281 K    0.74    0.11    0.00    0.02     1904        1        3     68
   3    1     0.16   0.14   1.20    1.20     131 M    156 M    0.16    0.20    0.08    0.09     3584    22882      222     50
   4    0     0.00   0.35   0.00    0.60    3197       34 K    0.91    0.09    0.00    0.02      280        0        0     69
   5    1     0.14   0.12   1.20    1.20     134 M    160 M    0.16    0.18    0.09    0.11     2072    19539       48     50
   6    0     0.00   0.33   0.00    0.60    2619       29 K    0.91    0.10    0.00    0.02      168        0        0     68
   7    1     0.06   0.09   0.70    1.20      69 M     81 M    0.16    0.19    0.11    0.13     2688    15188      144     51
   8    0     0.00   0.41   0.00    0.60    8206       44 K    0.82    0.15    0.00    0.02      392        0        0     67
   9    1     0.11   0.64   0.18    0.60    3623 K   6074 K    0.40    0.48    0.00    0.01       56      228       17     52
  10    0     0.00   0.39   0.00    0.60    3708       33 K    0.89    0.17    0.00    0.02     1848        0        1     66
  11    1     0.12   0.10   1.20    1.20     167 M    196 M    0.15    0.15    0.14    0.16     1736    13989       15     49
  12    0     0.00   0.36   0.00    0.60    4678       36 K    0.87    0.17    0.00    0.02      840        0        0     68
  13    1     0.16   0.13   1.20    1.20     155 M    185 M    0.16    0.16    0.10    0.12     1008     5180       18     48
  14    0     0.00   0.42   0.01    0.60     142 K    765 K    0.81    0.15    0.00    0.02      448        1        1     68
  15    1     0.12   0.10   1.20    1.20     160 M    189 M    0.15    0.16    0.13    0.15     2464    13242       42     48
  16    0     0.00   0.42   0.01    0.60     122 K    683 K    0.82    0.14    0.00    0.02      280        0        1     68
  17    1     0.04   0.10   0.47    0.97      58 M     68 M    0.14    0.18    0.13    0.15     3808    11689      114     50
  18    0     0.00   0.46   0.00    0.60      82 K    404 K    0.80    0.15    0.00    0.02     3808        3        1     69
  19    1     0.12   0.16   0.78    1.20      70 M     85 M    0.17    0.19    0.06    0.07     3752    14895      117     51
  20    0     0.00   0.36   0.00    0.61    7140       58 K    0.88    0.11    0.00    0.02     3136        0        0     69
  21    1     0.12   0.17   0.68    1.20      56 M     68 M    0.18    0.21    0.05    0.06     1904    11311       58     51
  22    0     0.00   0.35   0.00    0.60    6557       41 K    0.84    0.11    0.00    0.02      112        0        0     69
  23    1     0.07   0.10   0.72    1.20      69 M     83 M    0.16    0.20    0.09    0.11     2744    13714       21     51
  24    0     0.00   0.41   0.00    0.60    8771       58 K    0.85    0.15    0.00    0.02       56        0        0     69
  25    1     0.13   0.20   0.63    1.17      53 M     64 M    0.17    0.22    0.04    0.05     3024    10027        7     51
  26    0     0.00   0.38   0.00    0.60    5884       48 K    0.88    0.11    0.00    0.02      448        0        0     69
  27    1     0.26   0.21   1.20    1.20     128 M    157 M    0.18    0.17    0.05    0.06     1624    10812      215     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     637 K   3298 K    0.81    0.13    0.00    0.02    22960        6       12     60
 SKT    1     0.12   0.14   0.90    1.17    1404 M   1672 M    0.16    0.18    0.08    0.10    34272   186454     1077     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.14   0.45    1.17    1405 M   1675 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  126 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.51 %

 C1 core residency: 12.16 %; C3 core residency: 0.09 %; C6 core residency: 49.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       49 G     49 G   |   51%    51%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  143 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.00     0.29     231.06      29.78         170.66
 SKT   1    178.62    126.55     451.02      84.91         194.74
---------------------------------------------------------------------------------------------------------------
       *    179.63    126.84     682.09     114.69         194.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.01    0.60     170 K    761 K    0.78    0.13    0.00    0.02    13552        4        4     69
   1    1     0.12   0.10   1.20    1.20     128 M    151 M    0.16    0.18    0.11    0.13     3080    19835       31     50
   2    0     0.00   0.51   0.00    0.60      79 K    375 K    0.79    0.10    0.00    0.02     1680        1        4     67
   3    1     0.13   0.10   1.20    1.20     126 M    150 M    0.16    0.20    0.10    0.12     2688    19752      157     50
   4    0     0.00   0.42   0.01    0.60     105 K    696 K    0.85    0.08    0.00    0.03      448        1        0     69
   5    1     0.10   0.08   1.20    1.20     139 M    163 M    0.15    0.17    0.14    0.16     2296    20288       20     50
   6    0     0.00   0.44   0.01    0.60     169 K   1098 K    0.85    0.08    0.00    0.03      168        1        0     68
   7    1     0.15   0.17   0.84    1.20      71 M     86 M    0.17    0.20    0.05    0.06     2744    16115      488     50
   8    0     0.00   0.41   0.00    0.60      40 K    281 K    0.86    0.09    0.00    0.02      112        0        0     67
   9    1     0.16   0.77   0.21    0.62    4130 K   6949 K    0.41    0.47    0.00    0.00        0      231       14     51
  10    0     0.00   0.33   0.00    0.60    3706       38 K    0.90    0.13    0.00    0.02      560        0        0     67
  11    1     0.09   0.07   1.19    1.20     166 M    193 M    0.14    0.15    0.19    0.22     3080    22015       18     48
  12    0     0.00   0.32   0.00    0.60    3854       43 K    0.91    0.15    0.00    0.02      168        0        0     68
  13    1     0.10   0.09   1.20    1.20     158 M    187 M    0.15    0.17    0.15    0.18     3080    16247       11     48
  14    0     0.00   0.30   0.00    0.60    3112       39 K    0.92    0.14    0.00    0.02      672        0        0     68
  15    1     0.09   0.07   1.20    1.20     164 M    191 M    0.14    0.16    0.18    0.21     2128    14062       24     48
  16    0     0.00   0.34   0.00    0.60    5583       45 K    0.88    0.14    0.00    0.02      672        0        1     68
  17    1     0.10   0.17   0.59    1.12      53 M     63 M    0.17    0.18    0.05    0.06     2408    10411      252     49
  18    0     0.00   0.32   0.00    0.60    5578       51 K    0.89    0.11    0.00    0.02      112        0        1     69
  19    1     0.09   0.12   0.77    1.20      68 M     83 M    0.17    0.20    0.07    0.09     2688    15140      166     51
  20    0     0.00   0.34   0.00    0.61    5801       58 K    0.90    0.10    0.00    0.02      784        0        0     69
  21    1     0.14   0.19   0.74    1.20      58 M     70 M    0.17    0.21    0.04    0.05     3304    12301       28     51
  22    0     0.00   0.34   0.00    0.60    5181       48 K    0.89    0.09    0.00    0.02      112        0        0     70
  23    1     0.13   0.16   0.82    1.20      67 M     82 M    0.18    0.22    0.05    0.06     1288    13047       63     51
  24    0     0.00   0.31   0.00    0.60    4054       37 K    0.89    0.09    0.00    0.02      112        0        0     69
  25    1     0.23   0.27   0.84    1.20      59 M     73 M    0.19    0.23    0.03    0.03     2296    10567       50     50
  26    0     0.00   0.42   0.00    0.60      41 K    275 K    0.85    0.07    0.00    0.03     1064        0        0     69
  27    1     0.09   0.08   1.20    1.20     159 M    185 M    0.14    0.16    0.18    0.21     3192    17553        3     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     644 K   3852 K    0.83    0.10    0.00    0.02    20216        7        9     60
 SKT    1     0.12   0.13   0.94    1.18    1426 M   1692 M    0.16    0.18    0.08    0.10    34272   207564     1325     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.47    1.18    1426 M   1695 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  134 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.11 %

 C1 core residency: 10.95 %; C3 core residency: 0.44 %; C6 core residency: 48.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.53 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   53%    53%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  148 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.78     0.22     236.83      30.19         168.78
 SKT   1    178.83    128.52     460.94      85.29         203.96
---------------------------------------------------------------------------------------------------------------
       *    179.61    128.75     697.77     115.47         201.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.30   0.03    1.09     162 K    755 K    0.79    0.09    0.00    0.01     9240        1        4     69
   1    1     0.13   0.11   1.20    1.20     135 M    160 M    0.16    0.18    0.10    0.12     2576    16515      186     50
   2    0     0.00   0.46   0.00    0.60      43 K    239 K    0.82    0.10    0.00    0.02      168        0        2     68
   3    1     0.23   0.20   1.20    1.20     121 M    145 M    0.17    0.20    0.05    0.06     5152    18276      112     50
   4    0     0.00   0.43   0.01    0.60      91 K    606 K    0.85    0.08    0.00    0.03      560        0        0     69
   5    1     0.15   0.12   1.20    1.20     133 M    158 M    0.16    0.17    0.09    0.11     4368    15960       32     50
   6    0     0.01   0.45   0.01    0.60     223 K   1445 K    0.85    0.07    0.00    0.03      336        0        2     68
   7    1     0.14   0.16   0.89    1.20      78 M     95 M    0.17    0.22    0.06    0.07     2744    16857      151     50
   8    0     0.00   0.44   0.00    0.60      58 K    422 K    0.86    0.09    0.00    0.02      280        0        0     67
   9    1     0.10   0.60   0.16    0.60    3514 K   5631 K    0.38    0.45    0.00    0.01      112      369       51     51
  10    0     0.00   0.41   0.00    0.60    7261       63 K    0.89    0.11    0.00    0.02      280        0        0     67
  11    1     0.14   0.12   1.20    1.20     162 M    191 M    0.15    0.15    0.11    0.13     1848     9178       97     49
  12    0     0.00   0.37   0.00    0.60    3537       35 K    0.90    0.13    0.00    0.02       56        0        0     68
  13    1     0.10   0.08   1.20    1.20     169 M    199 M    0.15    0.15    0.18    0.21     3528    13983        9     48
  14    0     0.00   0.36   0.00    0.60    5376       52 K    0.90    0.16    0.00    0.02      112        1        0     68
  15    1     0.14   0.12   1.20    1.20     153 M    182 M    0.15    0.18    0.11    0.13     3472    19915       42     48
  16    0     0.00   0.41   0.00    0.60    7622       56 K    0.87    0.15    0.00    0.02     2520        0        1     69
  17    1     0.04   0.10   0.44    0.93      58 M     67 M    0.14    0.18    0.13    0.15     1064    10828      337     50
  18    0     0.00   0.39   0.00    0.60    5785       59 K    0.90    0.14    0.00    0.02      224        0        1     69
  19    1     0.17   0.19   0.90    1.20      75 M     91 M    0.18    0.23    0.04    0.05     2184    15521      207     51
  20    0     0.00   0.47   0.00    0.60      41 K    118 K    0.65    0.32    0.01    0.02     4760        5        1     69
  21    1     0.06   0.13   0.50    1.01      54 M     65 M    0.16    0.20    0.09    0.10     1512    11413       23     52
  22    0     0.00   0.33   0.00    0.60    5755       50 K    0.89    0.11    0.00    0.02      112        0        0     69
  23    1     0.07   0.11   0.70    1.19      67 M     80 M    0.16    0.20    0.09    0.11     2744    13223       30     51
  24    0     0.00   0.32   0.00    0.60    5335       48 K    0.89    0.10    0.00    0.02     2520        1        0     70
  25    1     0.09   0.16   0.59    1.13      54 M     64 M    0.16    0.21    0.06    0.07     2296     9948       21     51
  26    0     0.00   0.33   0.00    0.60    4186       48 K    0.91    0.10    0.00    0.02      728        0        0     69
  27    1     0.16   0.14   1.20    1.20     151 M    179 M    0.16    0.17    0.09    0.11     1960     6206       83     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.78     666 K   4001 K    0.83    0.10    0.00    0.02    21896        8        9     60
 SKT    1     0.12   0.14   0.90    1.16    1419 M   1687 M    0.16    0.18    0.08    0.10    35560   178192     1381     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.14   0.45    1.16    1419 M   1691 M    0.16    0.18    0.08    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  127 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.04 %

 C1 core residency: 11.36 %; C3 core residency: 0.10 %; C6 core residency: 49.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  145 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.88     0.24     232.44      29.92         172.98
 SKT   1    179.74    128.03     454.83      85.55         195.47
---------------------------------------------------------------------------------------------------------------
       *    180.62    128.27     687.27     115.47         195.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     150 K    768 K    0.80    0.10    0.00    0.02     8400        1        1     69
   1    1     0.14   0.12   1.20    1.20     130 M    156 M    0.16    0.19    0.09    0.11     3192    16755       17     50
   2    0     0.00   0.46   0.00    0.60      55 K    305 K    0.82    0.10    0.00    0.02      168        0        0     68
   3    1     0.20   0.17   1.20    1.20     121 M    146 M    0.17    0.21    0.06    0.07     2688    17230      226     50
   4    0     0.00   0.35   0.00    0.60    5001       65 K    0.92    0.12    0.00    0.02      616        0        0     69
   5    1     0.10   0.09   1.20    1.20     143 M    169 M    0.15    0.17    0.14    0.16     4256    20620       22     50
   6    0     0.00   0.34   0.00    0.60    6719       68 K    0.90    0.10    0.00    0.02     2072        0        0     68
   7    1     0.17   0.18   0.90    1.20      76 M     93 M    0.18    0.20    0.05    0.06     2968    16157      514     50
   8    0     0.00   0.40   0.00    0.60    6040       59 K    0.90    0.11    0.00    0.02      896        0        0     67
   9    1     0.10   0.60   0.17    0.60    3626 K   5953 K    0.39    0.43    0.00    0.01      168      236       46     51
  10    0     0.00   0.40   0.00    0.60    4136       56 K    0.93    0.13    0.00    0.02      168        0        0     67
  11    1     0.19   0.16   1.20    1.20     146 M    173 M    0.16    0.18    0.08    0.09     3080    10769       32     48
  12    0     0.00   0.39   0.00    0.60    3854       53 K    0.93    0.14    0.00    0.02      280        0        0     68
  13    1     0.10   0.08   1.20    1.20     166 M    196 M    0.15    0.15    0.17    0.20     2800    14289        4     48
  14    0     0.00   0.39   0.00    0.60    3681       55 K    0.93    0.15    0.00    0.02        0        0        0     68
  15    1     0.13   0.11   1.20    1.20     158 M    185 M    0.15    0.16    0.12    0.14     3304    11894        7     48
  16    0     0.00   0.53   0.00    0.60      29 K     88 K    0.66    0.16    0.00    0.01     1624        1        1     69
  17    1     0.12   0.18   0.69    1.19      59 M     72 M    0.18    0.21    0.05    0.06     1120    11551      121     49
  18    0     0.00   0.36   0.00    0.60    5991       62 K    0.90    0.12    0.00    0.02     1400        0        0     69
  19    1     0.39   0.34   1.16    1.20      86 M    111 M    0.22    0.22    0.02    0.03     3584    16017      184     50
  20    0     0.01   0.44   0.01    0.60     199 K   1305 K    0.85    0.09    0.00    0.03      448        1        1     69
  21    1     0.06   0.13   0.49    0.99      54 M     64 M    0.16    0.20    0.09    0.10     2520    11425       17     51
  22    0     0.00   0.44   0.01    0.60     106 K    757 K    0.86    0.08    0.00    0.03      224        0        1     69
  23    1     0.16   0.18   0.85    1.20      70 M     86 M    0.18    0.23    0.04    0.05      280    12733      386     52
  24    0     0.00   0.44   0.00    0.60      66 K    481 K    0.86    0.09    0.00    0.02      504        0        0     69
  25    1     0.11   0.17   0.66    1.19      56 M     68 M    0.17    0.21    0.05    0.06     1400     9619       44     51
  26    0     0.00   0.43   0.00    0.60      19 K    181 K    0.89    0.09    0.00    0.02      616        1        0     69
  27    1     0.08   0.07   1.11    1.20     159 M    185 M    0.14    0.15    0.19    0.22     3024    16871       25     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     662 K   4307 K    0.85    0.09    0.00    0.02    17416        4        3     60
 SKT    1     0.15   0.16   0.94    1.18    1435 M   1715 M    0.16    0.19    0.07    0.08    34384   186166     1645     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.16   0.47    1.17    1436 M   1719 M    0.16    0.19    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  133 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.46 %

 C1 core residency: 11.36 %; C3 core residency: 0.18 %; C6 core residency: 48.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.86 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    50%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  140 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.92     0.31     229.87      29.76         169.01
 SKT   1    177.96    126.17     460.16      85.25         192.32
---------------------------------------------------------------------------------------------------------------
       *    178.88    126.48     690.04     115.01         192.35
