
--
-- RoboChart generator version 3.0.0.202401231330
-- Automatically generated on 06-08-2024 22:28:39
--
-- Iterated compression status: true
-- Assertions compression status: false
--

-- compileSelfContainedOperation
module OP_pkg0_M_C1_move
exports
	transparent diamond
	transparent sbisim
	transparent dbisim
	transparent chase

	-- Transition identifiers
	-- declaring identifiers of transitions
	datatype NIDS = 
	              NID_i0|
	              NID_f0
	
	channel internal__ : NIDS
	
	-- Flow channels		
	channel interrupt
	channel exited
	channel exit
	channel terminate
	
	-- Variable channels
	channel get_mv_var1, set_mv_var1, setL_mv_var1, setR_mv_var1: core_int
	channel get_mv_var2, set_mv_var2, setL_mv_var2, setR_mv_var2: core_int
	
	-- Shared variable channels
	
	-- Local variable channels for defined operations that are required by the state machine
	
	-- Declaring state machine events
	channel mv_evt1__: NIDS.InOut.core_int
	channel mv_evt1: InOut.core_int
	
	-- Declaring call and ret events for undefined operations
	
	enterSS = {|
	i0::enter,
	f0::enter
	|}
	
	enteredSS = 	{|
	f0::entered
	|}
	
	internal_events = union(enteredSS,union(enterSS,{|interrupt,exited|}))
	
	shared_variable_events = {|
	|}
	
	-- channel set with all visible events
	sem__events = {|
		terminate
	,	mv_evt1
		, share__
		|}
	
	channel clockReset, clockResetL, clockResetR 
	
	localClockResets = {||}
	
	
	channel get_CLID_f0 : core_clock_type 
	--channel increment__
	
	CLID_f0_clock_type(id__) = 
		let
			max = (clock_type_max(Union({
	}))+1)
		ctype = {0..max}
	within
		if member(max,core_clock_type) then ctype else error("core_clock_type is not wide enough")
	
	
	
		-- Nodes --
		-- declaring all nodes
		
		----------------------------------------------------------------------
		-- Initial: i0
		module i0
		exports
		
			channel enter, interrupt
			
			Timed(OneStep) {
				D__(id__,
							param_lv,
							param_a) = 
					dbisim(let
						Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Active
						
						Termination = terminate -> SKIP
						
						Active 		= share__choice(interrupt -> SKIP) ; Inactive
					within
						Inactive [| {terminate} |> SKIP)
				
				VS_O__(id__,
							param_lv,
							param_a) = D__(id__,
							param_lv,
							param_a)
			}
		
		endmodule
		----------------------------------------------------------------------
		
		
		----------------------------------------------------------------------
		-- Final state: f0
		module f0
		
		exports
		
			channel enter, entered, interrupt
			channel enteredL, enteredR
			
			Timed(OneStep) {
				--	Rule: behaviours(Node)
				D__(id__,
							param_lv,
							param_a) = 
					dbisim(let
						Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Entering
						
						Entering 	= entered -> SKIP ; Active
						Active		= share__choice(terminate -> SKIP [] interrupt -> SKIP) ; Interrupted
						Interrupted	= share__choice(exit -> exited -> Inactive)
					within
						Inactive [| {terminate} |> SKIP)
					
				VS_O__(id__,
							param_lv,
							param_a) = D__(id__,
							param_lv,
							param_a)
			}
		
		endmodule
		----------------------------------------------------------------------
		
		-- END of Nodes --
		
		Timed(OneStep) {
		-- Operation calls --
		-- Only the undefined operations are declared here.
		-- If the state machine is in isolation, all required operations will be undefined.
		-- If it is in the context of a controller, the required operations not provided by the
		-- controller will be declared here, and the defined operations will be defined in the
		-- context of the Controller module, and therefore within scope of the state machine module.
		
		-- END of Operation calls --
	
		-- STM processes
		STM(id__,
					param_lv,
					param_a) = -- RULE: [[stm:OperationDef]]_STM^nops : CSPProcess
		Stateful(id__,
					param_lv,
					param_a) \ {terminate}
		
		STM_VS_O(id__,
					param_lv,
					param_a) = -- RULE: [[stm:OperationDef]]_STM^nops : CSPProcess
		Stateful(id__,
					param_lv,
					param_a) \ {terminate}
		
		-- Transitions
		Transitions(id__,
					param_lv,
					param_a) = ((let
			Trans = TimeOut_1(
				 (share__ -> SKIP
				 [] dbisim((true)&(internal__!NID_i0 -> SKIP ;  ((true&(share__choice(mv_evt1.out!3 -> SKIP));true&CALL__move1(
				 			id__,
				 			2
				 		) ; f0::enter -> SKIP))))
				 []
				 (interrupt -> share__choice(exit -> SKIP) ; share__choice(exited -> terminate -> SKIP))
				 []
				 terminate -> SKIP
				 )
			,SKIP);Trans
		within
			Trans [|{terminate}|> SKIP
		)
		)
		
		-- Stateful
		-- RULE: Stateful(stm:StateMachineBody) : CSPProcess
		
		-- Named process definitions
		MachineBody(id__,
					param_lv,
					param_a) = 
			dbisim((
			let
				finalNodesEntered = {|f0::entered|}
			within
				(dbisim((dbisim((let
					-- IMPLEMENTATION NOTE:
					-- Here the 'enter' channel set is calculated explicitly because of the use of CSPM 
					-- modules for defining the semantics of each node.
					enterSS = {|
					i0::enter,
					f0::enter
					|}
					hideSet = union(enterSS,{|exit,exited,internal__|})
				within 
					((let
						-- IMPLEMENTATION NOTE: the channel set 'enter' is calculated explicitly
						-- because CSPM modules are used for the semantics of Node.
						flowevts = union(enterSS,{|exit,exited,interrupt|})
						transSync = {|internal__.NID_i0|}
					within
						((
						 (((-- RULE composeNodes(nc:NodeContainer)^nops : CSPProcess
						   i0::D__(id__,
						   			param_lv,
						   			param_a)
						   [| { share__, terminate } |] (
						   f0::D__(id__,
						   			param_lv,
						   			param_a)
						   )
						 )
						 [[f0::interrupt <- x__ | x__ <- {|interrupt|}]]
						 [[i0::interrupt <- x__ | x__ <- {|internal__.NID_i0|}]]
						 )
						  [[ share__ <- x__ | x__ <- {| share__ |} ]] 
						 )
						 [| union(union(union(flowevts,transSync),{terminate}),{|share__
						|}) |]
						 ((i0::enter -> Transitions(id__,
						 			param_lv,
						 			param_a))
						  [[ share__ <- x__ | x__ <- {| share__ |} ]]
						 )
						)
						)
					)
					 \ hideSet)
					[[
						mv_evt1__.x____ <- mv_evt1
						| x____ <- NIDS
					]]
				)
				)
				 [| union(stateClockSync,{terminate}) |]
				 StateClocks(id__)
				)\diff(stateClockSync,enteredSS))
				 [| {| interrupt |} |] SKIP)
			)
			)
		
		Behaviour(id__,
					param_lv,
					param_a) = 
			dbisim((let
				stateClockSync = {||}
			 within
				(MachineBody(id__,
							param_lv,
							param_a) [| union(stateClockSync,{terminate}) |] StateClocks(id__)) \ union(stateClockSync,enteredSS)
			)
			)
		
		
		Stateful(id__,
					param_lv,
					param_a) = 
			((let
				getsetLocalChannels = {|get_mv_var1,set_mv_var1,
				get_mv_var2,set_mv_var2|}
				clockSync = {||}
			within
				(Behaviour(id__,
							param_lv,
							param_a) 
				 [| union(union(getsetLocalChannels,clockSync),{terminate}) |] 
				 (varMemory(id__,
				 			param_lv,
				 			param_a) [| {terminate} |] Clocks(id__))
			 	)\union(getsetLocalChannels,clockSync)
			)
			)
		
		
		-- Visible counterparts
		MachineBody_VS_O(id__,
					param_lv,
					param_a) = 
			dbisim((
			let
				finalNodesEntered = {|f0::entered|}
			within
				(dbisim((dbisim((let
					-- IMPLEMENTATION NOTE:
					-- Here the 'enter' channel set is calculated explicitly because of the use of CSPM 
					-- modules for defining the semantics of each node.
					enterSS = {|
					i0::enter,
					f0::enter
					|}
					hideSet = union(enterSS,{|exit,exited,internal__|})
				within 
					((let
						-- IMPLEMENTATION NOTE: the channel set 'enter' is calculated explicitly
						-- because CSPM modules are used for the semantics of Node.
						flowevts = union(enterSS,{|exit,exited,interrupt|})
						transSync = {|internal__.NID_i0|}
					within
						((
						 (((-- RULE composeNodes(nc:NodeContainer)^nops : CSPProcess
						   i0::VS_O__(id__,
						   			param_lv,
						   			param_a)
						   [| { share__, terminate } |] (
						   f0::VS_O__(id__,
						   			param_lv,
						   			param_a)
						   )
						 )
						 [[f0::interrupt <- x__ | x__ <- {|interrupt|}]]
						 [[i0::interrupt <- x__ | x__ <- {|internal__.NID_i0|}]]
						 )
						  [[ share__ <- x__ | x__ <- {| share__ |} ]] 
						 )
						 [| union(union(union(flowevts,transSync),{terminate}),{|share__
						|}) |]
						 ((i0::enter -> Transitions(id__,
						 			param_lv,
						 			param_a))
						  [[ share__ <- x__ | x__ <- {| share__ |} ]]
						 )
						)
						)
					)
					 \ hideSet)
					[[
						mv_evt1__.x____ <- mv_evt1
						| x____ <- NIDS
					]]
				)
				)
				 [| union(stateClockSync,{terminate}) |]
				 StateClocks(id__)
				)\diff(stateClockSync,enteredSS))
				 [| {| interrupt |} |] SKIP)
			)
			)
		
		Behaviour_VS_O(id__,
					param_lv,
					param_a) = 
			dbisim((let
				stateClockSync = {||}
			 within
				(MachineBody_VS_O(id__,
							param_lv,
							param_a) [| union(stateClockSync,{terminate}) |] StateClocks(id__)) \ diff(union(stateClockSync,enteredSS),enteredSS)
			)
			)
		
		
		Stateful_VS_O(id__,
					param_lv,
					param_a) = 
			dbisim((let
				getsetLocalChannels = {|get_mv_var1,set_mv_var1,
				get_mv_var2,set_mv_var2|}
				clockSync = {||}
			within
				(Behaviour_VS_O(id__,
							param_lv,
							param_a) 
				 [| union(union(getsetLocalChannels,clockSync),{terminate}) |] 
				 (varMemory(id__,
				 			param_lv,
				 			param_a) [| {terminate} |] Clocks(id__))
			 	)\union(getsetLocalChannels,clockSync)
			)
			)
		
		
		-- END
		
		-- Memory
		-- Memory variables
		Memory_mv_var1(mv_var1) =
			get_mv_var1!mv_var1 -> Memory_mv_var1(mv_var1)
			[]
			set_mv_var1?x__ -> Memory_mv_var1(x__)
			[]
			terminate -> SKIP
		Memory_mv_var2(mv_var2) =
			get_mv_var2!mv_var2 -> Memory_mv_var2(mv_var2)
			[]
			set_mv_var2?x__ -> Memory_mv_var2(x__)
			[]
			terminate -> SKIP
		
		-- varMemory process
		varMemory(id__,
					param_lv,
					param_a) = Memory_mv_var1(0)
		[| { terminate } |] (
		Memory_mv_var2(0)
		)
		
		getsetLocalChannels = {|get_mv_var1,set_mv_var1,get_mv_var2,set_mv_var2|}
		
		-- Definition of the behaviour of state machines (default, optimised, visible, visible and optimised)
		FVS__(id__,
					param_lv,
					param_a) = STM_VS_O(id__,
					param_lv,
					param_a) \ localClockResets
		D__(id__,
					param_lv,
					param_a) = timed_priority(STM(id__,
					param_lv,
					param_a) \ union(internal_events,localClockResets))
		O__(id__,
					param_lv,
					param_a) = dbisim(D__(id__,
					param_lv,
					param_a))
		VS__(id__,
					param_lv,
					param_a) = FVS__(id__,
					param_lv,
					param_a)
		VS_O__(id__,
					param_lv,
					param_a) = dbisim(FVS__(id__,
					param_lv,
					param_a))
		HEXT__(id__,
					param_lv,
					param_a) = O__(id__,
					param_lv,
					param_a) [|shared_variable_events|] SKIP
		FVS_C__(id__,
					param_lv,
					param_a) = dbisim(timed_priority(STM(id__,
					param_lv,
					param_a) \ internal_events))
		HUP__(id__,
					param_lv,
					param_a) = timed_priority(O__(id__,
					param_lv,
					param_a) [|{share__}|] SKIP)
		
		-- Clocks
		
		Clocks(id__) = terminate -> SKIP
		
		clockSync = {||}
		
		
		StateClocks(id__) = terminate -> SKIP
		
		stateClockSync = {||}
		}
			endmodule
