Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 07EE0B45256
	for <lists+qemu-devel@lfdr.de>; Fri,  5 Sep 2025 11:02:01 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1uuSJk-0004hx-EQ; Fri, 05 Sep 2025 05:01:12 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <maobibo@loongson.cn>)
 id 1uuSJO-0004e5-Aj
 for qemu-devel@nongnu.org; Fri, 05 Sep 2025 05:00:54 -0400
Received: from mail.loongson.cn ([114.242.206.163])
 by eggs.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <maobibo@loongson.cn>) id 1uuSJJ-0004Pv-EA
 for qemu-devel@nongnu.org; Fri, 05 Sep 2025 05:00:49 -0400
Received: from loongson.cn (unknown [10.20.42.62])
 by gateway (Coremail) with SMTP id _____8BxVNC6prpoHAMHAA--.14494S3;
 Fri, 05 Sep 2025 17:00:42 +0800 (CST)
Received: from [10.20.42.62] (unknown [10.20.42.62])
 by front1 (Coremail) with SMTP id qMiowJBxTMG4prpoL8t_AA--.21436S3;
 Fri, 05 Sep 2025 17:00:42 +0800 (CST)
Subject: Re: [PATCH v6 06/11] hw/loongarch: AVEC controller add a MemoryRegion
To: Song Gao <gaosong@loongson.cn>
Cc: qemu-devel@nongnu.org, philmd@linaro.org, jiaxun.yang@flygoat.com
References: <20250904121840.2023683-1-gaosong@loongson.cn>
 <20250904121840.2023683-7-gaosong@loongson.cn>
From: Bibo Mao <maobibo@loongson.cn>
Message-ID: <2f0f30c6-2fe9-12fc-4247-8d797862d34f@loongson.cn>
Date: Fri, 5 Sep 2025 16:58:39 +0800
User-Agent: Mozilla/5.0 (X11; Linux loongarch64; rv:68.0) Gecko/20100101
 Thunderbird/68.7.0
MIME-Version: 1.0
In-Reply-To: <20250904121840.2023683-7-gaosong@loongson.cn>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-CM-TRANSID: qMiowJBxTMG4prpoL8t_AA--.21436S3
X-CM-SenderInfo: xpdruxter6z05rqj20fqof0/
X-Coremail-Antispam: 1Uk129KBj93XoWxtrWkKF1kKFyftw4DGFy3trc_yoW7Cw1fpa
 s3Arn3CF48GrnxXr93Xr13Xr1DGwn7Gw12vF1akry8ur47Cr18Ww1kJ34kJFWUJ3ykXF1j
 qFyktw17X3WUXrcCm3ZEXasCq-sJn29KB7ZKAUJUUUU5529EdanIXcx71UUUUU7KY7ZEXa
 sCq-sGcSsGvfJ3Ic02F40EFcxC0VAKzVAqx4xG6I80ebIjqfuFe4nvWSU5nxnvy29KBjDU
 0xBIdaVrnRJUUUv0b4IE77IF4wAFF20E14v26r1j6r4UM7CY07I20VC2zVCF04k26cxKx2
 IYs7xG6rWj6s0DM7CIcVAFz4kK6r1Y6r17M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48v
 e4kI8wA2z4x0Y4vE2Ix0cI8IcVAFwI0_Gr0_Xr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI
 0_Gr0_Cr1l84ACjcxK6I8E87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_
 GcCE3s1le2I262IYc4CY6c8Ij28IcVAaY2xG8wAqjxCEc2xF0cIa020Ex4CE44I27wAqx4
 xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jw0_WrylYx0Ex4A2jsIE14v2
 6r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrwCYjI0SjxkI62AI1cAE67
 vIY487MxAIw28IcxkI7VAKI48JMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAF
 wI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUAVWUtwCIc4
 0Y0x0EwIxGrwCI42IY6xIIjxv20xvE14v26r1I6r4UMIIF0xvE2Ix0cI8IcVCY1x0267AK
 xVWUJVW8JwCI42IY6xAIw20EY4v20xvaj40_Jr0_JF4lIxAIcVC2z280aVAFwI0_Gr0_Cr
 1lIxAIcVC2z280aVCY1x0267AKxVW8JVW8JrUvcSsGvfC2KfnxnUUI43ZEXa7IU8l38UUU
 UUU==
Received-SPF: pass client-ip=114.242.206.163; envelope-from=maobibo@loongson.cn;
 helo=mail.loongson.cn
X-Spam_score_int: -46
X-Spam_score: -4.7
X-Spam_bar: ----
X-Spam_report: (-4.7 / 5.0 requ) BAYES_00=-1.9, NICE_REPLY_A=-2.794,
 RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



On 2025/9/4 下午8:18, Song Gao wrote:
> the AVEC controller use [2fe00000-2ff000000) Memory.
> 
> Signed-off-by: Song Gao <gaosong@loongson.cn>
> ---
>   hw/intc/loongarch_avec.c         | 24 ++++++++++++++++++++
>   hw/loongarch/virt.c              | 39 +++++++++++++++++++++++++++++++-
>   include/hw/intc/loongarch_avec.h |  1 +
>   include/hw/loongarch/virt.h      |  1 +
>   include/hw/pci-host/ls7a.h       |  2 ++
>   5 files changed, 66 insertions(+), 1 deletion(-)
> 
> diff --git a/hw/intc/loongarch_avec.c b/hw/intc/loongarch_avec.c
> index 5a3e7ecc03..253bab5461 100644
> --- a/hw/intc/loongarch_avec.c
> +++ b/hw/intc/loongarch_avec.c
> @@ -17,6 +17,24 @@
>   #include "trace.h"
>   #include "hw/qdev-properties.h"
>   
> +static uint64_t loongarch_avec_mem_read(void *opaque,
> +                                        hwaddr addr, unsigned size)
> +{
> +    return 0;
> +}
> +
> +static void loongarch_avec_mem_write(void *opaque, hwaddr addr,
> +                                     uint64_t val, unsigned size)
> +{
> +    return;
> +}
> +
> +
> +static const MemoryRegionOps loongarch_avec_ops = {
> +    .read = loongarch_avec_mem_read,
> +    .write = loongarch_avec_mem_write,
> +    .endianness = DEVICE_LITTLE_ENDIAN,
> +};
>   
>   static void loongarch_avec_realize(DeviceState *dev, Error **errp)
>   {
> @@ -39,6 +57,12 @@ static void loongarch_avec_unrealize(DeviceState *dev)
>   
>   static void loongarch_avec_init(Object *obj)
>   {
> +    LoongArchAVECState *s = LOONGARCH_AVEC(obj);
> +    SysBusDevice *shd = SYS_BUS_DEVICE(obj);
> +    memory_region_init_io(&s->avec_mmio, OBJECT(s), &loongarch_avec_ops,
> +                          s, TYPE_LOONGARCH_AVEC, VIRT_AVEC_MSG_OFFSET);
> +    sysbus_init_mmio(shd, &s->avec_mmio);
> +    msi_nonbroken = true;
>       return;
>   }
>   
> diff --git a/hw/loongarch/virt.c b/hw/loongarch/virt.c
> index 124f96af03..1b390fb876 100644
> --- a/hw/loongarch/virt.c
> +++ b/hw/loongarch/virt.c
> @@ -28,6 +28,7 @@
>   #include "hw/intc/loongarch_extioi.h"
>   #include "hw/intc/loongarch_pch_pic.h"
>   #include "hw/intc/loongarch_pch_msi.h"
> +#include "hw/intc/loongarch_avec.h"
>   #include "hw/pci-host/ls7a.h"
>   #include "hw/pci-host/gpex.h"
>   #include "hw/misc/unimp.h"
> @@ -382,7 +383,7 @@ static void virt_cpu_irq_init(LoongArchVirtMachineState *lvms)
>   static void virt_irq_init(LoongArchVirtMachineState *lvms)
>   {
>       DeviceState *pch_pic, *pch_msi;
> -    DeviceState *ipi, *extioi;
> +    DeviceState *ipi, *extioi, *avec;
>       SysBusDevice *d;
>       int i, start, num;
>   
> @@ -428,6 +429,33 @@ static void virt_irq_init(LoongArchVirtMachineState *lvms)
>        *    +--------+ +---------+ +---------+
>        *    | UARTs  | | Devices | | Devices |
>        *    +--------+ +---------+ +---------+
> +     *
> +     *
> +     *  Advanced Extended IRQ model
> +     *
> +     *  +-----+     +---------------------------------+     +-------+
> +     *  | IPI | --> |        CPUINTC                  | <-- | Timer |
> +     *  +-----+     +---------------------------------+     +-------+
> +     *                      ^            ^          ^
> +     *                      |            |          |
> +     *             +-------------+ +----------+ +---------+     +-------+
> +     *             |   EIOINTC   | | AVECINTC | | LIOINTC | <-- | UARTs |
> +     *             +-------------+ +----------+ +---------+     +-------+
> +     *             ^            ^       ^
> +     *             |            |       |
> +     *        +---------+  +---------+  |
> +     *        | PCH-PIC |  | PCH-MSI |  |
> +     *        +---------+  +---------+  |
> +     *          ^     ^           ^     |
> +     *          |     |           |     |
> +     *  +---------+ +---------+ +---------+
> +     *  | Devices | | PCH-LPC | | Devices |
> +     *  +---------+ +---------+ +---------+
> +     *                  ^
> +     *                  |
> +     *             +---------+
> +     *             | Devices |
> +     *             +---------+
>        */
>   
>       /* Create IPI device */
> @@ -435,6 +463,15 @@ static void virt_irq_init(LoongArchVirtMachineState *lvms)
>       lvms->ipi = ipi;
>       sysbus_realize_and_unref(SYS_BUS_DEVICE(ipi), &error_fatal);
>   
> +    /* Create AVEC device*/
> +    if (virt_has_avecintc(lvms)) {
> +        avec = qdev_new(TYPE_LOONGARCH_AVEC);
> +        lvms->avec = avec;
> +        sysbus_realize_and_unref(SYS_BUS_DEVICE(avec), &error_fatal);
> +        memory_region_add_subregion(get_system_memory(), VIRT_AVEC_BASE,
> +                        sysbus_mmio_get_region(SYS_BUS_DEVICE(avec), 0));
> +    }
> +
>       /* Create EXTIOI device */
>       extioi = qdev_new(TYPE_LOONGARCH_EXTIOI);
>       lvms->extioi = extioi;
> diff --git a/include/hw/intc/loongarch_avec.h b/include/hw/intc/loongarch_avec.h
> index 92e2ca9590..3e8cf7d2c1 100644
> --- a/include/hw/intc/loongarch_avec.h
> +++ b/include/hw/intc/loongarch_avec.h
> @@ -23,6 +23,7 @@ typedef struct AVECCore {
>   
>   struct LoongArchAVECState {
>       SysBusDevice parent_obj;
> +    MemoryRegion avec_mmio;
>       AVECCore *cpu;
>       uint32_t num_cpu;
>   };
> diff --git a/include/hw/loongarch/virt.h b/include/hw/loongarch/virt.h
> index 68b8e92e99..bc3cee705d 100644
> --- a/include/hw/loongarch/virt.h
> +++ b/include/hw/loongarch/virt.h
> @@ -89,6 +89,7 @@ struct LoongArchVirtMachineState {
>       unsigned int memmap_entries;
>       uint64_t misc_feature;Reviewed-by: Bibo Mao <maobibo@loongson.cn>
>       uint64_t misc_status;
> +    DeviceState *avec;
>   };
>   
>   #define TYPE_LOONGARCH_VIRT_MACHINE  MACHINE_TYPE_NAME("virt")
> diff --git a/include/hw/pci-host/ls7a.h b/include/hw/pci-host/ls7a.h
> index 79d4ea8501..199f47ecc0 100644
> --- a/include/hw/pci-host/ls7a.h
> +++ b/include/hw/pci-host/ls7a.h
> @@ -24,6 +24,8 @@
>   #define VIRT_PCH_REG_BASE        0x10000000UL
>   #define VIRT_IOAPIC_REG_BASE     (VIRT_PCH_REG_BASE)
>   #define VIRT_PCH_MSI_ADDR_LOW    0x2FF00000UL
> +#define VIRT_AVEC_MSG_OFFSET     0x1000000UL
> +#define VIRT_AVEC_BASE           (VIRT_PCH_MSI_ADDR_LOW - VIRT_AVEC_MSG_OFFSET)
>   #define VIRT_PCH_REG_SIZE        0x400
>   #define VIRT_PCH_MSI_SIZE        0x8
>   
> 
Reviewed-by: Bibo Mao <maobibo@loongson.cn>


