Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 14:23:29 2024
| Host         : casper-VirtualBox running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_nexys4_timing.rpt
| Design       : digilent_nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (78)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (78)
--------------------------------
 There are 78 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.237        0.000                      0                 6272        0.035        0.000                      0                 6272        3.000        0.000                       0                  2559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  crg_clkout0  {0.000 6.667}      13.333          75.000          
  mmcm_fb      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100               8.784        0.000                      0                    7        0.160        0.000                      0                    7        3.000        0.000                       0                    10  
  crg_clkout0        1.237        0.000                      0                 6135        0.035        0.000                      0                 6135        5.417        0.000                       0                  2547  
  mmcm_fb                                                                                                                                                        8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0              5.953        0.000                      0                  130        0.565        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.784ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.518ns (45.610%)  route 0.618ns (54.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns = ( 17.187 - 10.000 ) 
    Source Clock Delay      (SCD):    7.906ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.700     7.906    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.518     8.424 r  FDCE_2/Q
                         net (fo=1, routed)           0.618     9.041    reset2
    SLICE_X62Y27         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    15.641    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    15.741 r  clk100_inst/O
                         net (fo=9, routed)           1.446    17.187    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.718    17.906    
                         clock uncertainty           -0.035    17.870    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)       -0.045    17.825    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.825    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  8.784    

Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.478ns (55.532%)  route 0.383ns (44.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns = ( 17.187 - 10.000 ) 
    Source Clock Delay      (SCD):    7.906ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.700     7.906    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.478     8.384 r  FDCE_5/Q
                         net (fo=1, routed)           0.383     8.766    reset5
    SLICE_X62Y27         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    15.641    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    15.741 r  clk100_inst/O
                         net (fo=9, routed)           1.446    17.187    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.718    17.906    
                         clock uncertainty           -0.035    17.870    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)       -0.190    17.680    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.680    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.834%)  route 0.334ns (41.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns = ( 17.187 - 10.000 ) 
    Source Clock Delay      (SCD):    7.906ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.700     7.906    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.478     8.384 r  FDCE_6/Q
                         net (fo=1, routed)           0.334     8.718    reset6
    SLICE_X62Y27         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    15.641    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    15.741 r  clk100_inst/O
                         net (fo=9, routed)           1.446    17.187    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.718    17.906    
                         clock uncertainty           -0.035    17.870    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)       -0.185    17.685    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.685    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.518ns (58.972%)  route 0.360ns (41.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns = ( 17.187 - 10.000 ) 
    Source Clock Delay      (SCD):    7.906ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.700     7.906    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.518     8.424 r  FDCE_3/Q
                         net (fo=1, routed)           0.360     8.784    reset3
    SLICE_X62Y27         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    15.641    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    15.741 r  clk100_inst/O
                         net (fo=9, routed)           1.446    17.187    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.718    17.906    
                         clock uncertainty           -0.035    17.870    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)       -0.045    17.825    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.825    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.941%)  route 0.332ns (39.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns = ( 17.187 - 10.000 ) 
    Source Clock Delay      (SCD):    7.906ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.700     7.906    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.518     8.424 r  FDCE_4/Q
                         net (fo=1, routed)           0.332     8.756    reset4
    SLICE_X62Y27         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    15.641    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    15.741 r  clk100_inst/O
                         net (fo=9, routed)           1.446    17.187    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.718    17.906    
                         clock uncertainty           -0.035    17.870    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)       -0.030    17.840    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.840    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  9.085    

Slack (MET) :             9.107ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.478ns (74.309%)  route 0.165ns (25.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns = ( 17.187 - 10.000 ) 
    Source Clock Delay      (SCD):    7.906ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.700     7.906    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.478     8.384 r  FDCE_1/Q
                         net (fo=1, routed)           0.165     8.549    reset1
    SLICE_X62Y27         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    15.641    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    15.741 r  clk100_inst/O
                         net (fo=9, routed)           1.446    17.187    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.718    17.906    
                         clock uncertainty           -0.035    17.870    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)       -0.214    17.656    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.656    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  9.107    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns = ( 17.187 - 10.000 ) 
    Source Clock Delay      (SCD):    7.906ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.700     7.906    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.518     8.424 r  FDCE/Q
                         net (fo=1, routed)           0.190     8.614    reset0
    SLICE_X62Y27         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    15.641    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    15.741 r  clk100_inst/O
                         net (fo=9, routed)           1.446    17.187    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.718    17.906    
                         clock uncertainty           -0.035    17.870    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)       -0.016    17.854    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.854    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  9.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.705     2.532    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.164     2.696 r  FDCE/Q
                         net (fo=1, routed)           0.056     2.752    reset0
    SLICE_X62Y27         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.819     3.227    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.695     2.532    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.060     2.592    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.705     2.532    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.148     2.680 r  FDCE_1/Q
                         net (fo=1, routed)           0.057     2.737    reset1
    SLICE_X62Y27         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.819     3.227    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.695     2.532    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.023     2.555    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.705     2.532    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.164     2.696 r  FDCE_3/Q
                         net (fo=1, routed)           0.112     2.808    reset3
    SLICE_X62Y27         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.819     3.227    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.695     2.532    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.076     2.608    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.705     2.532    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.164     2.696 r  FDCE_4/Q
                         net (fo=1, routed)           0.112     2.808    reset4
    SLICE_X62Y27         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.819     3.227    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.695     2.532    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.053     2.585    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.705     2.532    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.148     2.680 r  FDCE_6/Q
                         net (fo=1, routed)           0.113     2.793    reset6
    SLICE_X62Y27         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.819     3.227    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.695     2.532    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.011     2.543    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.705     2.532    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.148     2.680 r  FDCE_5/Q
                         net (fo=1, routed)           0.120     2.800    reset5
    SLICE_X62Y27         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.819     3.227    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.695     2.532    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.010     2.542    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.443%)  route 0.232ns (58.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.705     2.532    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.164     2.696 r  FDCE_2/Q
                         net (fo=1, routed)           0.232     2.928    reset2
    SLICE_X62Y27         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.819     3.227    crg_clkin
    SLICE_X62Y27         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.695     2.532    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.076     2.608    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y27     FDCE/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y27     FDCE_1/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y27     FDCE_2/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y27     FDCE_3/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y27     FDCE_4/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y27     FDCE_5/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y27     FDCE_6/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y27     FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_2/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_3/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_3/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y27     FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.456    11.870 r  FDPE/Q
                         net (fo=1, routed)           0.190    12.060    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y23         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219     7.641    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100     7.741 r  clk100_inst/O
                         net (fo=9, routed)           1.066     8.807    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.890 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    10.813    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.904 r  BUFG/O
                         net (fo=2545, routed)        1.659    12.563    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.851    13.414    
                         clock uncertainty           -0.070    13.344    
    SLICE_X65Y23         FDPE (Setup_fdpe_C_D)       -0.047    13.297    FDPE_1
  -------------------------------------------------------------------
                         required time                         13.297    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.602ns (9.805%)  route 5.538ns (90.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.671ns = ( 24.004 - 13.333 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.803    11.431    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/Q
                         net (fo=91, routed)          3.552    15.439    VexRiscv/execute_DBusCachedPlugin_size[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.146    15.585 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2/O
                         net (fo=28, routed)          1.986    17.571    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2_n_0
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.768    24.004    VexRiscv/stageB_flusher_counter_reg[0]
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.812    24.817    
                         clock uncertainty           -0.070    24.747    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.926    20.821    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         20.821    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.602ns (9.805%)  route 5.538ns (90.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.671ns = ( 24.004 - 13.333 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.803    11.431    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/Q
                         net (fo=91, routed)          3.552    15.439    VexRiscv/execute_DBusCachedPlugin_size[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.146    15.585 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2/O
                         net (fo=28, routed)          1.986    17.571    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2_n_0
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.768    24.004    VexRiscv/stageB_flusher_counter_reg[0]
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.812    24.817    
                         clock uncertainty           -0.070    24.747    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.926    20.821    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         20.821    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.602ns (9.805%)  route 5.538ns (90.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.671ns = ( 24.004 - 13.333 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.803    11.431    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/Q
                         net (fo=91, routed)          3.552    15.439    VexRiscv/execute_DBusCachedPlugin_size[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.146    15.585 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2/O
                         net (fo=28, routed)          1.986    17.571    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2_n_0
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.768    24.004    VexRiscv/stageB_flusher_counter_reg[0]
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.812    24.817    
                         clock uncertainty           -0.070    24.747    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.926    20.821    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         20.821    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.602ns (9.805%)  route 5.538ns (90.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.671ns = ( 24.004 - 13.333 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.803    11.431    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/Q
                         net (fo=91, routed)          3.552    15.439    VexRiscv/execute_DBusCachedPlugin_size[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.146    15.585 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2/O
                         net (fo=28, routed)          1.986    17.571    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2_n_0
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.768    24.004    VexRiscv/stageB_flusher_counter_reg[0]
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.812    24.817    
                         clock uncertainty           -0.070    24.747    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.926    20.821    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         20.821    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.602ns (10.079%)  route 5.371ns (89.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.671ns = ( 24.004 - 13.333 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.803    11.431    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/Q
                         net (fo=91, routed)          3.552    15.439    VexRiscv/execute_DBusCachedPlugin_size[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.146    15.585 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2/O
                         net (fo=28, routed)          1.819    17.404    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2_n_0
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.768    24.004    VexRiscv/stageB_flusher_counter_reg[0]
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.812    24.817    
                         clock uncertainty           -0.070    24.747    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.926    20.821    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         20.821    
                         arrival time                         -17.404    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.602ns (10.079%)  route 5.371ns (89.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.671ns = ( 24.004 - 13.333 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.803    11.431    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/Q
                         net (fo=91, routed)          3.552    15.439    VexRiscv/execute_DBusCachedPlugin_size[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.146    15.585 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2/O
                         net (fo=28, routed)          1.819    17.404    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2_n_0
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.768    24.004    VexRiscv/stageB_flusher_counter_reg[0]
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.812    24.817    
                         clock uncertainty           -0.070    24.747    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.926    20.821    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         20.821    
                         arrival time                         -17.404    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.602ns (10.079%)  route 5.371ns (89.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.671ns = ( 24.004 - 13.333 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.803    11.431    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/Q
                         net (fo=91, routed)          3.552    15.439    VexRiscv/execute_DBusCachedPlugin_size[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.146    15.585 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2/O
                         net (fo=28, routed)          1.819    17.404    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2_n_0
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.768    24.004    VexRiscv/stageB_flusher_counter_reg[0]
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.812    24.817    
                         clock uncertainty           -0.070    24.747    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.926    20.821    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         20.821    
                         arrival time                         -17.404    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.602ns (10.079%)  route 5.371ns (89.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.671ns = ( 24.004 - 13.333 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.803    11.431    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/Q
                         net (fo=91, routed)          3.552    15.439    VexRiscv/execute_DBusCachedPlugin_size[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.146    15.585 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2/O
                         net (fo=28, routed)          1.819    17.404    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2_n_0
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.768    24.004    VexRiscv/stageB_flusher_counter_reg[0]
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.812    24.817    
                         clock uncertainty           -0.070    24.747    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.926    20.821    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         20.821    
                         arrival time                         -17.404    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/execute_to_memory_MUL_HL_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.602ns (10.387%)  route 5.194ns (89.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.671ns = ( 24.004 - 13.333 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.803    11.431    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X40Y15         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    11.887 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[13]/Q
                         net (fo=91, routed)          3.552    15.439    VexRiscv/execute_DBusCachedPlugin_size[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.146    15.585 r  VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2/O
                         net (fo=28, routed)          1.642    17.227    VexRiscv/memory_to_writeBack_MUL_HH_reg_i_2_n_0
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.768    24.004    VexRiscv/stageB_flusher_counter_reg[0]
    DSP48_X0Y8           DSP48E1                                      r  VexRiscv/execute_to_memory_MUL_HL_reg/CLK
                         clock pessimism              0.812    24.817    
                         clock uncertainty           -0.070    24.747    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.926    20.821    VexRiscv/execute_to_memory_MUL_HL_reg
  -------------------------------------------------------------------
                         required time                         20.821    
                         arrival time                         -17.227    
  -------------------------------------------------------------------
                         slack                                  3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.626     3.759    sys_clk
    SLICE_X67Y32         FDRE                                         r  my_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  my_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     4.117    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.740    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.968     3.772    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.626     3.759    sys_clk
    SLICE_X67Y32         FDRE                                         r  my_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  my_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     4.117    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.740    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.968     3.772    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.626     3.759    sys_clk
    SLICE_X67Y32         FDRE                                         r  my_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  my_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     4.117    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.740    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.968     3.772    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.626     3.759    sys_clk
    SLICE_X67Y32         FDRE                                         r  my_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  my_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     4.117    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.740    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.968     3.772    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.626     3.759    sys_clk
    SLICE_X67Y32         FDRE                                         r  my_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  my_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     4.117    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.740    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.968     3.772    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.626     3.759    sys_clk
    SLICE_X67Y32         FDRE                                         r  my_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  my_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     4.117    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.740    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.968     3.772    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.626     3.759    sys_clk
    SLICE_X67Y32         FDRE                                         r  my_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  my_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     4.117    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.740    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.968     3.772    
    SLICE_X66Y32         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.082    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.626     3.759    sys_clk
    SLICE_X67Y32         FDRE                                         r  my_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  my_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     4.117    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.740    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.968     3.772    
    SLICE_X66Y32         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.082    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.136%)  route 0.239ns (62.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    3.756ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.623     3.756    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X44Y20         FDRE                                         r  VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     3.897 r  VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF_reg[9]/Q
                         net (fo=1, routed)           0.239     4.136    VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF[9]
    SLICE_X53Y18         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.893     4.733    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X53Y18         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[9]/C
                         clock pessimism             -0.716     4.017    
    SLICE_X53Y18         FDRE (Hold_fdre_C_D)         0.070     4.087    VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.087    
                         arrival time                           4.136    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 basesoc_basesoc_address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            cellularram_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.607%)  route 0.239ns (53.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.735ns
    Source Clock Delay      (SCD):    3.757ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.624     3.757    sys_clk
    SLICE_X56Y16         FDRE                                         r  basesoc_basesoc_address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     3.921 r  basesoc_basesoc_address_reg[17]/Q
                         net (fo=4, routed)           0.239     4.161    VexRiscv/IBusCachedPlugin_cache/basesoc_basesoc_address_reg[29][17]
    SLICE_X50Y17         LUT5 (Prop_lut5_I0_O)        0.045     4.206 r  VexRiscv/IBusCachedPlugin_cache/cellularram_addr[18]_i_1/O
                         net (fo=1, routed)           0.000     4.206    addCellularRAM_cellularram_addr_cellularram_next_value9[18]
    SLICE_X50Y17         FDRE                                         r  cellularram_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.895     4.735    sys_clk
    SLICE_X50Y17         FDRE                                         r  cellularram_addr_reg[18]/C
                         clock pessimism             -0.716     4.019    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.121     4.140    cellularram_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.206    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y6      VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y6      VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y7      VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y7      VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y4      VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y10     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y10     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y4      VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y5      VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y6      VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y35     storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][12]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.419ns (6.270%)  route 6.264ns (93.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.555ns = ( 23.888 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         6.264    18.097    adder/sys_rst
    SLICE_X52Y23         FDCE                                         f  adder/reg_dat_o_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.651    23.888    adder/out
    SLICE_X52Y23         FDCE                                         r  adder/reg_dat_o_reg[2][12]/C
                         clock pessimism              0.812    24.700    
                         clock uncertainty           -0.070    24.630    
    SLICE_X52Y23         FDCE (Recov_fdce_C_CLR)     -0.580    24.050    adder/reg_dat_o_reg[2][12]
  -------------------------------------------------------------------
                         required time                         24.050    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][13]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.419ns (6.270%)  route 6.264ns (93.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.555ns = ( 23.888 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         6.264    18.097    adder/sys_rst
    SLICE_X52Y23         FDCE                                         f  adder/reg_dat_o_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.651    23.888    adder/out
    SLICE_X52Y23         FDCE                                         r  adder/reg_dat_o_reg[2][13]/C
                         clock pessimism              0.812    24.700    
                         clock uncertainty           -0.070    24.630    
    SLICE_X52Y23         FDCE (Recov_fdce_C_CLR)     -0.580    24.050    adder/reg_dat_o_reg[2][13]
  -------------------------------------------------------------------
                         required time                         24.050    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][15]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.419ns (6.270%)  route 6.264ns (93.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.555ns = ( 23.888 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         6.264    18.097    adder/sys_rst
    SLICE_X52Y23         FDCE                                         f  adder/reg_dat_o_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.651    23.888    adder/out
    SLICE_X52Y23         FDCE                                         r  adder/reg_dat_o_reg[2][15]/C
                         clock pessimism              0.812    24.700    
                         clock uncertainty           -0.070    24.630    
    SLICE_X52Y23         FDCE (Recov_fdce_C_CLR)     -0.580    24.050    adder/reg_dat_o_reg[2][15]
  -------------------------------------------------------------------
                         required time                         24.050    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][17]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.419ns (6.270%)  route 6.264ns (93.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.555ns = ( 23.888 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         6.264    18.097    adder/sys_rst
    SLICE_X52Y23         FDCE                                         f  adder/reg_dat_o_reg[2][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.651    23.888    adder/out
    SLICE_X52Y23         FDCE                                         r  adder/reg_dat_o_reg[2][17]/C
                         clock pessimism              0.812    24.700    
                         clock uncertainty           -0.070    24.630    
    SLICE_X52Y23         FDCE (Recov_fdce_C_CLR)     -0.580    24.050    adder/reg_dat_o_reg[2][17]
  -------------------------------------------------------------------
                         required time                         24.050    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[4][10]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.419ns (6.538%)  route 5.989ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.556ns = ( 23.889 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         5.989    17.822    adder/sys_rst
    SLICE_X55Y22         FDCE                                         f  adder/reg_dat_o_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.652    23.889    adder/out
    SLICE_X55Y22         FDCE                                         r  adder/reg_dat_o_reg[4][10]/C
                         clock pessimism              0.812    24.701    
                         clock uncertainty           -0.070    24.631    
    SLICE_X55Y22         FDCE (Recov_fdce_C_CLR)     -0.580    24.051    adder/reg_dat_o_reg[4][10]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[4][11]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.419ns (6.538%)  route 5.989ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.556ns = ( 23.889 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         5.989    17.822    adder/sys_rst
    SLICE_X55Y22         FDCE                                         f  adder/reg_dat_o_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.652    23.889    adder/out
    SLICE_X55Y22         FDCE                                         r  adder/reg_dat_o_reg[4][11]/C
                         clock pessimism              0.812    24.701    
                         clock uncertainty           -0.070    24.631    
    SLICE_X55Y22         FDCE (Recov_fdce_C_CLR)     -0.580    24.051    adder/reg_dat_o_reg[4][11]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[4][8]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.419ns (6.538%)  route 5.989ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.556ns = ( 23.889 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         5.989    17.822    adder/sys_rst
    SLICE_X55Y22         FDCE                                         f  adder/reg_dat_o_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.652    23.889    adder/out
    SLICE_X55Y22         FDCE                                         r  adder/reg_dat_o_reg[4][8]/C
                         clock pessimism              0.812    24.701    
                         clock uncertainty           -0.070    24.631    
    SLICE_X55Y22         FDCE (Recov_fdce_C_CLR)     -0.580    24.051    adder/reg_dat_o_reg[4][8]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[4][9]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.419ns (6.538%)  route 5.989ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.556ns = ( 23.889 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         5.989    17.822    adder/sys_rst
    SLICE_X55Y22         FDCE                                         f  adder/reg_dat_o_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.652    23.889    adder/out
    SLICE_X55Y22         FDCE                                         r  adder/reg_dat_o_reg[4][9]/C
                         clock pessimism              0.812    24.701    
                         clock uncertainty           -0.070    24.631    
    SLICE_X55Y22         FDCE (Recov_fdce_C_CLR)     -0.580    24.051    adder/reg_dat_o_reg[4][9]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][11]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.419ns (6.538%)  route 5.989ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.556ns = ( 23.889 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         5.989    17.822    adder/sys_rst
    SLICE_X54Y22         FDCE                                         f  adder/reg_dat_o_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.652    23.889    adder/out
    SLICE_X54Y22         FDCE                                         r  adder/reg_dat_o_reg[0][11]/C
                         clock pessimism              0.812    24.701    
                         clock uncertainty           -0.070    24.631    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.494    24.137    adder/reg_dat_o_reg[0][11]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][13]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.419ns (6.538%)  route 5.989ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.556ns = ( 23.889 - 13.333 ) 
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.479     6.081    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.205 r  clk100_inst/O
                         net (fo=9, routed)           1.220     7.425    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.513 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.531    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.627 r  BUFG/O
                         net (fo=2545, routed)        1.786    11.414    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419    11.833 f  FDPE_1/Q
                         net (fo=599, routed)         5.989    17.822    adder/sys_rst
    SLICE_X54Y22         FDCE                                         f  adder/reg_dat_o_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.219    18.974    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.100    19.074 r  clk100_inst/O
                         net (fo=9, routed)           1.066    20.140    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.223 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.146    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.237 r  BUFG/O
                         net (fo=2545, routed)        1.652    23.889    adder/out
    SLICE_X54Y22         FDCE                                         r  adder/reg_dat_o_reg[0][13]/C
                         clock pessimism              0.812    24.701    
                         clock uncertainty           -0.070    24.631    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.494    24.137    adder/reg_dat_o_reg[0][13]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                  6.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.424%)  route 0.307ns (70.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.967ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.307     4.188    adder/sys_rst
    SLICE_X65Y21         FDCE                                         f  adder/reg_dat_o_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.896     4.736    adder/out
    SLICE_X65Y21         FDCE                                         r  adder/reg_dat_o_reg[0][0]/C
                         clock pessimism             -0.967     3.769    
    SLICE_X65Y21         FDCE (Remov_fdce_C_CLR)     -0.146     3.623    adder/reg_dat_o_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           4.188    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][1]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.424%)  route 0.307ns (70.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.967ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.307     4.188    adder/sys_rst
    SLICE_X65Y21         FDCE                                         f  adder/reg_dat_o_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.896     4.736    adder/out
    SLICE_X65Y21         FDCE                                         r  adder/reg_dat_o_reg[0][1]/C
                         clock pessimism             -0.967     3.769    
    SLICE_X65Y21         FDCE (Remov_fdce_C_CLR)     -0.146     3.623    adder/reg_dat_o_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           4.188    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][6]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.424%)  route 0.307ns (70.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.967ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.307     4.188    adder/sys_rst
    SLICE_X65Y21         FDCE                                         f  adder/reg_dat_o_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.896     4.736    adder/out
    SLICE_X65Y21         FDCE                                         r  adder/reg_dat_o_reg[0][6]/C
                         clock pessimism             -0.967     3.769    
    SLICE_X65Y21         FDCE (Remov_fdce_C_CLR)     -0.146     3.623    adder/reg_dat_o_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           4.188    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][6]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.128ns (25.293%)  route 0.378ns (74.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.735ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.378     4.259    adder/sys_rst
    SLICE_X63Y21         FDCE                                         f  adder/reg_dat_o_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.895     4.735    adder/out
    SLICE_X63Y21         FDCE                                         r  adder/reg_dat_o_reg[2][6]/C
                         clock pessimism             -0.945     3.790    
    SLICE_X63Y21         FDCE (Remov_fdce_C_CLR)     -0.146     3.644    adder/reg_dat_o_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -3.644    
                         arrival time                           4.259    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][8]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.128ns (25.293%)  route 0.378ns (74.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.735ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.378     4.259    adder/sys_rst
    SLICE_X63Y21         FDCE                                         f  adder/reg_dat_o_reg[2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.895     4.735    adder/out
    SLICE_X63Y21         FDCE                                         r  adder/reg_dat_o_reg[2][8]/C
                         clock pessimism             -0.945     3.790    
    SLICE_X63Y21         FDCE (Remov_fdce_C_CLR)     -0.146     3.644    adder/reg_dat_o_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -3.644    
                         arrival time                           4.259    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[3][0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.768%)  route 0.520ns (80.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.520     4.401    adder/sys_rst
    SLICE_X60Y21         FDCE                                         f  adder/reg_dat_o_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.893     4.733    adder/out
    SLICE_X60Y21         FDCE                                         r  adder/reg_dat_o_reg[3][0]/C
                         clock pessimism             -0.945     3.788    
    SLICE_X60Y21         FDCE (Remov_fdce_C_CLR)     -0.121     3.667    adder/reg_dat_o_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][4]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.128ns (16.170%)  route 0.664ns (83.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.730ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.664     4.545    adder/sys_rst
    SLICE_X60Y23         FDCE                                         f  adder/reg_dat_o_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.890     4.730    adder/out
    SLICE_X60Y23         FDCE                                         r  adder/reg_dat_o_reg[2][4]/C
                         clock pessimism             -0.945     3.785    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.121     3.664    adder/reg_dat_o_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][23]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.128ns (14.331%)  route 0.765ns (85.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.730ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.765     4.646    adder/sys_rst
    SLICE_X58Y26         FDCE                                         f  adder/reg_dat_o_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.890     4.730    adder/out
    SLICE_X58Y26         FDCE                                         r  adder/reg_dat_o_reg[0][23]/C
                         clock pessimism             -0.945     3.785    
    SLICE_X58Y26         FDCE (Remov_fdce_C_CLR)     -0.121     3.664    adder/reg_dat_o_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           4.646    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][29]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.128ns (14.331%)  route 0.765ns (85.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.730ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.765     4.646    adder/sys_rst
    SLICE_X58Y26         FDCE                                         f  adder/reg_dat_o_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.890     4.730    adder/out
    SLICE_X58Y26         FDCE                                         r  adder/reg_dat_o_reg[0][29]/C
                         clock pessimism             -0.945     3.785    
    SLICE_X58Y26         FDCE (Remov_fdce_C_CLR)     -0.121     3.664    adder/reg_dat_o_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           4.646    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[1][23]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.128ns (14.331%)  route 0.765ns (85.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.730ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.862     1.782    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk100_inst/O
                         net (fo=9, routed)           0.583     2.409    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.459 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.107    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.133 r  BUFG/O
                         net (fo=2545, routed)        0.620     3.753    sys_clk
    SLICE_X65Y23         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.128     3.881 f  FDPE_1/Q
                         net (fo=599, routed)         0.765     4.646    adder/sys_rst
    SLICE_X59Y26         FDCE                                         f  adder/reg_dat_o_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.186     2.352    clk100_IBUF_BUFG
    SLICE_X22Y15         LUT1 (Prop_lut1_I0_O)        0.056     2.408 r  clk100_inst/O
                         net (fo=9, routed)           0.651     3.058    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.111 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.811    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.840 r  BUFG/O
                         net (fo=2545, routed)        0.890     4.730    adder/out
    SLICE_X59Y26         FDCE                                         r  adder/reg_dat_o_reg[1][23]/C
                         clock pessimism             -0.945     3.785    
    SLICE_X59Y26         FDCE (Remov_fdce_C_CLR)     -0.146     3.639    adder/reg_dat_o_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -3.639    
                         arrival time                           4.646    
  -------------------------------------------------------------------
                         slack                                  1.007    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------------+---------+-------+---------------+---------+---------------+---------+-------------+
Reference | Input                | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal    |
Clock     | Port                 | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock       |
----------+----------------------+---------+-------+---------------+---------+---------------+---------+-------------+
clk100    | cpu_reset            | FDCE    | -     |     1.255 (r) | FAST    |     1.196 (r) | SLOW    |             |
clk100    | cellularram_data[0]  | FDRE    | -     |    -0.982 (r) | FAST    |     6.615 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[1]  | FDRE    | -     |    -1.500 (r) | FAST    |     7.428 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[2]  | FDRE    | -     |    -1.456 (r) | FAST    |     7.328 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[3]  | FDRE    | -     |    -1.196 (r) | FAST    |     6.946 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[4]  | FDRE    | -     |    -1.467 (r) | FAST    |     7.351 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[5]  | FDRE    | -     |    -1.253 (r) | FAST    |     7.030 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[6]  | FDRE    | -     |    -1.298 (r) | FAST    |     7.133 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[7]  | FDRE    | -     |    -1.058 (r) | FAST    |     6.631 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[8]  | FDRE    | -     |    -0.885 (r) | FAST    |     6.381 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[9]  | FDRE    | -     |    -0.837 (r) | FAST    |     6.339 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[10] | FDRE    | -     |    -0.719 (r) | FAST    |     6.143 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[11] | FDRE    | -     |    -1.048 (r) | FAST    |     6.720 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[12] | FDRE    | -     |    -1.214 (r) | FAST    |     6.920 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[13] | FDRE    | -     |    -1.189 (r) | FAST    |     6.947 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[14] | FDRE    | -     |    -1.218 (r) | FAST    |     6.930 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[15] | FDRE    | -     |    -1.384 (r) | FAST    |     7.332 (r) | SLOW    | crg_clkout0 |
clk100    | my_uart_pads_rx      | FDRE    | -     |    -0.226 (r) | FAST    |     5.372 (r) | SLOW    | crg_clkout0 |
clk100    | serial_rx            | FDRE    | -     |    -1.024 (r) | FAST    |     6.617 (r) | SLOW    | crg_clkout0 |
clk100    | user_btn4            | FDRE    | -     |    -0.631 (r) | FAST    |     6.020 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw0             | FDRE    | -     |    -2.042 (r) | FAST    |     8.424 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw1             | FDRE    | -     |    -2.091 (r) | FAST    |     8.346 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw10            | FDRE    | -     |    -1.560 (r) | FAST    |     7.593 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw11            | FDRE    | -     |    -1.687 (r) | FAST    |     7.746 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw12            | FDRE    | -     |    -1.861 (r) | FAST    |     7.978 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw13            | FDRE    | -     |    -1.867 (r) | FAST    |     8.036 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw14            | FDRE    | -     |    -1.870 (r) | FAST    |     8.017 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw15            | FDRE    | -     |    -1.893 (r) | FAST    |     8.058 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw2             | FDRE    | -     |    -2.112 (r) | FAST    |     8.456 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw3             | FDRE    | -     |    -2.035 (r) | FAST    |     8.292 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw4             | FDRE    | -     |    -2.014 (r) | FAST    |     8.263 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw5             | FDRE    | -     |    -2.037 (r) | FAST    |     8.362 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw6             | FDRE    | -     |    -1.968 (r) | FAST    |     8.162 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw7             | FDRE    | -     |    -1.890 (r) | FAST    |     8.111 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw8             | FDRE    | -     |    -1.422 (r) | FAST    |     7.439 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw9             | FDRE    | -     |    -1.884 (r) | FAST    |     8.096 (r) | SLOW    | crg_clkout0 |
----------+----------------------+---------+-------+---------------+---------+---------------+---------+-------------+


Output Ports Clock-to-out

----------+----------------------+--------+-------+----------------+---------+----------------+---------+-------------+
Reference | Output               | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal    |
Clock     | Port                 | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock       |
----------+----------------------+--------+-------+----------------+---------+----------------+---------+-------------+
clk100    | cellularram_addr[0]  | FDRE   | -     |     19.706 (r) | SLOW    |      6.621 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[1]  | FDRE   | -     |     20.181 (r) | SLOW    |      6.803 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[2]  | FDRE   | -     |     20.324 (r) | SLOW    |      6.903 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[3]  | FDRE   | -     |     19.890 (r) | SLOW    |      6.713 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[4]  | FDRE   | -     |     20.681 (r) | SLOW    |      7.032 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[5]  | FDRE   | -     |     20.548 (r) | SLOW    |      6.992 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[6]  | FDRE   | -     |     21.021 (r) | SLOW    |      7.236 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[7]  | FDRE   | -     |     19.858 (r) | SLOW    |      6.712 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[8]  | FDRE   | -     |     19.458 (r) | SLOW    |      6.520 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[9]  | FDRE   | -     |     19.473 (r) | SLOW    |      6.534 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[10] | FDRE   | -     |     19.330 (r) | SLOW    |      6.471 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[11] | FDRE   | -     |     19.142 (r) | SLOW    |      6.333 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[12] | FDRE   | -     |     19.584 (r) | SLOW    |      6.611 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[13] | FDRE   | -     |     19.360 (r) | SLOW    |      6.436 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[14] | FDRE   | -     |     19.370 (r) | SLOW    |      6.401 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[15] | FDRE   | -     |     20.006 (r) | SLOW    |      6.694 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[16] | FDRE   | -     |     19.526 (r) | SLOW    |      6.572 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[17] | FDRE   | -     |     19.881 (r) | SLOW    |      6.709 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[18] | FDRE   | -     |     19.275 (r) | SLOW    |      6.398 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[19] | FDRE   | -     |     19.334 (r) | SLOW    |      6.427 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[20] | FDRE   | -     |     18.941 (r) | SLOW    |      6.235 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[21] | FDRE   | -     |     19.837 (r) | SLOW    |      6.632 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[22] | FDRE   | -     |     18.922 (r) | SLOW    |      6.242 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_adv      | FDRE   | -     |     19.048 (r) | SLOW    |      6.281 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_cen      | FDRE   | -     |     20.362 (r) | SLOW    |      6.852 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[0]  | FDSE   | -     |     21.593 (r) | SLOW    |      6.714 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[1]  | FDRE   | -     |     19.145 (r) | SLOW    |      6.287 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[2]  | FDRE   | -     |     19.051 (r) | SLOW    |      6.218 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[3]  | FDSE   | -     |     21.428 (r) | SLOW    |      6.629 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[4]  | FDSE   | -     |     19.407 (r) | SLOW    |      6.233 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[5]  | FDSE   | -     |     19.932 (r) | SLOW    |      6.472 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[6]  | FDSE   | -     |     20.975 (r) | SLOW    |      6.663 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[7]  | FDSE   | -     |     21.124 (r) | SLOW    |      6.550 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[8]  | FDSE   | -     |     22.275 (r) | SLOW    |      6.859 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[9]  | FDSE   | -     |     22.421 (r) | SLOW    |      6.928 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[10] | FDSE   | -     |     22.590 (r) | SLOW    |      6.829 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[11] | FDSE   | -     |     21.706 (r) | SLOW    |      6.413 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[12] | FDSE   | -     |     20.349 (r) | SLOW    |      6.485 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[13] | FDSE   | -     |     20.514 (r) | SLOW    |      6.585 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[14] | FDSE   | -     |     20.661 (r) | SLOW    |      6.558 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[15] | FDSE   | -     |     20.077 (r) | SLOW    |      6.524 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_lb       | FDRE   | -     |     20.097 (r) | SLOW    |      6.765 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_oen      | FDRE   | -     |     19.991 (r) | SLOW    |      6.611 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_ub       | FDRE   | -     |     21.423 (r) | SLOW    |      7.311 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_wen      | FDRE   | -     |     19.792 (r) | SLOW    |      6.700 (r) | FAST    | crg_clkout0 |
clk100    | my_uart_pads_tx      | FDSE   | -     |     21.287 (r) | SLOW    |      7.011 (r) | FAST    | crg_clkout0 |
clk100    | segled_0             | FDSE   | -     |     27.431 (r) | SLOW    |      7.187 (r) | FAST    | crg_clkout0 |
clk100    | segled_1             | FDSE   | -     |     27.062 (r) | SLOW    |      7.079 (r) | FAST    | crg_clkout0 |
clk100    | segled_2             | FDSE   | -     |     27.089 (r) | SLOW    |      7.033 (r) | FAST    | crg_clkout0 |
clk100    | segled_3             | FDSE   | -     |     26.860 (r) | SLOW    |      6.973 (r) | FAST    | crg_clkout0 |
clk100    | segled_4             | FDSE   | -     |     26.653 (r) | SLOW    |      6.920 (r) | FAST    | crg_clkout0 |
clk100    | segled_5             | FDSE   | -     |     26.831 (r) | SLOW    |      6.967 (r) | FAST    | crg_clkout0 |
clk100    | segled_6             | FDSE   | -     |     26.793 (r) | SLOW    |      6.970 (r) | FAST    | crg_clkout0 |
clk100    | segled_an0           | FDRE   | -     |     18.323 (r) | SLOW    |      5.834 (r) | FAST    | crg_clkout0 |
clk100    | segled_an1           | FDSE   | -     |     18.049 (r) | SLOW    |      5.735 (r) | FAST    | crg_clkout0 |
clk100    | segled_an2           | FDSE   | -     |     19.069 (r) | SLOW    |      6.182 (r) | FAST    | crg_clkout0 |
clk100    | segled_an3           | FDSE   | -     |     18.482 (r) | SLOW    |      5.881 (r) | FAST    | crg_clkout0 |
clk100    | segled_an4           | FDSE   | -     |     19.042 (r) | SLOW    |      6.137 (r) | FAST    | crg_clkout0 |
clk100    | segled_an5           | FDSE   | -     |     18.538 (r) | SLOW    |      5.922 (r) | FAST    | crg_clkout0 |
clk100    | segled_an6           | FDSE   | -     |     19.483 (r) | SLOW    |      6.355 (r) | FAST    | crg_clkout0 |
clk100    | segled_an7           | FDSE   | -     |     19.476 (r) | SLOW    |      6.348 (r) | FAST    | crg_clkout0 |
clk100    | serial_tx            | FDSE   | -     |     20.818 (r) | SLOW    |      6.911 (r) | FAST    | crg_clkout0 |
clk100    | user_led0            | FDRE   | -     |     19.798 (r) | SLOW    |      6.213 (r) | FAST    | crg_clkout0 |
clk100    | user_led1            | FDRE   | -     |     20.279 (r) | SLOW    |      6.375 (r) | FAST    | crg_clkout0 |
clk100    | user_led10           | FDRE   | -     |     20.768 (r) | SLOW    |      6.679 (r) | FAST    | crg_clkout0 |
clk100    | user_led11           | FDRE   | -     |     20.613 (r) | SLOW    |      6.381 (r) | FAST    | crg_clkout0 |
clk100    | user_led12           | FDRE   | -     |     20.824 (r) | SLOW    |      6.653 (r) | FAST    | crg_clkout0 |
clk100    | user_led13           | FDRE   | -     |     20.904 (r) | SLOW    |      6.874 (r) | FAST    | crg_clkout0 |
clk100    | user_led14           | FDRE   | -     |     21.007 (r) | SLOW    |      6.555 (r) | FAST    | crg_clkout0 |
clk100    | user_led15           | FDRE   | -     |     20.384 (r) | SLOW    |      6.419 (r) | FAST    | crg_clkout0 |
clk100    | user_led2            | FDRE   | -     |     20.427 (r) | SLOW    |      6.336 (r) | FAST    | crg_clkout0 |
clk100    | user_led3            | FDRE   | -     |     19.898 (r) | SLOW    |      6.242 (r) | FAST    | crg_clkout0 |
clk100    | user_led4            | FDRE   | -     |     20.815 (r) | SLOW    |      6.655 (r) | FAST    | crg_clkout0 |
clk100    | user_led5            | FDRE   | -     |     20.519 (r) | SLOW    |      6.603 (r) | FAST    | crg_clkout0 |
clk100    | user_led6            | FDRE   | -     |     20.296 (r) | SLOW    |      6.457 (r) | FAST    | crg_clkout0 |
clk100    | user_led7            | FDRE   | -     |     20.069 (r) | SLOW    |      6.399 (r) | FAST    | crg_clkout0 |
clk100    | user_led8            | FDRE   | -     |     21.187 (r) | SLOW    |      6.680 (r) | FAST    | crg_clkout0 |
clk100    | user_led9            | FDRE   | -     |     21.279 (r) | SLOW    |      6.779 (r) | FAST    | crg_clkout0 |
----------+----------------------+--------+-------+----------------+---------+----------------+---------+-------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |        10.083 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.709 ns
Ideal Clock Offset to Actual Clock: 4.074 ns
---------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                     |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source               |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
---------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
cellularram_data[0]  |  -0.982 (r) | FAST    |   6.615 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[1]  |  -1.500 (r) | FAST    |   7.428 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[2]  |  -1.456 (r) | FAST    |   7.328 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[3]  |  -1.196 (r) | FAST    |   6.946 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[4]  |  -1.467 (r) | FAST    |   7.351 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[5]  |  -1.253 (r) | FAST    |   7.030 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[6]  |  -1.298 (r) | FAST    |   7.133 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[7]  |  -1.058 (r) | FAST    |   6.631 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[8]  |  -0.885 (r) | FAST    |   6.381 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[9]  |  -0.837 (r) | FAST    |   6.339 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[10] |  -0.719 (r) | FAST    |   6.143 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[11] |  -1.048 (r) | FAST    |   6.720 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[12] |  -1.214 (r) | FAST    |   6.920 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[13] |  -1.189 (r) | FAST    |   6.947 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[14] |  -1.218 (r) | FAST    |   6.930 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[15] |  -1.384 (r) | FAST    |   7.332 (r) | SLOW    |       inf |       inf |             - |
---------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary   |  -0.719 (r) | FAST    |   7.428 (r) | SLOW    |       inf |       inf |             - |
---------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.098 ns
---------------------+--------------+---------+-------------+---------+----------+
                     |      Max     | Process |     Min     | Process | Edge     |
Pad                  |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
---------------------+--------------+---------+-------------+---------+----------+
cellularram_addr[0]  |   19.706 (r) | SLOW    |   6.621 (r) | FAST    |    0.784 |
cellularram_addr[1]  |   20.181 (r) | SLOW    |   6.803 (r) | FAST    |    1.259 |
cellularram_addr[2]  |   20.324 (r) | SLOW    |   6.903 (r) | FAST    |    1.402 |
cellularram_addr[3]  |   19.890 (r) | SLOW    |   6.713 (r) | FAST    |    0.967 |
cellularram_addr[4]  |   20.681 (r) | SLOW    |   7.032 (r) | FAST    |    1.758 |
cellularram_addr[5]  |   20.548 (r) | SLOW    |   6.992 (r) | FAST    |    1.626 |
cellularram_addr[6]  |   21.021 (r) | SLOW    |   7.236 (r) | FAST    |    2.098 |
cellularram_addr[7]  |   19.858 (r) | SLOW    |   6.712 (r) | FAST    |    0.936 |
cellularram_addr[8]  |   19.458 (r) | SLOW    |   6.520 (r) | FAST    |    0.535 |
cellularram_addr[9]  |   19.473 (r) | SLOW    |   6.534 (r) | FAST    |    0.550 |
cellularram_addr[10] |   19.330 (r) | SLOW    |   6.471 (r) | FAST    |    0.408 |
cellularram_addr[11] |   19.142 (r) | SLOW    |   6.333 (r) | FAST    |    0.220 |
cellularram_addr[12] |   19.584 (r) | SLOW    |   6.611 (r) | FAST    |    0.662 |
cellularram_addr[13] |   19.360 (r) | SLOW    |   6.436 (r) | FAST    |    0.438 |
cellularram_addr[14] |   19.370 (r) | SLOW    |   6.401 (r) | FAST    |    0.448 |
cellularram_addr[15] |   20.006 (r) | SLOW    |   6.694 (r) | FAST    |    1.084 |
cellularram_addr[16] |   19.526 (r) | SLOW    |   6.572 (r) | FAST    |    0.604 |
cellularram_addr[17] |   19.881 (r) | SLOW    |   6.709 (r) | FAST    |    0.959 |
cellularram_addr[18] |   19.275 (r) | SLOW    |   6.398 (r) | FAST    |    0.353 |
cellularram_addr[19] |   19.334 (r) | SLOW    |   6.427 (r) | FAST    |    0.412 |
cellularram_addr[20] |   18.941 (r) | SLOW    |   6.235 (r) | FAST    |    0.019 |
cellularram_addr[21] |   19.837 (r) | SLOW    |   6.632 (r) | FAST    |    0.914 |
cellularram_addr[22] |   18.922 (r) | SLOW    |   6.242 (r) | FAST    |    0.007 |
---------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary   |   21.021 (r) | SLOW    |   6.235 (r) | FAST    |    2.098 |
---------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 3.539 ns
---------------------+--------------+---------+-------------+---------+----------+
                     |      Max     | Process |     Min     | Process | Edge     |
Pad                  |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
---------------------+--------------+---------+-------------+---------+----------+
cellularram_data[0]  |   21.593 (r) | SLOW    |   6.714 (r) | FAST    |    2.541 |
cellularram_data[1]  |   19.145 (r) | SLOW    |   6.287 (r) | FAST    |    0.094 |
cellularram_data[2]  |   19.051 (r) | SLOW    |   6.218 (r) | FAST    |    0.000 |
cellularram_data[3]  |   21.428 (r) | SLOW    |   6.629 (r) | FAST    |    2.377 |
cellularram_data[4]  |   19.407 (r) | SLOW    |   6.233 (r) | FAST    |    0.355 |
cellularram_data[5]  |   19.932 (r) | SLOW    |   6.472 (r) | FAST    |    0.880 |
cellularram_data[6]  |   20.975 (r) | SLOW    |   6.663 (r) | FAST    |    1.923 |
cellularram_data[7]  |   21.124 (r) | SLOW    |   6.550 (r) | FAST    |    2.073 |
cellularram_data[8]  |   22.275 (r) | SLOW    |   6.859 (r) | FAST    |    3.223 |
cellularram_data[9]  |   22.421 (r) | SLOW    |   6.928 (r) | FAST    |    3.369 |
cellularram_data[10] |   22.590 (r) | SLOW    |   6.829 (r) | FAST    |    3.539 |
cellularram_data[11] |   21.706 (r) | SLOW    |   6.413 (r) | FAST    |    2.655 |
cellularram_data[12] |   20.349 (r) | SLOW    |   6.485 (r) | FAST    |    1.298 |
cellularram_data[13] |   20.514 (r) | SLOW    |   6.585 (r) | FAST    |    1.463 |
cellularram_data[14] |   20.661 (r) | SLOW    |   6.558 (r) | FAST    |    1.610 |
cellularram_data[15] |   20.077 (r) | SLOW    |   6.524 (r) | FAST    |    1.026 |
---------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary   |   22.590 (r) | SLOW    |   6.218 (r) | FAST    |    3.539 |
---------------------+--------------+---------+-------------+---------+----------+




