###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        37677   # Number of WRITE/WRITEP commands
num_reads_done                 =      1110285   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       908268   # Number of read row buffer hits
num_read_cmds                  =      1110285   # Number of READ/READP commands
num_writes_done                =        37689   # Number of read requests issued
num_write_row_hits             =        22657   # Number of write row buffer hits
num_act_cmds                   =       218116   # Number of ACT commands
num_pre_cmds                   =       218087   # Number of PRE commands
num_ondemand_pres              =       194866   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9454874   # Cyles of rank active rank.0
rank_active_cycles.1           =      9182798   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       545126   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       817202   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1078186   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20764   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11500   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4466   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3284   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4179   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2970   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          717   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          567   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          679   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20704   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           14   # Write cmd latency (cycles)
write_latency[80-99]           =           32   # Write cmd latency (cycles)
write_latency[100-119]         =           45   # Write cmd latency (cycles)
write_latency[120-139]         =           71   # Write cmd latency (cycles)
write_latency[140-159]         =          141   # Write cmd latency (cycles)
write_latency[160-179]         =          218   # Write cmd latency (cycles)
write_latency[180-199]         =          326   # Write cmd latency (cycles)
write_latency[200-]            =        36821   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       348396   # Read request latency (cycles)
read_latency[40-59]            =       127977   # Read request latency (cycles)
read_latency[60-79]            =       119499   # Read request latency (cycles)
read_latency[80-99]            =        69468   # Read request latency (cycles)
read_latency[100-119]          =        56673   # Read request latency (cycles)
read_latency[120-139]          =        51357   # Read request latency (cycles)
read_latency[140-159]          =        40306   # Read request latency (cycles)
read_latency[160-179]          =        34062   # Read request latency (cycles)
read_latency[180-199]          =        28915   # Read request latency (cycles)
read_latency[200-]             =       233626   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.88084e+08   # Write energy
read_energy                    =  4.47667e+09   # Read energy
act_energy                     =  5.96765e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.6166e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.92257e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89984e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73007e+09   # Active standby energy rank.1
average_read_latency           =      151.611   # Average read request latency (cycles)
average_interarrival           =      8.71054   # Average request interarrival latency (cycles)
total_energy                   =    1.825e+10   # Total energy (pJ)
average_power                  =         1825   # Average power (mW)
average_bandwidth              =      9.79604   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        36620   # Number of WRITE/WRITEP commands
num_reads_done                 =      1156353   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       925022   # Number of read row buffer hits
num_read_cmds                  =      1156347   # Number of READ/READP commands
num_writes_done                =        36626   # Number of read requests issued
num_write_row_hits             =        21744   # Number of write row buffer hits
num_act_cmds                   =       247359   # Number of ACT commands
num_pre_cmds                   =       247333   # Number of PRE commands
num_ondemand_pres              =       223708   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9349581   # Cyles of rank active rank.0
rank_active_cycles.1           =      9290297   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       650419   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       709703   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1123270   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20908   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11447   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4248   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3258   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4396   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2779   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          723   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          540   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          712   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20731   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            7   # Write cmd latency (cycles)
write_latency[60-79]           =           12   # Write cmd latency (cycles)
write_latency[80-99]           =           22   # Write cmd latency (cycles)
write_latency[100-119]         =           34   # Write cmd latency (cycles)
write_latency[120-139]         =           89   # Write cmd latency (cycles)
write_latency[140-159]         =          138   # Write cmd latency (cycles)
write_latency[160-179]         =          224   # Write cmd latency (cycles)
write_latency[180-199]         =          335   # Write cmd latency (cycles)
write_latency[200-]            =        35758   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       343491   # Read request latency (cycles)
read_latency[40-59]            =       132810   # Read request latency (cycles)
read_latency[60-79]            =       132485   # Read request latency (cycles)
read_latency[80-99]            =        78543   # Read request latency (cycles)
read_latency[100-119]          =        63794   # Read request latency (cycles)
read_latency[120-139]          =        58073   # Read request latency (cycles)
read_latency[140-159]          =        45198   # Read request latency (cycles)
read_latency[160-179]          =        37289   # Read request latency (cycles)
read_latency[180-199]          =        31381   # Read request latency (cycles)
read_latency[200-]             =       233283   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.82807e+08   # Write energy
read_energy                    =  4.66239e+09   # Read energy
act_energy                     =  6.76774e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.12201e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.40657e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83414e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79715e+09   # Active standby energy rank.1
average_read_latency           =      143.453   # Average read request latency (cycles)
average_interarrival           =      8.38201   # Average request interarrival latency (cycles)
total_energy                   =  1.85108e+10   # Total energy (pJ)
average_power                  =      1851.08   # Average power (mW)
average_bandwidth              =      10.1801   # Average bandwidth
