Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Nov  3 20:27:37 2025
| Host         : student-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_thingy_top_timing_summary_routed.rpt -pb led_thingy_top_timing_summary_routed.pb -rpx led_thingy_top_timing_summary_routed.rpx -warn_on_violation
| Design       : led_thingy_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 3.872ns (50.469%)  route 3.800ns (49.531%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.733     2.767    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     2.891 r  led5_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.067     4.958    led5_r_OBUF
    V8                   OBUF (Prop_obuf_I_O)         2.715     7.673 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000     7.673    led5_r
    V8                                                                r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 4.030ns (53.364%)  route 3.522ns (46.636%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[2]_inst/O
                         net (fo=6, routed)           1.649     2.639    btn_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.152     2.791 r  led4_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.873     4.663    led4_r_OBUF
    W9                   OBUF (Prop_obuf_I_O)         2.888     7.551 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000     7.551    led4_r
    W9                                                                r  led4_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 4.010ns (53.132%)  route 3.538ns (46.868%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[2]_inst/O
                         net (fo=6, routed)           1.659     2.649    btn_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.150     2.799 r  led4_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.879     4.677    led4_b_OBUF
    U8                   OBUF (Prop_obuf_I_O)         2.871     7.548 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000     7.548    led4_b
    U8                                                                r  led4_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 3.801ns (51.906%)  route 3.522ns (48.094%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[2]_inst/O
                         net (fo=6, routed)           1.659     2.649    btn_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.124     2.773 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.863     4.636    led4_g_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.688     7.324 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     7.324    led4_g
    U9                                                                r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 3.835ns (52.676%)  route 3.446ns (47.324%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.724     2.758    sw_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     2.882 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.721     4.603    led_OBUF[3]
    W11                  OBUF (Prop_obuf_I_O)         2.678     7.281 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.281    led[3]
    W11                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.256ns  (logic 3.999ns (55.111%)  route 3.257ns (44.889%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.724     2.758    sw_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.153     2.911 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.533     4.444    led_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         2.813     7.256 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.256    led[0]
    U5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.225ns  (logic 3.821ns (52.882%)  route 3.404ns (47.118%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.707     2.741    sw_IBUF[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.124     2.865 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.697     4.562    led_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         2.663     7.225 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.225    led[1]
    T5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 3.829ns (53.616%)  route 3.312ns (46.384%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[2]_inst/O
                         net (fo=6, routed)           1.445     2.435    btn_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.124     2.559 r  led5_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867     4.426    led5_g_OBUF
    W8                   OBUF (Prop_obuf_I_O)         2.715     7.141 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000     7.141    led5_g
    W8                                                                r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 3.756ns (52.856%)  route 3.350ns (47.144%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          1.678     2.629    btn_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     2.753 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.424    led_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         2.681     7.105 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.105    led[2]
    Y11                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 3.795ns (53.441%)  route 3.306ns (46.559%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[2]_inst/O
                         net (fo=6, routed)           1.443     2.433    btn_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.124     2.557 r  led5_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.864     4.420    led5_b_OBUF
    W10                  OBUF (Prop_obuf_I_O)         2.682     7.102 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000     7.102    led5_b
    W10                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.427ns (63.226%)  route 0.830ns (36.774%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          0.488     0.672    btn_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.717 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.060    led_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         1.197     2.257 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.257    led[2]
    Y11                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.469ns (64.455%)  route 0.810ns (35.545%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  btn_IBUF[3]_inst/O
                         net (fo=6, routed)           0.409     0.629    btn_IBUF[3]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.045     0.674 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.401     1.075    led4_g_OBUF
    U9                   OBUF (Prop_obuf_I_O)         1.204     2.279 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     2.279    led4_g
    U9                                                                r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.419ns (62.014%)  route 0.869ns (37.986%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          0.583     0.763    btn_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.049     0.812 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.286     1.098    led_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.191     2.288 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.288    led[0]
    U5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.428ns (61.861%)  route 0.880ns (38.139%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          0.479     0.663    btn_IBUF[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.708 r  led5_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.402     1.110    led5_b_OBUF
    W10                  OBUF (Prop_obuf_I_O)         1.198     2.308 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000     2.308    led5_b
    W10                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.418ns (60.258%)  route 0.936ns (39.742%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          0.583     0.763    btn_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.808 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.352     1.160    led_OBUF[3]
    W11                  OBUF (Prop_obuf_I_O)         1.194     2.354 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.354    led[3]
    W11                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.517ns (64.351%)  route 0.841ns (35.649%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  btn_IBUF[3]_inst/O
                         net (fo=6, routed)           0.409     0.629    btn_IBUF[3]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.048     0.677 r  led4_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.432     1.109    led4_b_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.249     2.358 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000     2.358    led4_b
    U8                                                                r  led4_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.461ns (61.744%)  route 0.905ns (38.256%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 f  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          0.480     0.664    btn_IBUF[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.709 r  led5_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.425     1.135    led5_g_OBUF
    W8                   OBUF (Prop_obuf_I_O)         1.231     2.366 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000     2.366    led5_g
    W8                                                                r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.409ns (59.396%)  route 0.964ns (40.604%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          0.619     0.803    btn_IBUF[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.848 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.345     1.193    led_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.180     2.373 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.373    led[1]
    T5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.486ns (62.039%)  route 0.909ns (37.961%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          0.488     0.672    btn_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.048     0.720 r  led4_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.142    led4_r_OBUF
    W9                   OBUF (Prop_obuf_I_O)         1.253     2.395 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000     2.395    led4_r
    W9                                                                r  led4_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.496ns (60.647%)  route 0.971ns (39.353%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  btn_IBUF[3]_inst/O
                         net (fo=6, routed)           0.469     0.689    btn_IBUF[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.045     0.734 r  led5_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.502     1.236    led5_r_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.231     2.467 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000     2.467    led5_r
    V8                                                                r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------





