Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ft600_loopback_behav xil_defaultlib.tb_ft600_loopback xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/fpga_top_ft600_loopback.v" Line 12. Module fpga_top_ft600_loopback doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/ftdi_245fifo_top.v" Line 11. Module ftdi_245fifo_top(TX_EW=1,RX_EW=1,CHIP_TYPE="FT600") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/resetn_sync.v" Line 10. Module resetn_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/resetn_sync.v" Line 10. Module resetn_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/resetn_sync.v" Line 10. Module resetn_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v" Line 10. Module fifo2(DW=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_packing.v" Line 10. Module axi_stream_packing(EW=1,SUBMIT_IMMEDIATE=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v" Line 10. Module axi_stream_resizing(IEW=1,OEW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_async.v" Line 9. Module fifo_async(DW=18) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v" Line 10. Module fifo2(DW=18) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v" Line 10. Module axi_stream_resizing(IEW=1,OEW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_delay_submit.v" Line 9. Module fifo_delay_submit(DW=18) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v" Line 10. Module fifo2(DW=18) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/ftdi_245fifo_fsm.v" Line 9. Module ftdi_245fifo_fsm(CHIP_EW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo4.v" Line 11. Module fifo4(DW=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_packing.v" Line 10. Module axi_stream_packing(EW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v" Line 10. Module axi_stream_resizing(IEW=1,OEW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_async.v" Line 9. Module fifo_async(DW=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v" Line 10. Module axi_stream_resizing(IEW=1,OEW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v" Line 10. Module fifo2(DW=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/clock_beat.v" Line 9. Module clock_beat(CLK_FREQ=100000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/fpga_top_ft600_loopback.v" Line 12. Module fpga_top_ft600_loopback doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/ftdi_245fifo_top.v" Line 11. Module ftdi_245fifo_top(TX_EW=1,RX_EW=1,CHIP_TYPE="FT600") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/resetn_sync.v" Line 10. Module resetn_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/resetn_sync.v" Line 10. Module resetn_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/resetn_sync.v" Line 10. Module resetn_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v" Line 10. Module fifo2(DW=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_packing.v" Line 10. Module axi_stream_packing(EW=1,SUBMIT_IMMEDIATE=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v" Line 10. Module axi_stream_resizing(IEW=1,OEW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_async.v" Line 9. Module fifo_async(DW=18) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v" Line 10. Module fifo2(DW=18) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v" Line 10. Module axi_stream_resizing(IEW=1,OEW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_delay_submit.v" Line 9. Module fifo_delay_submit(DW=18) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v" Line 10. Module fifo2(DW=18) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/ftdi_245fifo_fsm.v" Line 9. Module ftdi_245fifo_fsm(CHIP_EW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo4.v" Line 11. Module fifo4(DW=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_packing.v" Line 10. Module axi_stream_packing(EW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v" Line 10. Module axi_stream_resizing(IEW=1,OEW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_async.v" Line 9. Module fifo_async(DW=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v" Line 10. Module axi_stream_resizing(IEW=1,OEW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v" Line 10. Module fifo2(DW=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/clock_beat.v" Line 9. Module clock_beat(CLK_FREQ=100000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.resetn_sync
Compiling module xil_defaultlib.fifo2(DW=19)
Compiling module xil_defaultlib.axi_stream_packing(EW=1,SUBMIT_I...
Compiling module xil_defaultlib.axi_stream_resizing(IEW=1,OEW=1)
Compiling module xil_defaultlib.fifo_async(DW=18)
Compiling module xil_defaultlib.fifo2(DW=18)
Compiling module xil_defaultlib.fifo_delay_submit(DW=18)
Compiling module xil_defaultlib.ftdi_245fifo_fsm(CHIP_EW=1)
Compiling module xil_defaultlib.fifo4(DW=19)
Compiling module xil_defaultlib.axi_stream_packing(EW=1)
Compiling module xil_defaultlib.fifo_async(DW=19)
Compiling module xil_defaultlib.ftdi_245fifo_top(TX_EW=1,RX_EW=1...
Compiling module xil_defaultlib.clock_beat(CLK_FREQ=100000000)
Compiling module xil_defaultlib.fpga_top_ft600_loopback
Compiling module xil_defaultlib.tb_ft600_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ft600_loopback_behav
