.include "macro.inc"

/* assembler directives */
.set noat      /* allow manual use of $at */
.set noreorder /* don't insert nops after branches */
.set gp=64     /* allow use of 64-bit general purpose registers */

.section .text, "ax"

glabel func_8009B530
/* 9C130 8009B530 3C01800D */  lui        $at, %hi(D_800D7050)
/* 9C134 8009B534 D4207050 */  ldc1       $f0, %lo(D_800D7050)($at)
/* 9C138 8009B538 46206083 */  div.d      $f2, $f12, $f0
/* 9C13C 8009B53C 44800000 */  mtc1       $zero, $f0
/* 9C140 8009B540 44800800 */  mtc1       $zero, $f1
/* 9C144 8009B544 00000000 */  nop
/* 9C148 8009B548 462C003E */  c.le.d     $f0, $f12
/* 9C14C 8009B54C 3C01800D */  lui        $at, %hi(D_800D7058)
/* 9C150 8009B550 D4207058 */  ldc1       $f0, %lo(D_800D7058)($at)
/* 9C154 8009B554 45020004 */  bc1fl      .L8009B568
/* 9C158 8009B558 46201000 */   add.d     $f0, $f2, $f0
/* 9C15C 8009B55C 3C01800D */  lui        $at, %hi(D_800D7060)
/* 9C160 8009B560 D4207060 */  ldc1       $f0, %lo(D_800D7060)($at)
/* 9C164 8009B564 46201000 */  add.d      $f0, $f2, $f0
.L8009B568:
/* 9C168 8009B568 4620008D */  trunc.w.d  $f2, $f0
/* 9C16C 8009B56C 44031000 */  mfc1       $v1, $f2
/* 9C170 8009B570 00000000 */  nop
/* 9C174 8009B574 44830000 */  mtc1       $v1, $f0
/* 9C178 8009B578 00000000 */  nop
/* 9C17C 8009B57C 46800021 */  cvt.d.w    $f0, $f0
/* 9C180 8009B580 3C01800D */  lui        $at, %hi(D_800D7068)
/* 9C184 8009B584 D4227068 */  ldc1       $f2, %lo(D_800D7068)($at)
/* 9C188 8009B588 46220002 */  mul.d      $f0, $f0, $f2
/* 9C18C 8009B58C 46206301 */  sub.d      $f12, $f12, $f0
/* 9C190 8009B590 46206085 */  abs.d      $f2, $f12
/* 9C194 8009B594 3C01800D */  lui        $at, %hi(D_800D7070)
/* 9C198 8009B598 D4207070 */  ldc1       $f0, %lo(D_800D7070)($at)
/* 9C19C 8009B59C 4622003C */  c.lt.d     $f0, $f2
/* 9C1A0 8009B5A0 00000000 */  nop
/* 9C1A4 8009B5A4 00000000 */  nop
/* 9C1A8 8009B5A8 45000025 */  bc1f       .L8009B640
/* 9C1AC 8009B5AC 30620001 */   andi      $v0, $v1, 0x1
/* 9C1B0 8009B5B0 00000000 */  nop
/* 9C1B4 8009B5B4 462C6102 */  mul.d      $f4, $f12, $f12
/* 9C1B8 8009B5B8 3C01800D */  lui        $at, %hi(D_800D7078)
/* 9C1BC 8009B5BC D4207078 */  ldc1       $f0, %lo(D_800D7078)($at)
/* 9C1C0 8009B5C0 46202002 */  mul.d      $f0, $f4, $f0
/* 9C1C4 8009B5C4 3C01800D */  lui        $at, %hi(D_800D7080)
/* 9C1C8 8009B5C8 D4227080 */  ldc1       $f2, %lo(D_800D7080)($at)
/* 9C1CC 8009B5CC 46220000 */  add.d      $f0, $f0, $f2
/* 9C1D0 8009B5D0 46202002 */  mul.d      $f0, $f4, $f0
/* 9C1D4 8009B5D4 3C01800D */  lui        $at, %hi(D_800D7088)
/* 9C1D8 8009B5D8 D4227088 */  ldc1       $f2, %lo(D_800D7088)($at)
/* 9C1DC 8009B5DC 46220000 */  add.d      $f0, $f0, $f2
/* 9C1E0 8009B5E0 46202002 */  mul.d      $f0, $f4, $f0
/* 9C1E4 8009B5E4 3C01800D */  lui        $at, %hi(D_800D7090)
/* 9C1E8 8009B5E8 D4227090 */  ldc1       $f2, %lo(D_800D7090)($at)
/* 9C1EC 8009B5EC 46220000 */  add.d      $f0, $f0, $f2
/* 9C1F0 8009B5F0 46202002 */  mul.d      $f0, $f4, $f0
/* 9C1F4 8009B5F4 3C01800D */  lui        $at, %hi(D_800D7098)
/* 9C1F8 8009B5F8 D4227098 */  ldc1       $f2, %lo(D_800D7098)($at)
/* 9C1FC 8009B5FC 46220000 */  add.d      $f0, $f0, $f2
/* 9C200 8009B600 46202002 */  mul.d      $f0, $f4, $f0
/* 9C204 8009B604 3C01800D */  lui        $at, %hi(D_800D70A0)
/* 9C208 8009B608 D42270A0 */  ldc1       $f2, %lo(D_800D70A0)($at)
/* 9C20C 8009B60C 46220000 */  add.d      $f0, $f0, $f2
/* 9C210 8009B610 46202002 */  mul.d      $f0, $f4, $f0
/* 9C214 8009B614 3C01800D */  lui        $at, %hi(D_800D70A8)
/* 9C218 8009B618 D42270A8 */  ldc1       $f2, %lo(D_800D70A8)($at)
/* 9C21C 8009B61C 46220000 */  add.d      $f0, $f0, $f2
/* 9C220 8009B620 46202002 */  mul.d      $f0, $f4, $f0
/* 9C224 8009B624 3C01800D */  lui        $at, %hi(D_800D70B0)
/* 9C228 8009B628 D42270B0 */  ldc1       $f2, %lo(D_800D70B0)($at)
/* 9C22C 8009B62C 46220000 */  add.d      $f0, $f0, $f2
/* 9C230 8009B630 46202102 */  mul.d      $f4, $f4, $f0
/* 9C234 8009B634 00000000 */  nop
/* 9C238 8009B638 46246102 */  mul.d      $f4, $f12, $f4
/* 9C23C 8009B63C 46246300 */  add.d      $f12, $f12, $f4
.L8009B640:
/* 9C240 8009B640 54400002 */  bnel       $v0, $zero, .L8009B64C
/* 9C244 8009B644 46206007 */   neg.d     $f0, $f12
/* 9C248 8009B648 46206006 */  mov.d      $f0, $f12
.L8009B64C:
/* 9C24C 8009B64C 03E00008 */  jr         $ra
/* 9C250 8009B650 00000000 */   nop
/* 9C254 8009B654 00000000 */  nop
/* 9C258 8009B658 00000000 */  nop
/* 9C25C 8009B65C 00000000 */  nop
