# APIC

关于apic的理论知识,可以翻阅过往文章,我这里不再赘述. 本节会简要讲述qemu如何模拟APIC以及IOAPIC.

## 数据结构

### IOAPICState

IOAPICState的实例用于模拟IOAPIC硬件,它的主要作用是将接收到的中断传递给一个或者多个Local APIC.

```c
// apic.c

/* IOAPIC -- 主要负责接收外部的硬件中断,将硬件产生的中断信号翻译成具有一定格式的消息,然后通过总线
 * 将消息发送给一个或者多个LAPIC (Local APIC)
 */
struct IOAPICState {
    uint8_t id;
    uint8_t ioregsel;

    uint32_t irr; /* interrupt request register */
    uint64_t ioredtbl[IOAPIC_NUM_PINS]; /* 一共24个管脚,每个管脚都对应着一个64位的重定向表项 */
};

// pc.h
typedef struct IOAPICState IOAPICState;
```

### APICState

APICState的实例主要用于模拟APIC硬件,在多核环境下,每一个CPU都有一个对应的APIC结构.

```c
typedef struct APICState {
    CPUState *cpu_env;
    uint32_t apicbase;
    uint8_t id;
    uint8_t arb_id;
    /* task priority register 任务优先级寄存器,确定当前CPU能处理什么级别的中断 
     * cpu只处理比TPR中级别更高的中断,比它低的中断暂时屏蔽掉,也就是在IRR中继续等待.
     */
    uint8_t tpr;
    uint32_t spurious_vec;
    uint8_t log_dest;
    uint8_t dest_mode;
    uint32_t isr[8];  /* in service register */
    uint32_t tmr[8];  /* trigger mode register */
    uint32_t irr[8]; /* interrupt request register */
    uint32_t lvt[APIC_LVT_NB];
    uint32_t esr; /* error register */
    /* Interrupt command Register 中断指令寄存器,当一个cpu想把中断发送给另外一个cpu时,
     * 就在ICR中填写相应的中断向量和目标LAPIC标识,然后通过总线向目标LAPIC发送消息.
     */
    uint32_t icr[2];

    uint32_t divide_conf;
    int count_shift;
    uint32_t initial_count;
    int64_t initial_count_load_time, next_time;
    QEMUTimer *timer;
} APICState;
```

## 操作函数

### ioapic

如果我们想模拟一款ioapic硬件,那么我们只需要调用 `ioapic_init` 函数.

```c
// apic.c
static int last_apic_id = 0;

IOAPICState *ioapic_init(void)
{
    IOAPICState *s;
    int io_memory;

    s = qemu_mallocz(sizeof(IOAPICState));
    ioapic_reset(s);
    s->id = last_apic_id++; /* 分配一个id */

    io_memory = cpu_register_io_memory(0, ioapic_mem_read,
                                       ioapic_mem_write, s);
    cpu_register_physical_memory(0xfec00000, 0x1000, io_memory);

    register_savevm("ioapic", 0, 1, ioapic_save, ioapic_load, s);
    qemu_register_reset(ioapic_reset, s);
    return s;
}
```

如果将ioapic作为硬件来看,我们其实只关注如何读取和设置ioapic的相关参数, `ioapic_init` 中调用`cpu_register_io_memory`注册了ioapic的读写回调函数:

```c
// apic.c
static CPUReadMemoryFunc *ioapic_mem_read[3] = {
    ioapic_mem_readl,
    ioapic_mem_readl,
    ioapic_mem_readl,
};

static CPUWriteMemoryFunc *ioapic_mem_write[3] = {
    ioapic_mem_writel,
    ioapic_mem_writel,
    ioapic_mem_writel,
};

```

`ioapic_mem_readl`用于读取ioapic的相关参数:

```c
// apic.c
/* 读取ioapic的相关寄存器
 * @param addr 物理地址
 */
static uint32_t ioapic_mem_readl(void *opaque, target_phys_addr_t addr)
{
    IOAPICState *s = opaque;
    int index;
    uint32_t val = 0;

    addr &= 0xff;
    if (addr == 0x00) {
        val = s->ioregsel;
    } else if (addr == 0x10) {
        switch (s->ioregsel) {
            case 0x00:
                val = s->id << 24;
                break;
            case 0x01:
                val = 0x11 | ((IOAPIC_NUM_PINS - 1) << 16); /* version 0x11 */
                break;
            case 0x02:
                val = 0;
                break;
            default:
                index = (s->ioregsel - 0x10) >> 1;
                if (index >= 0 && index < IOAPIC_NUM_PINS) {
                    if (s->ioregsel & 1)
                        val = s->ioredtbl[index] >> 32;
                    else
                        val = s->ioredtbl[index] & 0xffffffff;
                }
        }
    }
    return val;
}
```

`ioapic_mem_writel` 用于设置ioapci的相关参数信息:

```c
static void ioapic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
{
    IOAPICState *s = opaque;
    int index;

    addr &= 0xff;
    if (addr == 0x00)  {
        s->ioregsel = val;
        return;
    } else if (addr == 0x10) {
        switch (s->ioregsel) {
            case 0x00:
                s->id = (val >> 24) & 0xff;
                return;
            case 0x01:
            case 0x02:
                return;
            default: /* 因为0x00~0x02已经被使用,  0x1<<1 - 0x1<<1 ~ 0x18<<1 - 0x1<<1 用于选择管脚 */
                /* ioregsel的取值范围大致为 0x10 ~ 0x180 */
                index = (s->ioregsel - 0x10) >> 1; /* 选中第index个管脚? */
                if (index >= 0 && index < IOAPIC_NUM_PINS) {
                    if (s->ioregsel & 1) { /* 奇数 */
                        s->ioredtbl[index] &= 0xffffffff;
                        s->ioredtbl[index] |= (uint64_t)val << 32; /* 设置高32bit */
                    } else { /* 偶数 */
                        s->ioredtbl[index] &= ~0xffffffffULL;
                        s->ioredtbl[index] |= val; /* 设置低32bit */
                    }
                    ioapic_service(s); /* 立刻检测管脚上的中断,如果发生了中断,立即触发 */
                }
        }
    }
}
```



### apic

如果我们想构建一款apic硬件,那么只需要调用 `apic_init` 函数.

```c
// apic.c
#define MAX_APICS 255
static APICState *local_apics[MAX_APICS + 1];
/* apic初始化 */
int apic_init(CPUState *env)
{
    APICState *s;
    if (last_apic_id >= MAX_APICS)
        return -1;
    s = qemu_mallocz(sizeof(APICState));
    env->apic_state = s;
    s->id = last_apic_id++;
    env->cpuid_apic_id = s->id;
    s->cpu_env = env; /* CPU和apic一一对应 */

    apic_reset(s);

    /* XXX: mapping more APICs at the same memory location */
    if (apic_io_memory == 0) {
        /* NOTE: the APIC is directly connected to the CPU - it is not
           on the global memory bus. */
        apic_io_memory = cpu_register_io_memory(0, apic_mem_read,
                                                apic_mem_write, NULL);
        cpu_register_physical_memory(s->apicbase & ~0xfff, 0x1000,
                                     apic_io_memory);
    }
    s->timer = qemu_new_timer(vm_clock, apic_timer, s);

    register_savevm("apic", s->id, 2, apic_save, apic_load, s);
    qemu_register_reset(apic_reset, s);

    local_apics[s->id] = s; /* 记录下分配的apic */
    return 0;
}
```

作为qemu模拟的硬件,我们自然只关心如何来读取和设置硬件的参数,和ioapic一样,apic注册了相应的回调函数:

```c
// apic.c
static CPUReadMemoryFunc *apic_mem_read[3] = {
    apic_mem_readb,
    apic_mem_readw,
    apic_mem_readl,
};

static CPUWriteMemoryFunc *apic_mem_write[3] = {
    apic_mem_writeb,
    apic_mem_writew,
    apic_mem_writel,
};
```

这里需要说明一句,读/写虽然存在byte以及word版本,但是实际不生效,实际有用的是 `apic_mem_readl`以及`apic_mem_writel`.

`apic_mem_readl`用于读取这款硬件的相关参数信息:

```c
// apic.c
static uint32_t apic_mem_readl(void *opaque, target_phys_addr_t addr)
{
    CPUState *env;
    APICState *s;
    uint32_t val;
    int index;

    env = cpu_single_env;
    if (!env)
        return 0;
    s = env->apic_state;

    index = (addr >> 4) & 0xff;
    switch(index) {
    case 0x02: /* id */
        val = s->id << 24;
        break;
    case 0x03: /* version */
        val = 0x11 | ((APIC_LVT_NB - 1) << 16); /* version 0x11 */
        break;
    case 0x08:
        val = s->tpr;
        break;
    case 0x09:
        val = apic_get_arb_pri(s);
        break;
    case 0x0a:
        /* ppr */
        val = apic_get_ppr(s);
        break;
    case 0x0b:
        val = 0;
        break;
    case 0x0d:
        val = s->log_dest << 24;
        break;
    case 0x0e:
        val = s->dest_mode << 28;
        break;
    case 0x0f:
        val = s->spurious_vec;
        break;
    case 0x10 ... 0x17:
        val = s->isr[index & 7];
        break;
    case 0x18 ... 0x1f:
        val = s->tmr[index & 7];
        break;
    case 0x20 ... 0x27:
        val = s->irr[index & 7];
        break;
    case 0x28:
        val = s->esr;
        break;
    case 0x30:
    case 0x31:
        val = s->icr[index & 1];
        break;
    case 0x32 ... 0x37:
        val = s->lvt[index - 0x32];
        break;
    case 0x38:
        val = s->initial_count;
        break;
    case 0x39:
        val = apic_get_current_count(s);
        break;
    case 0x3e:
        val = s->divide_conf;
        break;
    default:
        s->esr |= ESR_ILLEGAL_ADDRESS;
        val = 0;
        break;
    }
    return val;
}

```

`apic_mem_writel` 用于设置apic的相关寄存器参数信息:

```c
// apic.c
/* 操作寄存器 */
static void apic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
{
    CPUState *env;
    APICState *s;
    int index;

    env = cpu_single_env;
    if (!env)
        return;
    s = env->apic_state;

    index = (addr >> 4) & 0xff;
    switch(index) {
    case 0x02:
        s->id = (val >> 24);
        break;
    case 0x03:
        break;
    case 0x08:
        s->tpr = val;
        apic_update_irq(s);
        break;
    case 0x09:
    case 0x0a:
        break;
    case 0x0b: /* EOI */
        apic_eoi(s);
        break;
    case 0x0d:
        s->log_dest = val >> 24;
        break;
    case 0x0e:
        s->dest_mode = val >> 28;
        break;
    case 0x0f:
        s->spurious_vec = val & 0x1ff;
        apic_update_irq(s);
        break;
    case 0x10 ... 0x17:
    case 0x18 ... 0x1f:
    case 0x20 ... 0x27:
    case 0x28:
        break;
    case 0x30:
        s->icr[0] = val;
        apic_deliver(s, (s->icr[1] >> 24) & 0xff, (s->icr[0] >> 11) & 1,
                     (s->icr[0] >> 8) & 7, (s->icr[0] & 0xff),
                     (s->icr[0] >> 14) & 1, (s->icr[0] >> 15) & 1);
        break;
    case 0x31:
        s->icr[1] = val;
        break;
    case 0x32 ... 0x37:
        {
            int n = index - 0x32;
            s->lvt[n] = val;
            if (n == APIC_LVT_TIMER)
                apic_timer_update(s, qemu_get_clock(vm_clock));
        }
        break;
    case 0x38:
        s->initial_count = val;
        s->initial_count_load_time = qemu_get_clock(vm_clock);
        apic_timer_update(s, s->initial_count_load_time);
        break;
    case 0x39:
        break;
    case 0x3e:
        {
            int v;
            s->divide_conf = val & 0xb;
            v = (s->divide_conf & 3) | ((s->divide_conf >> 1) & 4);
            s->count_shift = (v + 1) & 7;
        }
        break;
    default:
        s->esr |= ESR_ILLEGAL_ADDRESS;
        break;
    }
}
```



# 8295 PIC

关于8259 PIC相关的理论知识,可以翻阅过往文章,我这里就不再赘述.这里要介绍的,是qemu如何来模拟8259 PIC这款硬件.

## 数据结构

### PicState2

PicState2的实例用于描述两款级联的8259 pic.

```c
// i8295.c
struct PicState2 {
    /* 0 is master pic, 1 is slave pic */
    /* XXX: better separation between the two pics */
    PicState pics[2]; /* 主/从两个pic */
    qemu_irq parent_irq;
    void *irq_request_opaque;
    /* IOAPIC callback support */
    SetIRQFunc *alt_irq_func; /* IOAPIC回调函数 */
    void *alt_irq_opaque; /* IOAPIC回调函数的参数 */
};
// pc.h
typedef struct PicState2 PicState2;
```

### PicState

PicState的实例用于模拟8259 pic这款硬件.

```c
/* Programmable Interrupt Controller -- 可编程中断控制器 */
typedef struct PicState {
    uint8_t last_irr; /* edge detection */
    /* 用于存放等待进一步处理的中断 */
    uint8_t irr; /* interrupt request register */
    /*imr用于过滤被屏蔽的中断 */
    uint8_t imr; /* interrupt mask register */
    /* isr用于记录正在被处理的中断 */
    uint8_t isr; /* interrupt service register */
    uint8_t priority_add; /* highest irq priority */
    uint8_t irq_base; /* 起始中断号 */
    uint8_t read_reg_select; /* read_reg_select为1,选择ISR寄存器,否则选择IRR寄存器,这两个寄存器能够读取,前提是RR为1 */
    uint8_t poll;
    uint8_t special_mask;
    uint8_t init_state; /* 当前正在设置的ICW寄存器 */
    uint8_t auto_eoi; /* auto end of interrupt */
    uint8_t rotate_on_auto_eoi;
    uint8_t special_fully_nested_mode;
    /* init4表示是否需要设置ICW4 */
    uint8_t init4; /* true if 4 byte init */
    uint8_t single_mode; /* true if slave pic is not initialized */
    /* Edge/Level Control Registers 
     * 因为ISA bus不支持水平触发(level triggered interrupts),水平触发模式可能并不适用于
     * 连接在ISA的设备,因此在ISA bus上,要将8295配置为边缘触发模式(edge triggered mode)
     */
    uint8_t elcr; /* PIIX edge/trigger selection*/
    uint8_t elcr_mask;
    PicState2 *pics_state;
} PicState;
```

## 操作函数

qemu在初始化pc的时候,会调用 `i8259_init` 函数来初始化8259这款pic.

```c
// vl.c
PicState2 *isa_pic; /* 对于一台pc来说,全局仅有一个isa_pic */

// i8259.c

/* 初始化pic
 * @param io_addr io地址
 * @param elcr_addr
 */
static void pic_init1(int io_addr, int elcr_addr, PicState *s)
{
    register_ioport_write(io_addr, 2, 1, pic_ioport_write, s);
    register_ioport_read(io_addr, 2, 1, pic_ioport_read, s);
    if (elcr_addr >= 0) {
        register_ioport_write(elcr_addr, 1, 1, elcr_ioport_write, s);
        register_ioport_read(elcr_addr, 1, 1, elcr_ioport_read, s);
    }
    register_savevm("i8259", io_addr, 1, pic_save, pic_load, s);
    qemu_register_reset(pic_reset, s);
}

/* 初始化8259 pic */
qemu_irq *i8259_init(qemu_irq parent_irq)
{
    PicState2 *s;

    s = qemu_mallocz(sizeof(PicState2));
    pic_init1(0x20, 0x4d0, &s->pics[0]);
    pic_init1(0xa0, 0x4d1, &s->pics[1]);
    s->pics[0].elcr_mask = 0xf8;
    s->pics[1].elcr_mask = 0xde;
    s->parent_irq = parent_irq;
    s->pics[0].pics_state = s;
    s->pics[1].pics_state = s;
    isa_pic = s; /* 注意这里,对于一台pc来说,实际仅有一个isa_pic,这里记录下分配的i8259 */
    return qemu_allocate_irqs(i8259_set_irq, s, 16); /* 中断分配 */
}
```

作为一款硬件,使用者最关注的,莫过于两件事情,第一件事情是如何读取硬件的状态,另外一件事情自然是如何来设置硬件.

在 `pic_init1` 函数中,注册了操作硬件的回调函数.

`pic_ioport_read` 用于读取pic设备的相关参数信息.

```c
// i8259.c
static uint32_t pic_ioport_read(void *opaque, uint32_t addr1)
{
    PicState *s = opaque;
    unsigned int addr;
    int ret;

    addr = addr1;
    addr &= 1;
    if (s->poll) {
        ret = pic_poll_read(s, addr1);
        s->poll = 0;
    } else {
        if (addr == 0) {
            if (s->read_reg_select)
                ret = s->isr;
            else
                ret = s->irr;
        } else {
            ret = s->imr;
        }
    }
    return ret;
}
```

`pic_ioport_write` 用于设置pic设备的相关参数信息.

```c
/* 设置pic */
static void pic_ioport_write(void *opaque, uint32_t addr, uint32_t val)
{
    PicState *s = opaque;
    int priority, cmd, irq;
    addr &= 1;
    if (addr == 0) {
        if (val & 0x10) {
            /* init */
            pic_reset(s);
            /* deassert a pending interrupt */
            qemu_irq_lower(s->pics_state->parent_irq);
            s->init_state = 1;
            s->init4 = val & 1;
            s->single_mode = val & 2;
            if (val & 0x08)
                hw_error("level sensitive irq not supported");
        } else if (val & 0x08) {
            if (val & 0x04)
                s->poll = 1;
            if (val & 0x02)
                s->read_reg_select = val & 1;
            if (val & 0x40)
                s->special_mask = (val >> 5) & 1;
        } else {
            cmd = val >> 5;
            switch(cmd) {
            case 0:
            case 4:
                s->rotate_on_auto_eoi = cmd >> 2;
                break;
            case 1: /* end of interrupt */
            case 5:
                priority = get_priority(s, s->isr);
                if (priority != 8) {
                    irq = (priority + s->priority_add) & 7;
                    s->isr &= ~(1 << irq);
                    if (cmd == 5)
                        s->priority_add = (irq + 1) & 7;
                    pic_update_irq(s->pics_state);
                }
                break;
            case 3:
                irq = val & 7;
                s->isr &= ~(1 << irq);
                pic_update_irq(s->pics_state);
                break;
            case 6:
                s->priority_add = (val + 1) & 7;
                pic_update_irq(s->pics_state);
                break;
            case 7:
                irq = val & 7;
                s->isr &= ~(1 << irq);
                s->priority_add = (irq + 1) & 7;
                pic_update_irq(s->pics_state);
                break;
            default:
                /* no operation */
                break;
            }
        }
    } else {
        switch(s->init_state) {
        case 0:
            /* normal mode */
            s->imr = val;
            pic_update_irq(s->pics_state);
            break;
        case 1:
            s->irq_base = val & 0xf8;
            s->init_state = s->single_mode ? (s->init4 ? 3 : 0) : 2;
            break;
        case 2:
            if (s->init4) {
                s->init_state = 3;
            } else {
                s->init_state = 0;
            }
            break;
        case 3:
            s->special_fully_nested_mode = (val >> 4) & 1;
            s->auto_eoi = (val >> 1) & 1;
            s->init_state = 0;
            break;
        }
    }
}
```

# 场景分析

## 硬件初始化

我们以qemu模拟一台普通的pc为例.

qemu会调用`pc_init1` 来初始化pc的相关硬件,包括我们上文中所提到的8259 pic,ioapic以及apic.

```c
// irq.c
struct IRQState {
    qemu_irq_handler handler; /* 中断处理函数 */
    void *opaque; /* 传递给中断处理函数的参数 */
    int n;
};
// qemu-common.h
typedef struct IRQState *qemu_irq;

// vl.c
PicState2 *isa_pic;

// i8259.c
/* 注册alt_irq_func */
void pic_set_alt_irq_func(PicState2 *s, SetIRQFunc *alt_irq_func,
                          void *alt_irq_opaque)
{
    s->alt_irq_func = alt_irq_func;
    s->alt_irq_opaque = alt_irq_opaque;
}

// pc.c
static IOAPICState *ioapic;

/* PC hardware initialisation
 * pc硬件初始化
 * @param ram_size 内存大小
 * @param vga_ram_size 显存大小
 */
static void pc_init1(ram_addr_t ram_size, int vga_ram_size,
                     const char *boot_device,
                     const char *kernel_filename, const char *kernel_cmdline,
                     const char *initrd_filename,
                     int pci_enabled, const char *cpu_model)
{
    qemu_irq *cpu_irq;
    qemu_irq *i8259;
    PCIBus *pci_bus;
    // ...
    cpu_irq = qemu_allocate_irqs(pic_irq_request, NULL, 1);
    i8259 = i8259_init(cpu_irq[0]); /* 这里将分配的i8259记录在isa_pic之上 */
    // ...
    if (pci_enabled) {
        pci_bus = i440fx_init(&i440fx_state, i8259); /* 注册pci总线 */
        piix3_devfn = piix3_init(pci_bus, -1);
    } else {
        pci_bus = NULL;
    }

    // ...
    if (pci_enabled) {
        ioapic = ioapic_init(); /* 构建ioapic */
    }
    if (pci_enabled) {
        pic_set_alt_irq_func(isa_pic, ioapic_set_irq, ioapic); /* isa_pic连接到ioapic之上 */
    }
    // ...
}
```

第1步,构建一个名为i8295的qemu_irq实例:

```c
// irq.c
/* 分配一个qemu_irq
 * @param handler 中断处理回调函数
 * @param opaque 传递给回调函数的参数
 * @param n 需要注册的中断个数
 */
qemu_irq *qemu_allocate_irqs(qemu_irq_handler handler, void *opaque, int n)
{
    qemu_irq *s;
    struct IRQState *p;
    int i;

    s = (qemu_irq *)qemu_mallocz(sizeof(qemu_irq) * n);
    p = (struct IRQState *)qemu_mallocz(sizeof(struct IRQState) * n);
    for (i = 0; i < n; i++) {
        p->handler = handler;
        p->opaque = opaque;
        p->n = i; /* 中断编号? */
        s[i] = p;
        p++;
    }
    return s;
}

// i8259.c
/* 初始化8259 pic */
qemu_irq *i8259_init(qemu_irq parent_irq)
{
    PicState2 *s;

    s = qemu_mallocz(sizeof(PicState2));
	// ...
    return qemu_allocate_irqs(i8259_set_irq, s, 16); /* 中断分配 */
}
```

第2步,初始化pic以及pic总线.

```c
// pci.c
/* PCI总线 */
struct PCIBus {
    int bus_num;
    int devfn_min;
    pci_set_irq_fn set_irq; /* 中断设置函数 */
    /* low level pic */
    SetIRQFunc *low_set_irq;
    qemu_irq *irq_opaque;
  	// ...
};

/* 注册总线
 * @param devfn_min 最小的设备的编号
 */
PCIBus *pci_register_bus(pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
                         qemu_irq *pic, int devfn_min, int nirq)
{
    PCIBus *bus;
    static int nbus = 0;

    bus = qemu_mallocz(sizeof(PCIBus) + (nirq * sizeof(int)));
    bus->set_irq = set_irq; /* 中断回调函数 */
    bus->irq_opaque = pic;
   	// ...
    return bus;
}

/* 初始化i440fx主板芯片组 */
PCIBus *i440fx_init(PCIDevice **pi440fx_state, qemu_irq *pic)
{
    PCIBus *b;
    PCIDevice *d;
    b = pci_register_bus(piix3_set_irq, pci_slot_get_pirq, pic, 0, 4);
	// ...
    return b;
}
```

第3步是构建ioapic,然后将isa_pic连接到ioapic之上.

## 中断触发

我们假定连接在PCI上的一款硬件触发了中断,那么它会调用`pci_set_irq`函数.

```c
// pci.c
/* 0 <= irq_num <= 3. level must be 0 or 1 */
static void pci_set_irq(void *opaque, int irq_num, int level)
{
    PCIDevice *pci_dev = (PCIDevice *)opaque;
    PCIBus *bus;
    int change;

    change = level - pci_dev->irq_state[irq_num];
    if (!change)
        return;

    pci_dev->irq_state[irq_num] = level;
    for (;;) {
        bus = pci_dev->bus;
        irq_num = bus->map_irq(pci_dev, irq_num);
        if (bus->set_irq)
            break;
        pci_dev = bus->parent_dev;
    }
    bus->irq_count[irq_num] += change;
    bus->set_irq(bus->irq_opaque, irq_num, bus->irq_count[irq_num] != 0);
}
```

那么它会PIC总线传递中断,通过上面的初始化函数,我们知道,总线的 `set_irq`回调其实是`piix3_set_irq`,而总线的 `irq_opaque`其实是i8259.

```c
// irq.c
/* 触发中断 */
void qemu_set_irq(qemu_irq irq, int level)
{
    if (!irq)
        return;
    irq->handler(irq->opaque, irq->n, level);
}

// piix_pic.c
/* 触发中断
 * @param level 取值只有0或者1
 * @param irq_num 设备中断号
 */
static void piix3_set_irq(qemu_irq *pic, int irq_num, int level)
{
    int i, pic_irq, pic_level;

    pci_irq_levels[irq_num] = level;
    /* 一个中断号可以对应多个pci设备 */
    pic_irq = piix3_dev->config[0x60 + irq_num];
    if (pic_irq < 16) {
        /* The pic level is the logical OR of all the PCI irqs mapped
           to it */
        pic_level = 0;
        for (i = 0; i < 4; i++) {
            if (pic_irq == piix3_dev->config[0x60 + i])
                pic_level |= pci_irq_levels[i];
        }
        qemu_set_irq(pic[pic_irq], pic_level);
    }
}
```

因此最终会调用i8259这款硬件所注册的中断处理函数 `i8259_set_irq` 来处理中断.

```c
// i8259.c
/* 中断触发
 * @param irq 硬件中断号
 */
static void i8259_set_irq(void *opaque, int irq, int level)
{
    PicState2 *s = opaque;
    pic_set_irq1(&s->pics[irq >> 3], irq & 7, level);
    /* used for IOAPIC irqs */
    if (s->alt_irq_func)
        s->alt_irq_func(s->alt_irq_opaque, irq, level);
    pic_update_irq(s);
}
```

处理流程大致分为3步.

第1步是记录下发生的中断.

第2步是向连接的ioapic传递发生的中断.

第3步是继续处理记录下的中断.

### 记录中断

在8259 pic之中,首先调用 `pic_set_irq1` 来记录发生的中断.

```c
// i8259.c

/* set irq level. If an edge is detected, then the IRR is set to 1 
 * 设置irq电平,如果检测到edge,将IRR设置为1
 * @param irq 中断号
 * @param level
 */
static inline void pic_set_irq1(PicState *s, int irq, int level)
{
    int mask;
    mask = 1 << irq; /* 将中断转换为mask */
    if (s->elcr & mask) { /* 水平触发模式 */
        /* level triggered */
        if (level) {
            s->irr |= mask; /* 记录下发生的中断 */
            s->last_irr |= mask;
        } else {
            s->irr &= ~mask;
            s->last_irr &= ~mask;
        }
    } else {
        /* edge triggered */
        if (level) {
            if ((s->last_irr & mask) == 0) /* 如果上次没有触发 */
                s->irr |= mask; /* 才记录下发生的中断,也就是说,并不会重复触发,必须要等中断处理完成了,才会继续触发 */
            s->last_irr |= mask; /* 记录下发生的中断 */
        } else {
            s->last_irr &= ~mask;
        }
    }
}
```

### 传递中断

如果pic连接到了ioapic的话,那么尝试向ioapic传递中断.

我们知道,对已8259 pic这款硬件来说,它注册的alt_irq_func回调函数实际上是 `ioapic_set_irq`,因此接下来会调用 `ioapic_set_irq`:

```c
// apic.c
/* 中断触发
 * @param vector 中断向量(中断号)
 * @param level 
 */
void ioapic_set_irq(void *opaque, int vector, int level)
{
    IOAPICState *s = opaque;

    /* ISA IRQs map to GSI 1-1 except for IRQ0 which maps
     * to GSI 2.  GSI maps to ioapic 1-1.  This is not
     * the cleanest way of doing it but it should work. */
    if (vector == 0)
        vector = 2;

    if (vector >= 0 && vector < IOAPIC_NUM_PINS) {
        uint32_t mask = 1 << vector;
        uint64_t entry = s->ioredtbl[vector]; /* 获得对应引脚 */

        if ((entry >> 15) & 1) {
            /* level triggered */
            if (level) {
                s->irr |= mask;
                ioapic_service(s);
            } else {
                s->irr &= ~mask;
            }
        } else {
            /* edge triggered */
            if (level) {
                s->irr |= mask; /* 记录下发生的中断 */
                ioapic_service(s);
            }
        }
    }
}
```

ioapic记录下所发生的中断之后,立刻调用 `ioapic_service`来传递中断:

```c
// apic.c
static void ioapic_service(IOAPICState *s)
{
    uint8_t i;
    uint8_t trig_mode;
    uint8_t vector;
    uint8_t delivery_mode;
    uint32_t mask;
    uint64_t entry;
    uint8_t dest;
    uint8_t dest_mode;
    uint8_t polarity;
    uint32_t deliver_bitmask[MAX_APIC_WORDS];

    for (i = 0; i < IOAPIC_NUM_PINS; i++) { /* 遍历每一个管脚 */
        mask = 1 << i;
        if (s->irr & mask) { /* 管脚启用? */
            entry = s->ioredtbl[i];
            if (!(entry & APIC_LVT_MASKED)) { /* 中断没有被屏蔽 */
                trig_mode = ((entry >> 15) & 1); /* 触发模式 -- 水平/边缘 */
                dest = entry >> 56; /* 目的字段 */
                /* Destination Mode -- 0 physical Mode 
                 * -- 1 logic mode
                 */
                dest_mode = (entry >> 11) & 1; /* 发送模式 */
                delivery_mode = (entry >> 8) & 7; /* 传送模式 */
                 /* Interrupt Input Pin Polarity,中断管脚的极性,指定该管脚的有效电平是高电平还是低电平 */
                polarity = (entry >> 13) & 1;
                if (trig_mode == APIC_TRIGGER_EDGE)
                    s->irr &= ~mask;
                if (delivery_mode == APIC_DM_EXTINT)
                    vector = pic_read_irq(isa_pic);
                else
                    vector = entry & 0xff; /* 中断向量 */

                apic_get_delivery_bitmask(deliver_bitmask, dest, dest_mode); /* 解析需要传递到的cpu */
                apic_bus_deliver(deliver_bitmask, delivery_mode,
                                 vector, polarity, trig_mode); /* 给对应的cpu传递中断 */
            }
        }
    }
}
```

`apic_bus_deliver` 用于将中断传递给对应的cpu:

```c
/* 将中断传递给对应的cpu
 * @param deliver_bitmask 每个cpu对应一个bit
 * @param delivery_mode 发送模式
 * @param vector_num 中断向量
 * @param polarity 0高电平 1低电平
 * @param trigger_mode 0边缘触发 1水平触发
 */
static void apic_bus_deliver(const uint32_t *deliver_bitmask,
                             uint8_t delivery_mode,
                             uint8_t vector_num, uint8_t polarity,
                             uint8_t trigger_mode)
{
    APICState *apic_iter;

    switch (delivery_mode) {
        case APIC_DM_LOWPRI:
            /* XXX: search for focus processor, arbitration */
            {
                int i, d;
                d = -1;
                for(i = 0; i < MAX_APIC_WORDS; i++) {
                    if (deliver_bitmask[i]) {
                        d = i * 32 + ffs_bit(deliver_bitmask[i]);
                        break;
                    }
                }
                if (d >= 0) {
                    apic_iter = local_apics[d]; /* 找到对应的apic */
                    if (apic_iter) { /* 传递中断 */
                        apic_set_irq(apic_iter, vector_num, trigger_mode);
                    }
                }
            }
            return;

        case APIC_DM_FIXED:
            break;

        case APIC_DM_SMI:
            foreach_apic(apic_iter, deliver_bitmask,
                cpu_interrupt(apic_iter->cpu_env, CPU_INTERRUPT_SMI) );
            return;

        case APIC_DM_NMI:
            foreach_apic(apic_iter, deliver_bitmask,
                cpu_interrupt(apic_iter->cpu_env, CPU_INTERRUPT_NMI) );
            return;

        case APIC_DM_INIT:
            /* normal INIT IPI sent to processors */
            foreach_apic(apic_iter, deliver_bitmask,
                         apic_init_ipi(apic_iter) );
            return;

        case APIC_DM_EXTINT:
            /* handled in I/O APIC code */
            break;

        default:
            return;
    }

    foreach_apic(apic_iter, deliver_bitmask,
                 apic_set_irq(apic_iter, vector_num, trigger_mode) );
}
```

找到对应的apic之后,调用 `apic_set_irq`,这个函数所做的事情也很简单,那就是将中断记录到apic的irr寄存器之中.

```c
// apic.c
/* 设置/触发 中断
 * @param vector_num 中断号
 * @param trigger_mode 触发模式, 0-边缘触发, 1-水平触发
 */
static void apic_set_irq(APICState *s, int vector_num, int trigger_mode)
{
    apic_irq_delivered += !get_bit(s->irr, vector_num);
    /* 第vector_num号中断等待处理 */
    set_bit(s->irr, vector_num);
    if (trigger_mode)
        set_bit(s->tmr, vector_num);
    else
        reset_bit(s->tmr, vector_num);
    apic_update_irq(s); /* 触发中断 */
}
```

然后调用 `apic_update_irq` 来触发中断:

```c
// apic.c
/* Find first bit starting from msb */
/* 找到第1个为1的bit的位置 */
static int fls_bit(uint32_t value)
{
    return 31 - clz32(value);
}

/* return -1 if no bit is set */
/* 获得优先级最高的中断 */
static int get_highest_priority_int(uint32_t *tab)
{
    int i;
    for(i = 7; i >= 0; i--) {
        if (tab[i] != 0) {
            return i * 32 + fls_bit(tab[i]);
        }
    }
    return -1;
}

/* signal the CPU if an irq is pending */
/* 如果一个中断(irq)还未处理,那么提醒cpu */
static void apic_update_irq(APICState *s)
{
    int irrv, ppr;
    /* SVR 如果不启用apic,就直接退出 */
    if (!(s->spurious_vec & APIC_SV_ENABLE))
        return;
    /* 在irr寄存器中,查找一个优先级最高的中断 */
    irrv = get_highest_priority_int(s->irr);
    if (irrv < 0)
        return;
    /* Processor Priority Register -- 处理器优先级寄存器,表示当前正处理的中断的优先级
     * 以此来决定IRR中的中断是否要发送给CPU
     */
    ppr = apic_get_ppr(s);
    if (ppr && (irrv & 0xf0) <= (ppr & 0xf0))
        return;
    /* 触发cpu中断 */
    cpu_interrupt(s->cpu_env, CPU_INTERRUPT_HARD);
}
```

### 更新中断

最后调用 `pic_update_irq` 来更新8259 pic记录的中断.

```c
// i8259.c

/* return the highest priority found in mask (highest = smallest
   number). Return 8 if no irq */
/* 返回优先级最高的中断,也就是最小的中断号
 * 如果没有中断,那么返回8
 */
static inline int get_priority(PicState *s, int mask)
{
    int priority;
    if (mask == 0)
        return 8;
    priority = 0;
    while ((mask & (1 << ((priority + s->priority_add) & 7))) == 0)
        priority++;
    return priority;
}

/* return the pic wanted interrupt. return -1 if none */
/* 返回pic所需要的中断 */
static int pic_get_irq(PicState *s)
{
    int mask, cur_priority, priority;

    mask = s->irr & ~s->imr; /* 过滤掉那些被屏蔽的中断 */
    priority = get_priority(s, mask); /* 从当前等待处理的中断中选择一个优先级最高的中断 */
    if (priority == 8)
        return -1;
    /* compute current priority. If special fully nested mode on the
       master, the IRQ coming from the slave is not taken into account
       for the priority computation. */
    /* 计算当前的优先级,如果在master irq上启用了sepecial fully nested mode,那么来自从pic
     * 的中断将不会参与优先级的计算.
     */
    mask = s->isr; /* 正在被处理的中断 */
    if (s->special_mask)
        mask &= ~s->imr;
    if (s->special_fully_nested_mode && s == &s->pics_state->pics[0])
        mask &= ~(1 << 2); /* 屏蔽掉2号中断 */
    cur_priority = get_priority(s, mask); /* 从当前正在被处理的中断中,找出一个优先级最高的 */
    if (priority < cur_priority) { /* 待处理的中断有一个中断的优先级比正在处理的所有中断的优先级都高 */
        /* higher priority found: an irq should be generated */
        return (priority + s->priority_add) & 7; /* 返回中断号 */
    } else {
        return -1;
    }
}

/* raise irq to CPU if necessary. must be called every time the active
   irq may change */
/* XXX: should not export it, but it is needed for an APIC kludge */
/* 如果可能的话,将中断传递给cpu */
void pic_update_irq(PicState2 *s)
{
    int irq2, irq;

    /* first look at slave pic */
    irq2 = pic_get_irq(&s->pics[1]); /* 首先查看slave pic */
    if (irq2 >= 0) {
        /* if irq request by slave pic, signal master PIC */
        pic_set_irq1(&s->pics[0], 2, 1); /* 注意这里,触发主设备的2号中断 */
        pic_set_irq1(&s->pics[0], 2, 0);
    }
    /* look at requested irq */
    /* 查看master pic中已经触发的中断 */
    irq = pic_get_irq(&s->pics[0]);
    if (irq >= 0) {
        /* 向上层设备报告中断 */
        qemu_irq_raise(s->parent_irq);
    }
}
```

首先会检查从pic的中断,如果在从pic中发生了中断,那么立刻触发主pic的2号中断,调用 `pic_set_irq1` 函数.这个函数之中,对应的pic会记录发生的中断,主要是记录到irr寄存器之上.



然后检查主pic上的中断,如果发现产生了比当前正在处理的中断优先级还高的中断,那么立刻通知上层设备,调用 `qemu_irq_raise` 函数.

```c
// irq.h
void qemu_set_irq(qemu_irq irq, int level)
{
    if (!irq)
        return;
    irq->handler(irq->opaque, irq->n, level); /* 调用回调函数 */
}
/* 触发中断
 * @param irq
 */
static inline void qemu_irq_raise(qemu_irq irq)
{
    qemu_set_irq(irq, 1);
}
```

在前面我们知道,注册的回调函数是 `i8289_set_irq`:

```c
/* 中断触发
 * @param irq 硬件中断号
 */
static void i8259_set_irq(void *opaque, int irq, int level)
{
    PicState2 *s = opaque;
    pic_set_irq1(&s->pics[irq >> 3], irq & 7, level); /* irr寄存器中记录下发生的中断 */
    /* used for IOAPIC irqs */
    if (s->alt_irq_func)
        s->alt_irq_func(s->alt_irq_opaque, irq, level);
    pic_update_irq(s);
}
```

接下来的流程就和传递中断基本一致了,这里就不再赘述.

