\t (00:00:01) allegro 16.6-2015 S115 (v16-6-112JF) Windows 32
\t (00:00:01)     Journal start - Wed Feb 08 11:11:54 2023
\t (00:00:01)         Host=HUQINGZHOU User=Caius Pid=24620 CPUs=8
\t (00:00:01) CmdLine= D:\Cadence\Cadence_SPB_16.6-2015\tools\pcb\bin\allegro.exe D:\Hardware\个人项目\2023\02.武汉图科5目全景拼接\RK3588\01_Official Release\02_DDR Template\01_H1R6_V11_20220216\RK3588_Template_LP4XD200P232SD8_41R0X41R0_2133MHz_H1R6_V11_20220216.brd
\t (00:00:01) 
\t (00:00:01) Opening existing design...
\d (00:00:01) Design opened: D:/Hardware/个人项目/2023/02.武汉图科5目全景拼接/RK3588/01_Official Release/02_DDR Template/01_H1R6_V11_20220216/RK3588_Template_LP4XD200P232SD8_41R0X41R0_2133MHz_H1R6_V11_20220216.brd
\i (00:00:02) trapsize 103
\i (00:00:02) trapsize 100
\i (00:00:02) trapsize 103
\i (00:00:02) trapsize 104
\i (00:00:02) trapsize 126
\i (00:00:03) trapsize 129
\i (00:00:04) generaledit 
\i (00:00:04) zoom out 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom out -232.90 -4.89
\i (00:00:04) trapsize 257
\i (00:00:04) zoom out 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom out -232.90 -4.89
\i (00:00:04) trapsize 515
\i (00:00:04) zoom out 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom out -232.90 -4.89
\i (00:00:04) trapsize 1029
\i (00:00:04) zoom out 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom out -232.91 -4.89
\i (00:00:04) trapsize 2058
\i (00:00:04) zoom out 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom out -232.90 -4.88
\i (00:00:04) trapsize 4117
\i (00:00:06) exit 
\t (00:00:07)     Journal end - Wed Feb 08 11:12:00 2023
