Flow report for sqrt_52
Tue May  6 10:52:37 2014
Quartus II 32-bit Version 13.1.3 Build 178 02/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Flow Status                     ; Successful - Tue May  6 10:52:37 2014      ;
; Quartus II 32-bit Version       ; 13.1.3 Build 178 02/12/2014 SJ Web Edition ;
; Revision Name                   ; sqrt_52                                    ;
; Top-level Entity Name           ; sqrt_52                                    ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CGXFC7C7F23C8                             ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 265                                        ;
; Total pins                      ; 107                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/06/2014 10:52:25 ;
; Main task         ; Compilation         ;
; Revision Name     ; sqrt_52             ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                               ;
+--------------------------------------------------------------------------------+
Assignment Name : COMPILER_SIGNATURE_ID
Value           : 8796763920354.139938794503166
Default Value   : --
Entity Name     : --
Section Id      : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Flow Elapsed Time                                                              ;
+--------------------------------------------------------------------------------+
Module Name                        : Analysis & Synthesis
Elapsed Time                       : 00:00:12
Average Processors Used            : 1.0
Peak Virtual Memory                : 477 MB
Total CPU Time (on all processors) : 00:00:06

Module Name                        : EDA Netlist Writer
Elapsed Time                       : 00:00:02
Average Processors Used            : 1.0
Peak Virtual Memory                : 389 MB
Total CPU Time (on all processors) : 00:00:02

Module Name                        : Total
Elapsed Time                       : 00:00:14
Average Processors Used            : --
Peak Virtual Memory                : --
Total CPU Time (on all processors) : 00:00:08
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Flow OS Summary                                                                ;
+--------------------------------------------------------------------------------+
Module Name      : Analysis & Synthesis
Machine Hostname : localhost.localdomain
OS Name          : CentOS release
OS Version       : 6
Processor type   : i686

Module Name      : EDA Netlist Writer
Machine Hostname : localhost.localdomain
OS Name          : CentOS release
OS Version       : 6
Processor type   : i686
+--------------------------------------------------------------------------------+



------------
; Flow Log ;
------------
quartus_map sqrt_52 --source=sqrt_52.v --ini=greybox_disable_cut_checks=on --family="Cyclone V"
quartus_eda sqrt_52 --greybox_verilog=on --netlist=/root/csee4840_14/rtl/ik_swift_36/inverse/cholesky/sqrt_52/sqrt_52_syn.v



