// Seed: 1817686007
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wire id_2,
    input wire id_3,
    input wor id_4,
    output wand id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply0 id_8
    , id_15,
    output uwire id_9,
    input wand id_10,
    input supply0 id_11,
    input tri id_12,
    output wire id_13
);
  assign id_15 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output tri0 id_2,
    input tri0 id_3,
    output supply1 id_4
);
  wire id_6;
  assign id_4 = id_3 ? 1'b0 : 1;
  assign id_2 = 1 && -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2,
      id_0,
      id_3,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
  assign id_2 = id_1;
endmodule
