V 000045 55 1409          1267374071877 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 39 ))
	(_version v41)
	(_time 1267374071939 2010.02.28 11:21:11)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267374071845)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \16\ (_entity ((i 16)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xh ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000030 55 4611 0 firpackage
(_unit VHDL (firpackage 0 29 )
	(_version v41)
	(_time 1267376807660 2010.02.28 12:06:47)
	(_source (\./src/FIRPackage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_object
		(_type (_internal ~SIGNED{15~downto~0}~15 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
		(_type (_internal word_vector 0 30 (_array ~SIGNED{15~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~word_vector{0~to~31}~15 0 31 (_array ~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal taps ~word_vector{0~to~31}~15 0 31 (_entity ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
)
I 000045 55 1557          1267382946291 QReg
(_unit VHDL (qreg 0 28 (qreg 0 39 ))
	(_version v41)
	(_time 1267382946292 2010.02.28 13:49:06)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267382946228)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0(_range 4))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000045 55 1410          1267383137447 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 39 ))
	(_version v41)
	(_time 1267383137448 2010.02.28 13:52:17)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267383137431)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 5083          1267384697759 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267384697760 2010.02.28 14:18:17)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 32)))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 32)))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~137 )
		(_instantiation DFZ 0 76 (_component zreg )
			(_port
				((xhy)(sum_bus(_index 7)))
				((CLK)(CLK))
				((y)(y_bus(_index 8)))
			)
			(_use (_entity . zreg)
				(_port
					((xhy)(xhy))
					((CLK)(CLK))
					((y)(y))
				)
			)
		)
		(_generate IP2 0 81 (_if 9)
			(_instantiation DFQ 0 82 (_component qreg )
				(_port
					((p2)(sum_bus(_index 10)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~137 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 11)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 12)))(_sensitivity(6(_index 13))(7(_index 14))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N-1~downto~0}~136 ((_to (i 0)(c 18))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~137 0 73 (_scalar (_to (i 0)(c 19)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 20 -1
	)
)
I 000058 55 5083          1267384887652 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267384887665 2010.02.28 14:21:27)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 32)))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 32)))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~137 )
		(_instantiation DFZ 0 76 (_component zreg )
			(_port
				((xhy)(sum_bus(_index 7)))
				((CLK)(CLK))
				((y)(y_bus(_index 8)))
			)
			(_use (_entity . zreg)
				(_port
					((xhy)(xhy))
					((CLK)(CLK))
					((y)(y))
				)
			)
		)
		(_generate IP2 0 81 (_if 9)
			(_instantiation DFQ 0 82 (_component qreg )
				(_port
					((p2)(sum_bus(_index 10)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~137 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 11)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 12)))(_sensitivity(6(_index 13))(7(_index 14))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N-1~downto~0}~136 ((_to (i 0)(c 18))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~137 0 73 (_scalar (_to (i 0)(c 19)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 20 -1
	)
)
I 000058 55 5178          1267386623963 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267386623978 2010.02.28 14:50:23)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~137 )
		(_instantiation DFZ 0 76 (_component zreg )
			(_port
				((xhy)(sum_bus(_index 9)))
				((CLK)(CLK))
				((y)(y_bus(_index 10)))
			)
			(_use (_entity . zreg)
				(_generic
					((N)(_code 11))
				)
				(_port
					((xhy)(xhy))
					((CLK)(CLK))
					((y)(y))
				)
			)
		)
		(_generate IP2 0 81 (_if 12)
			(_instantiation DFQ 0 82 (_component qreg )
				(_port
					((p2)(sum_bus(_index 13)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~137 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 15)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 16)))(_sensitivity(6(_index 17))(7(_index 18))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N-1~downto~0}~136 ((_to (i 0)(c 22))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~137 0 73 (_scalar (_to (i 0)(c 23)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 24 -1
	)
)
I 000058 55 5178          1267386646807 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267386646808 2010.02.28 14:50:46)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~137 )
		(_instantiation DFZ 0 76 (_component zreg )
			(_port
				((xhy)(sum_bus(_index 9)))
				((CLK)(CLK))
				((y)(y_bus(_index 10)))
			)
			(_use (_entity . zreg)
				(_generic
					((N)(_code 11))
				)
				(_port
					((xhy)(xhy))
					((CLK)(CLK))
					((y)(y))
				)
			)
		)
		(_generate IP2 0 81 (_if 12)
			(_instantiation DFQ 0 82 (_component qreg )
				(_port
					((p2)(sum_bus(_index 13)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~137 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 15)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 16)))(_sensitivity(6(_index 17))(7(_index 18))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N-1~downto~0}~136 ((_to (i 0)(c 22))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~137 0 73 (_scalar (_to (i 0)(c 23)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 24 -1
	)
)
I 000056 55 3952          1267387159088 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267387159103 2010.02.28 14:59:19)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267387159042)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 65 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 84 (_process 1 ((i 0)))))
		(_process
			(line__81(_architecture 0 0 81 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 83 (_process (_simple)(_target(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 589 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 94 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267387159604 2010.02.28 14:59:19)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1410          1267387182167 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 39 ))
	(_version v41)
	(_time 1267387182168 2010.02.28 14:59:42)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267383137430)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1557          1267387182573 QReg
(_unit VHDL (qreg 0 28 (qreg 0 39 ))
	(_version v41)
	(_time 1267387182574 2010.02.28 14:59:42)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267382946227)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0(_range 4))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3952          1267387182794 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267387182806 2010.02.28 14:59:42)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267387159041)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 65 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 84 (_process 1 ((i 0)))))
		(_process
			(line__81(_architecture 0 0 81 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 83 (_process (_simple)(_target(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 589 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 94 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267387182948 2010.02.28 14:59:42)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000058 55 5178          1267387278276 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267387278277 2010.02.28 15:01:18)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~137 )
		(_instantiation DFZ 0 76 (_component zreg )
			(_port
				((xhy)(sum_bus(_index 9)))
				((CLK)(CLK))
				((y)(y_bus(_index 10)))
			)
			(_use (_entity . zreg)
				(_generic
					((N)(_code 11))
				)
				(_port
					((xhy)(xhy))
					((CLK)(CLK))
					((y)(y))
				)
			)
		)
		(_generate IP2 0 81 (_if 12)
			(_instantiation DFQ 0 82 (_component qreg )
				(_port
					((p2)(sum_bus(_index 13)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~137 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 15)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 16)))(_sensitivity(6(_index 17))(7(_index 18))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N-1~downto~0}~136 ((_to (i 0)(c 22))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~137 0 73 (_scalar (_to (i 0)(c 23)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 24 -1
	)
)
I 000045 55 1410          1267387285167 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 39 ))
	(_version v41)
	(_time 1267387285168 2010.02.28 15:01:25)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267383137430)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 5178          1267387285463 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267387285464 2010.02.28 15:01:25)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~137 )
		(_instantiation DFZ 0 76 (_component zreg )
			(_port
				((xhy)(sum_bus(_index 9)))
				((CLK)(CLK))
				((y)(y_bus(_index 10)))
			)
			(_use (_entity . zreg)
				(_generic
					((N)(_code 11))
				)
				(_port
					((xhy)(xhy))
					((CLK)(CLK))
					((y)(y))
				)
			)
		)
		(_generate IP2 0 81 (_if 12)
			(_instantiation DFQ 0 82 (_component qreg )
				(_port
					((p2)(sum_bus(_index 13)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~137 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 15)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 16)))(_sensitivity(6(_index 17))(7(_index 18))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N-1~downto~0}~136 ((_to (i 0)(c 22))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~137 0 73 (_scalar (_to (i 0)(c 23)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 24 -1
	)
)
I 000045 55 1557          1267387285825 QReg
(_unit VHDL (qreg 0 28 (qreg 0 39 ))
	(_version v41)
	(_time 1267387285837 2010.02.28 15:01:25)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267382946227)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0(_range 4))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3952          1267387286198 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267387286199 2010.02.28 15:01:26)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267387159041)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 65 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 84 (_process 1 ((i 0)))))
		(_process
			(line__81(_architecture 0 0 81 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 83 (_process (_simple)(_target(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 589 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 94 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267387286495 2010.02.28 15:01:26)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000058 55 5180          1267387354073 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267387354074 2010.02.28 15:02:34)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~135 )
		(_instantiation DFZ 0 76 (_component zreg )
			(_port
				((xhy)(sum_bus(_index 9)))
				((CLK)(CLK))
				((y)(y_bus(_index 10)))
			)
			(_use (_entity . zreg)
				(_generic
					((N)(_code 11))
				)
				(_port
					((xhy)(xhy))
					((CLK)(CLK))
					((y)(y))
				)
			)
		)
		(_generate IP2 0 81 (_if 12)
			(_instantiation DFQ 0 82 (_component qreg )
				(_port
					((p2)(sum_bus(_index 13)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~135 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 15)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 16)))(_sensitivity(6(_index 17))(7(_index 18))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 22))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~135 0 73 (_scalar (_to (i 0)(c 23)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 24 -1
	)
)
V 000045 55 1410          1267387371404 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 39 ))
	(_version v41)
	(_time 1267387371416 2010.02.28 15:02:51)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267383137430)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 5180          1267387371621 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267387371622 2010.02.28 15:02:51)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~135 )
		(_instantiation DFZ 0 76 (_component zreg )
			(_port
				((xhy)(sum_bus(_index 9)))
				((CLK)(CLK))
				((y)(y_bus(_index 10)))
			)
			(_use (_entity . zreg)
				(_generic
					((N)(_code 11))
				)
				(_port
					((xhy)(xhy))
					((CLK)(CLK))
					((y)(y))
				)
			)
		)
		(_generate IP2 0 81 (_if 12)
			(_instantiation DFQ 0 82 (_component qreg )
				(_port
					((p2)(sum_bus(_index 13)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~135 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 15)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 16)))(_sensitivity(6(_index 17))(7(_index 18))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 22))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~135 0 73 (_scalar (_to (i 0)(c 23)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 24 -1
	)
)
V 000045 55 1557          1267387371871 QReg
(_unit VHDL (qreg 0 28 (qreg 0 39 ))
	(_version v41)
	(_time 1267387371872 2010.02.28 15:02:51)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267382946227)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0(_range 4))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3952          1267387372089 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267387372090 2010.02.28 15:02:52)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267387159041)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 65 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 84 (_process 1 ((i 0)))))
		(_process
			(line__81(_architecture 0 0 81 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 83 (_process (_simple)(_target(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 589 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 94 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267387372230 2010.02.28 15:02:52)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000058 55 5234          1267387470290 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267387470303 2010.02.28 15:04:30)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~135 )
		(_generate IP1 0 76 (_if 9)
			(_instantiation DFZ 0 77 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 10)))
					((CLK)(CLK))
					((y)(y_bus(_index 11)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 12))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 83 (_if 13)
			(_instantiation DFQ 0 84 (_component qreg )
				(_port
					((p2)(sum_bus(_index 14)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 15))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~135 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 16)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 17)))(_sensitivity(6(_index 18))(7(_index 19))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 23))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~135 0 73 (_scalar (_to (i 0)(c 24)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 25 -1
	)
)
I 000058 55 5234          1267387503835 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267387503850 2010.02.28 15:05:03)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 73 (_for ~INTEGER~range~0~to~M-1~135 )
		(_generate IP1 0 76 (_if 9)
			(_instantiation DFZ 0 77 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 10)))
					((CLK)(CLK))
					((y)(y_bus(_index 11)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 12))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 83 (_if 13)
			(_instantiation DFQ 0 84 (_component qreg )
				(_port
					((p2)(sum_bus(_index 14)))
					((CLK)(CLK))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 15))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~135 0 73 (_architecture )))
			(_process
				(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(6(_index 16)))(_sensitivity(3)))))
				(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(8(_index 17)))(_sensitivity(6(_index 18))(7(_index 19))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 23))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~135 0 73 (_scalar (_to (i 0)(c 24)))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 25 -1
	)
)
I 000056 55 3952          1267387690953 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267387690954 2010.02.28 15:08:10)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267387159041)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 65 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 84 (_process 1 ((i 0)))))
		(_process
			(line__81(_architecture 0 0 81 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 83 (_process (_simple)(_target(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 589 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 94 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267387691579 2010.02.28 15:08:11)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7811          1267390806313 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267390806314 2010.02.28 16:00:06)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267390760640)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 90 (_process 1 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 89 (_process (_simple)(_target(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 100 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267390806594 2010.02.28 16:00:06)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7811          1267390864532 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267390864533 2010.02.28 16:01:04)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267390760640)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 90 (_process 1 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 89 (_process (_simple)(_target(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 100 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267390864876 2010.02.28 16:01:04)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 8139          1267392384313 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267392384314 2010.02.28 16:26:24)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267390760640)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 91 (_process 1 ((i 0)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 90 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 102 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267392384547 2010.02.28 16:26:24)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 8139          1267393013375 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267393013376 2010.02.28 16:36:53)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267390760640)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 91 (_process 1 ((i 0)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 90 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 102 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267393013657 2010.02.28 16:36:53)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7954          1267393125078 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267393125079 2010.02.28 16:38:45)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267390760640)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((reset)(reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 91 (_process 1 ((i 0)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 90 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 102 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267393125719 2010.02.28 16:38:45)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1645          1267395873596 QReg
(_unit VHDL (qreg 0 28 (qreg 0 40 ))
	(_version v41)
	(_time 1267395873609 2010.02.28 17:24:33)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395873594)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0(_range 4))(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000045 55 1498          1267395878534 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 40 ))
	(_version v41)
	(_time 1267395878546 2010.02.28 17:24:38)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395878532)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1498          1267395883815 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 40 ))
	(_version v41)
	(_time 1267395883828 2010.02.28 17:24:43)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395878531)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1645          1267395884579 QReg
(_unit VHDL (qreg 0 28 (qreg 0 40 ))
	(_version v41)
	(_time 1267395884580 2010.02.28 17:24:44)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395873593)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0(_range 4))(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 7954          1267395885016 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267395885031 2010.02.28 17:24:45)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267390760640)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 91 (_process 1 ((i 0)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 90 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 102 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267395885360 2010.02.28 17:24:45)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1498          1267395918503 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 40 ))
	(_version v41)
	(_time 1267395918515 2010.02.28 17:25:18)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395878531)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 5502          1267395918751 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267395918752 2010.02.28 17:25:18)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 54 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 75 (_for ~INTEGER~range~0~to~M-1~135 )
		(_generate IP1 0 78 (_if 9)
			(_instantiation DFZ 0 79 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 10)))
					((CLK)(CLK))
					((Reset)(Reset))
					((y)(y_bus(_index 11)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 12))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 86 (_if 13)
			(_instantiation DFQ 0 87 (_component qreg )
				(_port
					((p2)(sum_bus(_index 14)))
					((CLK)(CLK))
					((Reset)(Reset))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 15))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~135 0 75 (_architecture )))
			(_process
				(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6(_index 16)))(_sensitivity(3)))))
				(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(8(_index 17)))(_sensitivity(6(_index 18))(7(_index 19))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 23))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~135 0 75 (_scalar (_to (i 0)(c 24)))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 25 -1
	)
)
I 000045 55 1645          1267395919018 QReg
(_unit VHDL (qreg 0 28 (qreg 0 40 ))
	(_version v41)
	(_time 1267395919031 2010.02.28 17:25:19)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395873593)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0(_range 4))(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 7954          1267395919235 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267395919236 2010.02.28 17:25:19)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267390760640)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 4))
			((M)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
				((M)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 91 (_process 1 ((i 0)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(testing(_architecture 1 0 90 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 102 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267395919532 2010.02.28 17:25:19)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 8022          1267396050454 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267396050455 2010.02.28 17:27:30)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267390760640)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
			((M)(_code 6))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 7))
				((M)(_code 8))
			)
			(_port
				((CLK)(CLK))
				((reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 99 (_process 2 ((i 0)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 90 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 98 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 110 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267396050719 2010.02.28 17:27:30)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000058 55 5407          1267396688671 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267396688672 2010.02.28 17:38:08)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 2))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 54 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 (_code 5))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 75 (_for ~INTEGER~range~0~to~M-1~135 )
		(_generate IP1 0 78 (_if 8)
			(_instantiation DFZ 0 79 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 9)))
					((CLK)(CLK))
					((Reset)(Reset))
					((y)(y_bus(_index 10)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 11))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 86 (_if 12)
			(_instantiation DFQ 0 87 (_component qreg )
				(_port
					((p2)(sum_bus(_index 13)))
					((CLK)(CLK))
					((Reset)(Reset))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~135 0 75 (_architecture )))
			(_process
				(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(6(_index 15)))(_sensitivity(3)))))
				(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(8(_index 16)))(_sensitivity(6(_index 17))(7(_index 18))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 22))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~135 0 75 (_scalar (_to (i 0)(c 23)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 24 -1
	)
)
I 000058 55 5502          1267396785765 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267396785766 2010.02.28 17:39:45)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 3))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 54 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 (_code 6))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 75 (_for ~INTEGER~range~0~to~M-1~135 )
		(_generate IP1 0 78 (_if 9)
			(_instantiation DFZ 0 79 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 10)))
					((CLK)(CLK))
					((Reset)(Reset))
					((y)(y_bus(_index 11)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 12))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 86 (_if 13)
			(_instantiation DFQ 0 87 (_component qreg )
				(_port
					((p2)(sum_bus(_index 14)))
					((CLK)(CLK))
					((Reset)(Reset))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 15))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~135 0 75 (_architecture )))
			(_process
				(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6(_index 16)))(_sensitivity(3)))))
				(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(8(_index 17)))(_sensitivity(6(_index 18))(7(_index 19))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 23))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~135 0 75 (_scalar (_to (i 0)(c 24)))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . ParallelFIRFilter 25 -1
	)
)
V 000056 55 8022          1267397120187 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267397120203 2010.02.28 17:45:20)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267390760640)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 41 (_entity -1 ((i 32)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
			((M)(_code 6))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 7))
				((M)(_code 8))
			)
			(_port
				((CLK)(CLK))
				((reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 99 (_process 2 ((i 0)))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 90 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 98 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 110 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267397120547 2010.02.28 17:45:20)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1639          1267397209876 QReg
(_unit VHDL (qreg 0 28 (qreg 0 40 ))
	(_version v41)
	(_time 1267397209877 2010.02.28 17:46:49)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395873593)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000045 55 1645          1267397251657 QReg
(_unit VHDL (qreg 0 28 (qreg 0 40 ))
	(_version v41)
	(_time 1267397251658 2010.02.28 17:47:31)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395873593)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0(_range 4))(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000058 55 5934          1267399893859 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 46 ))
	(_version v41)
	(_time 1267399893860 2010.02.28 18:31:33)
	(_source (\./src/ParallelFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267384612211)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 54 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 61 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 80 (_for ~INTEGER~range~0~to~M-1~135 )
		(_generate IP1 0 83 (_if 10)
			(_instantiation DFZ 0 84 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 91 (_if 14)
			(_instantiation DFQ 0 92 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~M-1~135 0 80 (_architecture )))
			(_process
				(line__81(_architecture 2 0 81 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 38 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 40 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{4~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~M-1~135 0 80 (_scalar (_to (i 0)(c 25)))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(7(0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 2 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1498          1267400748593 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 40 ))
	(_version v41)
	(_time 1267400748594 2010.02.28 18:45:48)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395878531)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1645          1267400749018 QReg
(_unit VHDL (qreg 0 28 (qreg 0 40 ))
	(_version v41)
	(_time 1267400749019 2010.02.28 18:45:49)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395873593)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0(_range 4))(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 1052          1267400749549 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 28 (serialfirfilter 0 41 ))
	(_version v41)
	(_time 1267400749562 2010.02.28 18:45:49)
	(_source (\./src/serialfirfilter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400749547)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal data_i ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal data_o ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
V 000045 55 1498          1267400840563 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 40 ))
	(_version v41)
	(_time 1267400840564 2010.02.28 18:47:20)
	(_source (\./src/ZReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395878531)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 5863          1267400841001 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267400841015 2010.02.28 18:47:21)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267400748843)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 52 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 59 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 78 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 81 (_if 10)
			(_instantiation DFZ 0 82 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 89 (_if 14)
			(_instantiation DFQ 0 90 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 78 (_architecture )))
			(_process
				(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 78 (_scalar (_to (i 0)(c 25)))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(7(0))))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
V 000045 55 1645          1267400841659 QReg
(_unit VHDL (qreg 0 28 (qreg 0 40 ))
	(_version v41)
	(_time 1267400841671 2010.02.28 18:47:21)
	(_source (\./src/QReg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267395873593)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0(_range 4))(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 1052          1267400842034 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 28 (serialfirfilter 0 41 ))
	(_version v41)
	(_time 1267400842035 2010.02.28 18:47:22)
	(_source (\./src/serialfirfilter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400749546)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal data_i ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal data_o ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000056 55 7818          1267400842110 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267400842140 2010.02.28 18:47:22)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842094)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 109 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267400842485 2010.02.28 18:47:22)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000058 55 5954          1267401125110 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267401125125 2010.02.28 18:52:05)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267400748843)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 5))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 52 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 (_code 8))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 59 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 78 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 81 (_if 11)
			(_instantiation DFZ 0 82 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 12)))
					((CLK)(CLK))
					((Reset)(Reset))
					((y)(y_bus(_index 13)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 89 (_if 15)
			(_instantiation DFQ 0 90 (_component qreg )
				(_port
					((p2)(sum_bus(_index 16)))
					((CLK)(CLK))
					((Reset)(Reset))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 17))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 78 (_architecture )))
			(_process
				(line__79(_architecture 3 0 79 (_assignment (_simple)(_target(6(_index 18)))(_sensitivity(3)))))
				(line__80(_architecture 4 0 80 (_assignment (_simple)(_target(8(_index 19)))(_sensitivity(6(_index 20))(7(_index 21))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
		(_type (_internal xh_array 0 66 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 25))))))
		(_signal (_internal xh xh_array 0 67 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 68 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 69 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 78 (_scalar (_to (i 0)(c 26)))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(7(0))))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)(2)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 27 -1
	)
)
I 000056 55 7821          1267401346548 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267401346562 2010.02.28 18:55:46)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842093)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267401347313 2010.02.28 18:55:47)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1587          1267402069393 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1267402069394 2010.02.28 19:07:49)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069391)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1734          1267402069690 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1267402069703 2010.02.28 19:07:49)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069688)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0(_range 4))(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 1052          1267402069893 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 28 (serialfirfilter 0 41 ))
	(_version v41)
	(_time 1267402069894 2010.02.28 19:07:49)
	(_source (\./src/serialfirfilter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400749546)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal data_i ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal data_o ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000056 55 7821          1267402069938 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267402069939 2010.02.28 19:07:49)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842093)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267402070094 2010.02.28 19:07:50)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1587          1267402239234 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1267402239235 2010.02.28 19:10:39)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 6229          1267402239485 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267402239486 2010.02.28 19:10:39)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267400748843)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 5))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 8))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 80 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 83 (_if 11)
			(_instantiation DFZ 0 84 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 12)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 13)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 92 (_if 15)
			(_instantiation DFQ 0 93 (_component qreg )
				(_port
					((p2)(sum_bus(_index 16)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 17))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 80 (_architecture )))
			(_process
				(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(6(_index 18)))(_sensitivity(3)))))
				(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(8(_index 19)))(_sensitivity(6(_index 20))(7(_index 21))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 25))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 80 (_scalar (_to (i 0)(c 26)))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(7(0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 27 -1
	)
)
I 000045 55 1734          1267402239796 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1267402239797 2010.02.28 19:10:39)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0(_range 4))(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 1052          1267402240003 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 28 (serialfirfilter 0 41 ))
	(_version v41)
	(_time 1267402240004 2010.02.28 19:10:40)
	(_source (\./src/serialfirfilter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400749546)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal data_i ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_port (_internal data_o ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
	)
)
I 000056 55 7821          1267402240049 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267402240050 2010.02.28 19:10:40)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842093)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267402240204 2010.02.28 19:10:40)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7821          1267402412391 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267402412406 2010.02.28 19:13:32)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842093)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 112 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267402412766 2010.02.28 19:13:32)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1734          1267403435578 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1267403435579 2010.02.28 19:30:35)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0(_range 4))(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000058 55 6229          1267403452111 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267403452124 2010.02.28 19:30:52)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267400748843)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 5))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 8))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 80 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 83 (_if 11)
			(_instantiation DFZ 0 84 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 12)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 13)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 92 (_if 15)
			(_instantiation DFQ 0 93 (_component qreg )
				(_port
					((p2)(sum_bus(_index 16)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 17))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 80 (_architecture )))
			(_process
				(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(6(_index 18)))(_sensitivity(3)))))
				(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(8(_index 19)))(_sensitivity(6(_index 20))(7(_index 21))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 25))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 80 (_scalar (_to (i 0)(c 26)))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(7(0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 27 -1
	)
)
I 000045 55 1587          1267403572328 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1267403572329 2010.02.28 19:32:52)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1587          1267403615640 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1267403615641 2010.02.28 19:33:35)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1587          1267403762251 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1267403762252 2010.02.28 19:36:02)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1585          1267404018045 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1267404018046 2010.02.28 19:40:18)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(ZR(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1))(_read(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000056 55 7821          1267404142359 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267404142374 2010.02.28 19:42:22)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842093)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 112 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267404142812 2010.02.28 19:42:22)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7821          1267404313796 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267404313811 2010.02.28 19:45:13)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842093)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 112 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267404314281 2010.02.28 19:45:14)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7821          1267404378859 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267404378860 2010.02.28 19:46:18)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842093)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 112 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267404379093 2010.02.28 19:46:19)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7821          1267404505625 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267404505626 2010.02.28 19:48:25)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842093)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 112 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267404505953 2010.02.28 19:48:25)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1587          1267404664186 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1267404664187 2010.02.28 19:51:04)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__55(_architecture 0 0 55 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1734          1267404682687 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1267404682688 2010.02.28 19:51:22)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0(_range 4))(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
V 000056 55 7821          1267404701812 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267404701813 2010.02.28 19:51:41)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267400842093)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 110 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267404701968 2010.02.28 19:51:41)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000058 55 6232          1267405355796 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267405355797 2010.02.28 20:02:35)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267400748843)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 5))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 8))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 80 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 83 (_if 11)
			(_instantiation DFZ 0 84 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 12)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 13)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 92 (_if 15)
			(_instantiation DFQ 0 93 (_component qreg )
				(_port
					((p2)(sum_bus(_index 16)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 17))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 80 (_architecture )))
			(_process
				(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(6(_index 18)))(_sensitivity(3)))))
				(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(8(_index 19)))(_sensitivity(6(_index 20))(7(_index 21))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 25))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 80 (_scalar (_to (i 0)(c 26)))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(7(0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)(2)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 27 -1
	)
)
I 000058 55 6229          1267405518437 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267405518452 2010.02.28 20:05:18)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267400748843)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 5))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 8))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 80 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 83 (_if 11)
			(_instantiation DFZ 0 84 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 12)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 13)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 92 (_if 15)
			(_instantiation DFQ 0 93 (_component qreg )
				(_port
					((p2)(sum_bus(_index 16)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 17))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 80 (_architecture )))
			(_process
				(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(6(_index 18)))(_sensitivity(3)))))
				(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(8(_index 19)))(_sensitivity(6(_index 20))(7(_index 21))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 25))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 80 (_scalar (_to (i 0)(c 26)))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(7(0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 27 -1
	)
)
I 000058 55 6229          1267405743340 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267405743481 2010.02.28 20:09:03)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267400748843)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 5))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 8))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 80 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 83 (_if 11)
			(_instantiation DFZ 0 84 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 12)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 13)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 92 (_if 15)
			(_instantiation DFQ 0 93 (_component qreg )
				(_port
					((p2)(sum_bus(_index 16)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 17))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 80 (_architecture )))
			(_process
				(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(6(_index 18)))(_sensitivity(3)))))
				(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(8(_index 19)))(_sensitivity(6(_index 20))(7(_index 21))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 25))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 80 (_scalar (_to (i 0)(c 26)))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(7(0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 27 -1
	)
)
V 000058 55 6229          1267405854294 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267405854309 2010.02.28 20:10:54)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267400748843)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 5))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 8))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 80 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 83 (_if 11)
			(_instantiation DFZ 0 84 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 12)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 13)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 92 (_if 15)
			(_instantiation DFQ 0 93 (_component qreg )
				(_port
					((p2)(sum_bus(_index 16)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 17))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 80 (_architecture )))
			(_process
				(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(6(_index 18)))(_sensitivity(3)))))
				(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(8(_index 19)))(_sensitivity(6(_index 20))(7(_index 21))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 25))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 80 (_scalar (_to (i 0)(c 26)))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(7(0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~31}~15 (. FIRPackage ~word_vector{0~to~31}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 27 -1
	)
)
I 000030 55 4786 0 firpackage
(_unit VHDL (firpackage 0 29 )
	(_version v41)
	(_time 1267493839534 2010.03.01 20:37:19)
	(_source (\./src/FIRPackage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_object
		(_constant (_internal taps_size ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 32)))))
		(_type (_internal ~SIGNED{15~downto~0}~15 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
		(_type (_internal word_vector 0 31 (_array ~SIGNED{15~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~word_vector{0~to~taps_size-1}~15 0 32 (_array ~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal taps ~word_vector{0~to~taps_size-1}~15 0 32 (_entity ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
)
I 000056 55 3878          1267495393782 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267495393783 2010.03.01 21:03:13)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_signal (_internal xh xh_array 0 47 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 48 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 49 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_type (_internal buffer_array 0 51 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_buffer buffer_array 0 59 (_process 2 )))
		(_variable (_internal v_xh xh_array 0 60 (_process 2 )))
		(_variable (_internal v_sum_bus xh_array 0 61 (_process 2 )))
		(_variable (_internal v_y_bus xh_array 0 62 (_process 2 )))
		(_type (_internal ~buffer_array{0~to~N*2-2}~13 0 70 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(4))(_sensitivity(9)))))
			(P1(_architecture 2 0 58 (_process (_simple)(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3727          1267556356303 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267556356304 2010.03.02 13:59:16)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_buffer buffer_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{2*N-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{2*N-1~downto~0}~13 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{2*N-1~downto~0}~133 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal sum ~std_logic_vector{2*N-1~downto~0}~133 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{2*N-1~downto~0}~135 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_variable (_internal last_sum ~std_logic_vector{2*N-1~downto~0}~135 0 54 (_process 0 )))
		(_variable (_internal counter ~extSTD.STANDARD.INTEGER 0 55 (_process 0 ((i 0)))))
		(_type (_internal ~buffer_array{0~to~N*2-2}~13 0 66 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 9 -1
	)
)
I 000056 55 3864          1267556468804 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267556468805 2010.03.02 14:01:08)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_buffer buffer_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{2*N-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{2*N-1~downto~0}~13 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{2*N-1~downto~0}~133 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal sum ~std_logic_vector{2*N-1~downto~0}~133 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{2*N-1~downto~0}~135 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_variable (_internal last_sum ~std_logic_vector{2*N-1~downto~0}~135 0 54 (_process 0 )))
		(_variable (_internal counter ~extSTD.STANDARD.INTEGER 0 55 (_process 0 ((i 0)))))
		(_type (_internal ~buffer_array{0~to~N*2-2}~13 0 66 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_type (_internal ~std_logic_vector{2*N-1{N-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 10 -1
	)
)
I 000056 55 4065          1267582328991 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267582328992 2010.03.02 21:12:08)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_buffer buffer_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{2*N-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{2*N-1~downto~0}~13 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{2*N-1~downto~0}~133 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal sum ~std_logic_vector{2*N-1~downto~0}~133 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{2*N-1~downto~0}~135 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_variable (_internal last_sum ~std_logic_vector{2*N-1~downto~0}~135 0 54 (_process 0 )))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 55 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_type (_internal ~buffer_array{0~to~N*2-2}~13 0 72 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_type (_internal ~buffer_array{0~to~N*2-2}~137 0 75 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(c 9))))))
		(_type (_internal ~std_logic_vector{2*N-1{N-1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 11 -1
	)
)
I 000056 55 3421          1267585885647 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267585885648 2010.03.02 22:11:25)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 55 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 58 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 59 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 80 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 6 -1
	)
)
I 000056 55 3421          1267585929130 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267585929131 2010.03.02 22:12:09)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 55 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 58 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 59 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 79 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 6 -1
	)
)
I 000056 55 7811          1267586055037 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1267586055038 2010.03.02 22:14:15)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267586027208)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 109 (serialfirfilter_tb))
	(_version v41)
	(_time 1267586055303 2010.03.02 22:14:15)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7893          1267586096459 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1267586096460 2010.03.02 22:14:56)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267586027208)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 109 (serialfirfilter_tb))
	(_version v41)
	(_time 1267586096803 2010.03.02 22:14:56)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 3557          1267586216909 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267586216910 2010.03.02 22:16:56)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 55 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 58 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 59 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 79 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
I 000056 55 3557          1267587513346 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267587513347 2010.03.02 22:38:33)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 55 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 58 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 59 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 79 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
I 000056 55 3557          1267587640019 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267587640020 2010.03.02 22:40:40)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 55 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 58 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 59 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 79 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
I 000056 55 3557          1267588041518 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267588041519 2010.03.02 22:47:21)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 55 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 58 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 59 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 79 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
I 000045 55 1587          1267593472791 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1267593472792 2010.03.03 00:17:52)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 6329          1267593473432 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267593473433 2010.03.03 00:17:53)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267593473402)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 5))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 8))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 80 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 83 (_if 11)
			(_instantiation DFZ 0 84 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 12)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 13)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 14))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 92 (_if 15)
			(_instantiation DFQ 0 93 (_component qreg )
				(_port
					((p2)(sum_bus(_index 16)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 17))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 80 (_architecture )))
			(_process
				(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(6(_index 18)))(_sensitivity(3)))))
				(line__82(_architecture 4 0 82 (_assignment (_simple)(_target(8(_index 19)))(_sensitivity(6(_index 20))(7(_index 21))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 25))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 80 (_scalar (_to (i 0)(c 26)))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(7(0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(9))(_sensitivity(9)(0)(1)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 27 -1
	)
)
I 000045 55 1734          1267593474324 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1267593474325 2010.03.03 00:17:54)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0(_range 4))(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3557          1267593474839 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267593474840 2010.03.03 00:17:54)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 55 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 58 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 59 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~133 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~133 0 60 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 79 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
I 000056 55 7821          1267593475371 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267593475372 2010.03.03 00:17:55)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267593475339)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 110 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267593475730 2010.03.03 00:17:55)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7893          1267593475855 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1267593475870 2010.03.03 00:17:55)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267586027208)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 109 (serialfirfilter_tb))
	(_version v41)
	(_time 1267593476292 2010.03.03 00:17:56)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 3557          1267627151829 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267627151830 2010.03.03 09:39:11)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal buffer_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 51 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 53 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~133 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~133 0 55 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 74 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_process
			(P1(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
I 000056 55 4404          1267745310772 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267745310773 2010.03.04 18:28:30)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal x_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_type (_internal buffer_array 0 48 (_array ~std_logic_vector{N-1~downto~0}~134 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 54 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~136 0 56 (_process 0 )))
		(_variable (_internal x_i ~extSTD.STANDARD.INTEGER 0 57 (_process 0 )))
		(_variable (_internal x_c ~extSTD.STANDARD.INTEGER 0 58 (_process 0 )))
		(_variable (_internal h_c ~extSTD.STANDARD.INTEGER 0 59 (_process 0 )))
		(_variable (_internal x_arr x_array 0 60 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_variable (_internal sum_out ~std_logic_vector{N*2-1~downto~0}~138 0 61 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_variable (_internal sum_prev ~std_logic_vector{N*2-1~downto~0}~1310 0 62 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_process
			(P1(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 10 -1
	)
)
I 000056 55 4404          1267745461516 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267745461517 2010.03.04 18:31:01)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal x_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_type (_internal buffer_array 0 48 (_array ~std_logic_vector{N-1~downto~0}~134 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 54 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~136 0 56 (_process 0 )))
		(_variable (_internal x_i ~extSTD.STANDARD.INTEGER 0 57 (_process 0 )))
		(_variable (_internal x_c ~extSTD.STANDARD.INTEGER 0 58 (_process 0 )))
		(_variable (_internal h_c ~extSTD.STANDARD.INTEGER 0 59 (_process 0 )))
		(_variable (_internal x_arr x_array 0 60 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_variable (_internal sum_out ~std_logic_vector{N*2-1~downto~0}~138 0 61 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_variable (_internal sum_prev ~std_logic_vector{N*2-1~downto~0}~1310 0 62 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_process
			(P1(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 10 -1
	)
)
I 000056 55 4528          1267747789281 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267747789282 2010.03.04 19:09:49)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal x_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_type (_internal buffer_array 0 48 (_array ~std_logic_vector{N-1~downto~0}~134 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 54 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~136 0 56 (_process 0 )))
		(_variable (_internal x_i ~extSTD.STANDARD.INTEGER 0 57 (_process 0 )))
		(_variable (_internal x_c ~extSTD.STANDARD.INTEGER 0 58 (_process 0 )))
		(_variable (_internal h_c ~extSTD.STANDARD.INTEGER 0 59 (_process 0 )))
		(_variable (_internal x_arr x_array 0 60 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_variable (_internal sum_out ~std_logic_vector{N*2-1~downto~0}~138 0 61 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_variable (_internal sum_prev ~std_logic_vector{N*2-1~downto~0}~1310 0 62 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 88 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_process
			(P1(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 10 -1
	)
)
V 000056 55 4528          1267747834078 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267747834079 2010.03.04 19:10:34)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267493870641)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal xh_array 0 46 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal x_array 0 47 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_type (_internal buffer_array 0 48 (_array ~std_logic_vector{N-1~downto~0}~134 ((_to (i 0)(i 31))))))
		(_variable (_internal counter_o ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_variable (_internal counter_i ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal xh_arr xh_array 0 54 (_process 0 )))
		(_variable (_internal sum_arr xh_array 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal zero ~std_logic_vector{N-1~downto~0}~136 0 56 (_process 0 )))
		(_variable (_internal x_i ~extSTD.STANDARD.INTEGER 0 57 (_process 0 )))
		(_variable (_internal x_c ~extSTD.STANDARD.INTEGER 0 58 (_process 0 )))
		(_variable (_internal h_c ~extSTD.STANDARD.INTEGER 0 59 (_process 0 )))
		(_variable (_internal x_arr x_array 0 60 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_variable (_internal sum_out ~std_logic_vector{N*2-1~downto~0}~138 0 61 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_variable (_internal sum_prev ~std_logic_vector{N*2-1~downto~0}~1310 0 62 (_process 0 )))
		(_type (_internal ~xh_array{1~to~taps_size-1}~13 0 88 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 1)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_process
			(P1(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 10 -1
	)
)
I 000056 55 3706          1267854410936 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267854410937 2010.03.06 00:46:50)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410921)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 69 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 7899          1267854780765 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1267854780795 2010.03.06 00:53:00)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267586027208)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1267854781328 2010.03.06 00:53:01)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 3706          1267855107031 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267855107032 2010.03.06 00:58:27)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 68 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 4132          1267855550517 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267855550518 2010.03.06 01:05:50)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_generate rst 0 50 (_for ~INTEGER~range~0~to~taps_size-1~131 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~taps_size-1~131 0 50 (_architecture )))
			(_process
				(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(6(_index 2)))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_signal (_internal x_arr x_array 0 47 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~taps_size-1~131 0 50 (_scalar (_to (i 0)(i 31)))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~133 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~133 0 57 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~135 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~135 0 58 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 59 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 69 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
		(_process
			(serial(_architecture 1 0 54 (_process (_simple)(_target(6)(4)(5))(_sensitivity(0)(1)(2))(_read(6)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 10 -1
	)
)
I 000056 55 3706          1267855702312 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267855702313 2010.03.06 01:08:22)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 68 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267855927595 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267855927608 2010.03.06 01:12:07)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 68 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267856043064 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267856043077 2010.03.06 01:14:03)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 68 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267856252798 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267856252811 2010.03.06 01:17:32)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 68 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267856309656 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267856309686 2010.03.06 01:18:29)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 68 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 7899          1267856811328 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1267856811329 2010.03.06 01:26:51)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267586027208)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1267856811531 2010.03.06 01:26:51)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
V 000056 55 7899          1267856882421 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1267856882422 2010.03.06 01:28:02)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267586027208)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1267856882656 2010.03.06 01:28:02)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 3706          1267856960955 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267856960956 2010.03.06 01:29:20)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 68 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267857003592 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267857003593 2010.03.06 01:30:03)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 68 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267857219486 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267857219514 2010.03.06 01:33:39)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 68 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267857663624 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267857663639 2010.03.06 01:41:03)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 50 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 51 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 55 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 69 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 49 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3703          1267858756327 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267858756328 2010.03.06 01:59:16)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(6)(7)(4)(5))(_sensitivity(0)(1)(2))(_read(6)(7(_range 8))(3)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_target(6))(_sensitivity(7)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 9 -1
	)
)
I 000056 55 3703          1267858815437 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267858815438 2010.03.06 02:00:15)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_signal (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(6)(7)(4)(5))(_sensitivity(0)(1)(2))(_read(6)(7(_range 8))(3)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_target(6))(_sensitivity(7)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 9 -1
	)
)
I 000056 55 3600          1267858935250 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267858935280 2010.03.06 02:02:15)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_signal (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~132 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(6)(7)(4)(5))(_sensitivity(0)(1)(2))(_read(6)(7)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
I 000056 55 3706          1267858999374 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267858999375 2010.03.06 02:03:19)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267860002505 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267860002506 2010.03.06 02:20:02)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267860180565 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267860180566 2010.03.06 02:23:00)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267860444909 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267860444910 2010.03.06 02:27:24)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 3706          1267861243049 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267861243050 2010.03.06 02:40:43)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
V 000056 55 3706          1267861353347 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267861353362 2010.03.06 02:42:33)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267854410920)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
V 000058 55 6254          1267863378990 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267863378991 2010.03.06 03:16:18)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267593473402)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 99 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 102 (_if 10)
			(_instantiation DFZ 0 103 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 111 (_if 14)
			(_instantiation DFQ 0 112 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 99 (_architecture )))
			(_process
				(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 80 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 99 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 79 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
V 000056 55 7909          1267863387175 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267863387176 2010.03.06 03:16:27)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267593475339)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267863387519 2010.03.06 03:16:27)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000030 55 4786 0 firpackage
(_unit VHDL (firpackage 0 29 )
	(_version v41)
	(_time 1267937172144 2010.03.06 23:46:12)
	(_source (\./src/FIRPackage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_object
		(_constant (_internal taps_size ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 32)))))
		(_type (_internal ~SIGNED{15~downto~0}~15 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
		(_type (_internal word_vector 0 31 (_array ~SIGNED{15~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~word_vector{0~to~taps_size-1}~15 0 41 (_array ~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal taps ~word_vector{0~to~taps_size-1}~15 0 41 (_entity ((((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
)
I 000045 55 1587          1267937218762 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1267937218775 2010.03.06 23:46:58)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
V 000058 55 6254          1267937219182 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1267937219183 2010.03.06 23:46:59)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267937219135)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 99 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 102 (_if 10)
			(_instantiation DFZ 0 103 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 111 (_if 14)
			(_instantiation DFQ 0 112 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 99 (_architecture )))
			(_process
				(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 80 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 99 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 79 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1734          1267937219760 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1267937219761 2010.03.06 23:46:59)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0(_range 4))(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
V 000056 55 3706          1267937220197 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1267937220212 2010.03.06 23:47:00)
	(_source (\./src/serialfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1267937220182)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
V 000056 55 7909          1267937220587 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1267937220588 2010.03.06 23:47:00)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267937220541)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1267937220916 2010.03.06 23:47:00)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
V 000056 55 7899          1267937221041 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1267937221042 2010.03.06 23:47:01)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267937221026)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1267937221447 2010.03.06 23:47:01)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000030 55 4786 0 firpackage
(_unit VHDL (firpackage 0 29 )
	(_version v41)
	(_time 1268024379641 2010.03.07 23:59:39)
	(_source (\./src/FIRPackage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_object
		(_constant (_internal taps_size ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 32)))))
		(_type (_internal ~SIGNED{15~downto~0}~15 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
		(_type (_internal word_vector 0 31 (_array ~SIGNED{15~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~word_vector{0~to~taps_size-1}~15 0 41 (_array ~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal taps ~word_vector{0~to~taps_size-1}~15 0 41 (_entity ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
)
I 000045 55 1587          1268024389734 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268024389735 2010.03.07 23:59:49)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 6254          1268024390516 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1268024390517 2010.03.07 23:59:50)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024390453)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 99 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 102 (_if 10)
			(_instantiation DFZ 0 103 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 111 (_if 14)
			(_instantiation DFQ 0 112 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 99 (_architecture )))
			(_process
				(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 80 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 99 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 79 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1734          1268024391188 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268024391189 2010.03.07 23:59:51)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0(_range 4))(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3706          1268024391672 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268024391673 2010.03.07 23:59:51)
	(_source (\./src/serialfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024391657)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 7909          1268024392235 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268024392249 2010.03.07 23:59:52)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268024392188)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268024392688 2010.03.07 23:59:52)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7899          1268024392922 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268024392937 2010.03.07 23:59:52)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268024392891)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268024393375 2010.03.07 23:59:53)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1586          1268027353739 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268027353784 2010.03.08 00:49:13)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1733          1268027421910 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268027421911 2010.03.08 00:50:21)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000045 55 1586          1268027439535 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268027439536 2010.03.08 00:50:39)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 6254          1268027439957 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1268027439958 2010.03.08 00:50:39)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024390453)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 99 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 102 (_if 10)
			(_instantiation DFZ 0 103 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 111 (_if 14)
			(_instantiation DFQ 0 112 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 99 (_architecture )))
			(_process
				(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 80 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 99 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 79 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1733          1268027440473 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268027440488 2010.03.08 00:50:40)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3706          1268027440879 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268027440894 2010.03.08 00:50:40)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024391657)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 7909          1268027441332 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268027441347 2010.03.08 00:50:41)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268024392188)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268027441660 2010.03.08 00:50:41)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7899          1268027442035 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268027442050 2010.03.08 00:50:42)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268024392891)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268027442395 2010.03.08 00:50:42)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1733          1268027573301 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268027573302 2010.03.08 00:52:53)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000045 55 1586          1268027580114 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268027580115 2010.03.08 00:53:00)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000045 55 1586          1268028107301 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268028107316 2010.03.08 01:01:47)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
V 000058 55 6254          1268028107801 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1268028107816 2010.03.08 01:01:47)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024390453)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 99 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 102 (_if 10)
			(_instantiation DFZ 0 103 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 111 (_if 14)
			(_instantiation DFQ 0 112 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 99 (_architecture )))
			(_process
				(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 80 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 99 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 79 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1733          1268028108535 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268028108536 2010.03.08 01:01:48)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3706          1268028108756 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268028108769 2010.03.08 01:01:48)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024391657)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 52 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 53 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 56 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 57 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 51 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
V 000056 55 7909          1268028109209 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268028109210 2010.03.08 01:01:49)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268024392188)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268028109504 2010.03.08 01:01:49)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
V 000056 55 7899          1268028109629 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268028109630 2010.03.08 01:01:49)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268024392891)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268028109973 2010.03.08 01:01:49)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 3400          1268205434331 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268205434332 2010.03.10 02:17:14)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024391657)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~SIGNED{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 47 (_array ~SIGNED{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal x_in ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal x x_array 0 54 (_process 0 )))
		(_type (_internal ~SIGNED{N-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~SIGNED{N-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~SIGNED{N-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal sum ~SIGNED{N-1~downto~0}~134 0 56 (_process 0 )))
		(_type (_internal ~SIGNED{N-1~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal prev_sum ~SIGNED{N-1~downto~0}~136 0 57 (_process 0 )))
		(_process
			(s(_architecture 0 0 52 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
I 000056 55 3400          1268205761514 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268205761515 2010.03.10 02:22:41)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024391657)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~SIGNED{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 47 (_array ~SIGNED{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal x_in ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal x x_array 0 54 (_process 0 )))
		(_type (_internal ~SIGNED{N-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~SIGNED{N-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~SIGNED{N-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal sum ~SIGNED{N-1~downto~0}~134 0 56 (_process 0 )))
		(_type (_internal ~SIGNED{N-1~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal prev_sum ~SIGNED{N-1~downto~0}~136 0 57 (_process 0 )))
		(_process
			(s(_architecture 0 0 52 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
I 000056 55 3400          1268205964388 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268205964389 2010.03.10 02:26:04)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024391657)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~SIGNED{N-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 47 (_array ~SIGNED{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal x_in ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_variable (_internal x x_array 0 54 (_process 0 )))
		(_type (_internal ~SIGNED{N-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~SIGNED{N-1~downto~0}~132 0 55 (_process 0 )))
		(_type (_internal ~SIGNED{N-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal sum ~SIGNED{N-1~downto~0}~134 0 56 (_process 0 )))
		(_type (_internal ~SIGNED{N-1~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal prev_sum ~SIGNED{N-1~downto~0}~136 0 57 (_process 0 )))
		(_process
			(s(_architecture 0 0 52 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 7 -1
	)
)
V 000056 55 3706          1268356416216 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268356416231 2010.03.11 20:13:36)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268024391657)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 57 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 58 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 59 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 73 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 53 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000030 55 4786 0 firpackage
(_unit VHDL (firpackage 0 29 )
	(_version v41)
	(_time 1268356447936 2010.03.11 20:14:07)
	(_source (\./src/FIRPackage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_object
		(_constant (_internal taps_size ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 32)))))
		(_type (_internal ~SIGNED{15~downto~0}~15 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
		(_type (_internal word_vector 0 31 (_array ~SIGNED{15~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~word_vector{0~to~taps_size-1}~15 0 34 (_array ~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal taps ~word_vector{0~to~taps_size-1}~15 0 34 (_entity ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
)
I 000045 55 1586          1268356453812 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268356453824 2010.03.11 20:14:13)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 6254          1268356454357 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1268356454358 2010.03.11 20:14:14)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268356454341)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 99 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 102 (_if 10)
			(_instantiation DFZ 0 103 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 111 (_if 14)
			(_instantiation DFQ 0 112 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 99 (_architecture )))
			(_process
				(line__100(_architecture 2 0 100 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__101(_architecture 3 0 101 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 80 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 99 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 79 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__98(_architecture 1 0 98 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1733          1268356454812 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268356454840 2010.03.11 20:14:14)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
V 000056 55 3706          1268356455216 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268356455231 2010.03.11 20:14:15)
	(_source (\./src/serialfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268356455185)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 57 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 58 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 59 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 73 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 53 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
V 000056 55 7909          1268356455591 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268356455592 2010.03.11 20:14:15)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268356455575)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268356455982 2010.03.11 20:14:15)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
V 000056 55 7899          1268356456090 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268356456091 2010.03.11 20:14:16)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268356456060)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268356456513 2010.03.11 20:14:16)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1586          1268681285871 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268681285872 2010.03.15 15:28:05)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
V 000058 55 6249          1268681286371 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1268681286372 2010.03.15 15:28:06)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268356454341)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 96 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 99 (_if 10)
			(_instantiation DFZ 0 100 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 108 (_if 14)
			(_instantiation DFQ 0 109 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 96 (_architecture )))
			(_process
				(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 77 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 96 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 76 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000030 55 4786 0 firpackage
(_unit VHDL (firpackage 0 29 )
	(_version v41)
	(_time 1268681286981 2010.03.15 15:28:06)
	(_source (\./src/firpackage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_object
		(_constant (_internal taps_size ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 32)))))
		(_type (_internal ~SIGNED{15~downto~0}~15 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
		(_type (_internal word_vector 0 31 (_array ~SIGNED{15~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~word_vector{0~to~taps_size-1}~15 0 41 (_array ~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal taps ~word_vector{0~to~taps_size-1}~15 0 41 (_entity ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
)
I 000045 55 1733          1268681287168 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268681287169 2010.03.15 15:28:07)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3706          1268681288293 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268681288294 2010.03.15 15:28:08)
	(_source (\./src/serialfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681288261)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 57 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 58 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 59 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 73 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 53 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 7909          1268681288979 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268681288980 2010.03.15 15:28:08)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681288949)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268681289418 2010.03.15 15:28:09)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7899          1268681289636 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268681289651 2010.03.15 15:28:09)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681289621)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268681289996 2010.03.15 15:28:09)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7909          1268681494291 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268681494292 2010.03.15 15:31:34)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681288949)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268681494697 2010.03.15 15:31:34)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1586          1268681564785 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268681564786 2010.03.15 15:32:44)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 6249          1268681565222 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1268681565223 2010.03.15 15:32:45)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681565207)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 96 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 99 (_if 10)
			(_instantiation DFZ 0 100 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 108 (_if 14)
			(_instantiation DFQ 0 109 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 96 (_architecture )))
			(_process
				(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 77 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 96 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 76 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1733          1268681565691 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268681565692 2010.03.15 15:32:45)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3706          1268681566037 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268681566050 2010.03.15 15:32:46)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681288261)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 55 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 56 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 57 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 58 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 59 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 73 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 53 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 7909          1268681566409 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268681566410 2010.03.15 15:32:46)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681288949)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268681566597 2010.03.15 15:32:46)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7899          1268681566676 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268681566677 2010.03.15 15:32:46)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681289621)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268681566847 2010.03.15 15:32:46)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1586          1268681738801 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268681738802 2010.03.15 15:35:38)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 6249          1268681739191 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1268681739206 2010.03.15 15:35:39)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681565207)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 96 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 99 (_if 10)
			(_instantiation DFZ 0 100 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 108 (_if 14)
			(_instantiation DFQ 0 109 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 96 (_architecture )))
			(_process
				(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 77 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 96 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 76 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1733          1268681739676 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268681739677 2010.03.15 15:35:39)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 3706          1268681740129 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268681740143 2010.03.15 15:35:40)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681288261)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 56 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 70 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 7909          1268681740535 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268681740550 2010.03.15 15:35:40)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681288949)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268681740941 2010.03.15 15:35:40)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7899          1268681741051 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268681741052 2010.03.15 15:35:41)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681289621)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268681741379 2010.03.15 15:35:41)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 4879          1268687101716 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268687101717 2010.03.15 17:05:01)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681288261)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 56 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 74 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000045 55 1586          1268687158123 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268687158124 2010.03.15 17:05:58)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 6249          1268687158576 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1268687158577 2010.03.15 17:05:58)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681565207)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 96 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 99 (_if 10)
			(_instantiation DFZ 0 100 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 108 (_if 14)
			(_instantiation DFQ 0 109 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 96 (_architecture )))
			(_process
				(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 77 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 96 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 76 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1733          1268687159030 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268687159031 2010.03.15 17:05:59)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 4879          1268687159374 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268687159375 2010.03.15 17:05:59)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681288261)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 56 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 74 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000056 55 7909          1268687159780 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268687159794 2010.03.15 17:05:59)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681288949)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268687160139 2010.03.15 17:06:00)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7899          1268687160342 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268687160343 2010.03.15 17:06:00)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681289621)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268687160655 2010.03.15 17:06:00)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7899          1268687184108 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268687184109 2010.03.15 17:06:24)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681289621)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268687184342 2010.03.15 17:06:24)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 7909          1268687399186 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268687399187 2010.03.15 17:09:59)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681288949)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268687399639 2010.03.15 17:09:59)
	(_source (\./src/TestBench/parallelfirfilter_TB.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000045 55 1586          1268687437391 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1268687437392 2010.03.15 17:10:37)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
I 000058 55 6249          1268687437547 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1268687437548 2010.03.15 17:10:37)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681565207)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 96 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 99 (_if 10)
			(_instantiation DFZ 0 100 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 108 (_if 14)
			(_instantiation DFQ 0 109 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 96 (_architecture )))
			(_process
				(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 77 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 96 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 76 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1733          1268687437733 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1268687437734 2010.03.15 17:10:37)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
I 000056 55 4879          1268687437860 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268687437861 2010.03.15 17:10:37)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681288261)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 56 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 74 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . SerialFIRFilter 8 -1
	)
)
V 000056 55 7916          1268687438092 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1268687438107 2010.03.15 17:10:38)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681288949)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1268687438420 2010.03.15 17:10:38)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
V 000056 55 7906          1268687438499 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1268687438513 2010.03.15 17:10:38)
	(_source (\./src/TestBench/serialfirfilter_TB.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1268681289621)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ((i 2))))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1268687438811 2010.03.15 17:10:38)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (std(standard))(.(firpackage))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
I 000056 55 4879          1268687597249 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1268687597250 2010.03.15 17:13:17)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681288261)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 56 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . SerialFIRFilter 8 -1
	)
)
I 000045 55 1586          1269579647427 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1269579647428 2010.03.26 01:00:47)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
V 000058 55 6249          1269579647897 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1269579647898 2010.03.26 01:00:47)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681565207)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 96 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 99 (_if 10)
			(_instantiation DFZ 0 100 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 108 (_if 14)
			(_instantiation DFQ 0 109 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 96 (_architecture )))
			(_process
				(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 77 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 96 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 76 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
I 000045 55 1733          1269579648397 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1269579648398 2010.03.26 01:00:48)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
V 000056 55 4879          1269579648772 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1269579648773 2010.03.26 01:00:48)
	(_source (\./src/SerialFIRFilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1268681288261)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 56 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . SerialFIRFilter 8 -1
	)
)
V 000056 55 7916          1269579649178 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1269579649179 2010.03.26 01:00:49)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1269579649162)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1269579649537 2010.03.26 01:00:49)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
V 000056 55 7906          1269579649678 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1269579649693 2010.03.26 01:00:49)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1269579649631)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ((i 2))))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1269579650069 2010.03.26 01:00:50)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
V 000030 55 4786 0 firpackage
(_unit VHDL (firpackage 0 29 )
	(_version v41)
	(_time 1269580461288 2010.03.26 01:14:21)
	(_source (\./src/FIRPackage.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_object
		(_constant (_internal taps_size ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 32)))))
		(_type (_internal ~SIGNED{15~downto~0}~15 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
		(_type (_internal word_vector 0 31 (_array ~SIGNED{15~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~word_vector{0~to~taps_size-1}~15 0 41 (_array ~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal taps ~word_vector{0~to~taps_size-1}~15 0 41 (_entity ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
)
V 000045 55 1586          1269580480912 ZReg
(_unit VHDL (zreg 0 28 (zreg 0 41 ))
	(_version v41)
	(_time 1269580480913 2010.03.26 01:14:40)
	(_source (\./src/zreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069390)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal y ~std_logic_vector{N-1~downto~0}~122 0 35 (_entity (_out ))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . ZReg 3 -1
	)
)
V 000058 55 6249          1269580481211 ParallelFIRFilter
(_unit VHDL (parallelfirfilter 0 30 (parallelfirfilter 0 44 ))
	(_version v41)
	(_time 1269580481224 2010.03.26 01:14:41)
	(_source (\./src/parallelfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1269580481209)
	)
	(_component
		(zreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 (_code 4))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
				(_port (_internal xhy ~std_logic_vector{N-1~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
				(_port (_internal y ~std_logic_vector{N-1~downto~0}~132 0 53 (_entity (_out ))))
			)
		)
		(qreg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 (_code 7))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
				(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
				(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_generate XH1 0 96 (_for ~INTEGER~range~0~to~N*2-1~135 )
		(_generate IP1 0 99 (_if 10)
			(_instantiation DFZ 0 100 (_component zreg )
				(_port
					((xhy)(sum_bus(_index 11)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((y)(y_bus(_index 12)))
				)
				(_use (_entity . zreg)
					(_generic
						((N)(_code 13))
					)
					(_port
						((xhy)(xhy))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((y)(y))
					)
				)
			)
		)
		(_generate IP2 0 108 (_if 14)
			(_instantiation DFQ 0 109 (_component qreg )
				(_port
					((p2)(sum_bus(_index 15)))
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((p)(data_o))
				)
				(_use (_entity . qreg)
					(_generic
						((N)(_code 16))
					)
					(_port
						((p2)(p2))
						((CLK)(CLK))
						((Reset)(Reset))
						((samp_i)(samp_i))
						((p)(p))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~N*2-1~135 0 96 (_architecture )))
			(_process
				(line__97(_architecture 2 0 97 (_assignment (_simple)(_target(6(_index 17)))(_sensitivity(3)))))
				(line__98(_architecture 3 0 98 (_assignment (_simple)(_target(8(_index 18)))(_sensitivity(6(_index 19))(7(_index 20))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
		(_type (_internal xh_array 0 68 (_array ~std_logic_vector{N*2-1~downto~0}~13 ((_to (i 0)(c 24))))))
		(_signal (_internal xh xh_array 0 69 (_architecture (_uni ))))
		(_signal (_internal y_bus xh_array 0 70 (_architecture (_uni ))))
		(_signal (_internal sum_bus xh_array 0 71 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
		(_signal (_internal counter ~std_logic_vector{5~downto~0}~13 0 72 (_architecture (_uni ))))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 77 (_process 0 )))
		(_type (_internal ~INTEGER~range~0~to~N*2-1~135 0 96 (_scalar (_to (i 0)(c 25)))))
		(_process
			(parallel(_architecture 0 0 76 (_process (_simple)(_target(9)(4))(_sensitivity(0)(1)(2)))))
			(line__95(_architecture 1 0 95 (_assignment (_simple)(_target(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ParallelFIRFilter 26 -1
	)
)
V 000045 55 1733          1269580481694 QReg
(_unit VHDL (qreg 0 28 (qreg 0 41 ))
	(_version v41)
	(_time 1269580481695 2010.03.26 01:14:41)
	(_source (\./src/qreg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1267402069687)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 29 \32\ (_entity ((i 32)))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal p2 ~std_logic_vector{N-1~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal p ~std_logic_vector{N/2-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1{N/2-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_process
			(reg(_architecture 0 0 43 (_process (_simple)(_target(4))(_sensitivity(1)(2)(3))(_read(0(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . QReg 5 -1
	)
)
V 000056 55 4879          1269580481990 SerialFIRFilter
(_unit VHDL (serialfirfilter 0 30 (serialfirfilter 0 44 ))
	(_version v41)
	(_time 1269580481991 2010.03.26 01:14:41)
	(_source (\./src/serialfirfilter.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_entity
		(_time 1269580481975)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 31 \16\ (_entity ((i 16)))))
		(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
		(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
		(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
		(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
		(_type (_internal x_array 0 46 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 31))))))
		(_variable (_internal x_arr x_array 0 51 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
		(_variable (_internal xh ~std_logic_vector{N*2-1~downto~0}~13 0 52 (_process 0 )))
		(_variable (_internal idx ~extSTD.STANDARD.INTEGER 0 53 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
		(_variable (_internal prev_sum ~std_logic_vector{N*2-1~downto~0}~132 0 54 (_process 0 )))
		(_type (_internal ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
		(_variable (_internal cur_sum ~std_logic_vector{N*2-1~downto~0}~134 0 55 (_process 0 )))
		(_variable (_internal f_samp_o ~extieee.std_logic_1164.std_logic 0 56 (_process 0 )))
		(_type (_internal ~x_array{0~to~taps_size-2}~13 0 71 (_array ~std_logic_vector{N-1~downto~0}~13 ((_to (i 0)(i 30))))))
		(_type (_internal ~std_logic_vector{N*2-1{N-1~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_process
			(serial(_architecture 0 0 50 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_type (_external ~extfirfilter.FIRPackage.~word_vector{0~to~taps_size-1}~15 (. FIRPackage ~word_vector{0~to~taps_size-1}~15)))
		(_variable (_external firfilter.FIRPackage.taps(. FIRPackage taps)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . SerialFIRFilter 8 -1
	)
)
V 000056 55 7916          1269580482287 TB_ARCHITECTURE
(_unit VHDL (parallelfirfilter_tb 0 29 (tb_architecture 0 36 ))
	(_version v41)
	(_time 1269580482288 2010.03.26 01:14:42)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1269580482272)
	)
	(_component
		(parallelfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component parallelfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . parallelfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 61 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 61 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 98 (_process 2 ((i 0)))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 89 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 97 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
V 000050 55 590 0 testbench_for_parallelfirfilter
(_configuration VHDL (testbench_for_parallelfirfilter 0 114 (parallelfirfilter_tb))
	(_version v41)
	(_time 1269580482537 2010.03.26 01:14:42)
	(_source (\./src/testbench/parallelfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . parallelfirfilter parallelfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
V 000056 55 7906          1269580482630 TB_ARCHITECTURE
(_unit VHDL (serialfirfilter_tb 0 29 (tb_architecture 0 35 ))
	(_version v41)
	(_time 1269580482631 2010.03.26 01:14:42)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_entity
		(_time 1269580482615)
	)
	(_component
		(serialfirfilter
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 39 (_entity -1 ((i 16)))))
				(_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
				(_port (_internal samp_i ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
				(_port (_internal data_i ~std_logic_vector{N-1~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal samp_o ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
				(_type (_internal ~std_logic_vector{N-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
				(_port (_internal data_o ~std_logic_vector{N-1~downto~0}~132 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 70 (_component serialfirfilter )
		(_generic
			((N)(_code 5))
		)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((samp_i)(samp_i))
			((data_i)(data_i))
			((samp_o)(samp_o))
			((data_o)(data_o))
		)
		(_use (_entity . serialfirfilter)
			(_generic
				((N)(_code 6))
			)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((samp_i)(samp_i))
				((data_i)(data_i))
				((samp_o)(samp_o))
				((data_o)(data_o))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 32 \16\ (_entity ((i 16)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ((i 2))))))
		(_signal (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ((i 2))))))
		(_signal (_internal samp_i ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
		(_type (_internal ~std_logic_vector{N-1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
		(_signal (_internal data_i ~std_logic_vector{N-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal samp_o ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
		(_signal (_internal data_o ~std_logic_vector{N-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_type (_internal ~word_vector{0~to~31}~13 0 59 (_array ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 ((_to (i 0)(i 31))))))
		(_constant (_internal xin ~word_vector{0~to~31}~13 0 59 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
		(_signal (_internal cnt ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 96 (_process 2 ((i 0)))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(rst(_architecture 1 0 87 (_process (_wait_for)(_target(1)))))
			(testing(_architecture 2 0 95 (_process (_simple)(_target(2)(3)(6))(_sensitivity(0))(_read(2)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extfirfilter.FIRPackage.~SIGNED{15~downto~0}~15 (. FIRPackage ~SIGNED{15~downto~0}~15)))
		(_type (_external ~extfirfilter.FIRPackage.word_vector (. FIRPackage word_vector)))
		(_variable (_external firfilter.FIRPackage.taps_size(. FIRPackage taps_size)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
V 000048 55 580 0 testbench_for_serialfirfilter
(_configuration VHDL (testbench_for_serialfirfilter 0 113 (serialfirfilter_tb))
	(_version v41)
	(_time 1269580482834 2010.03.26 01:14:42)
	(_source (\./src/testbench/serialfirfilter_tb.vhd\))
	(_use (.(firpackage))(std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . serialfirfilter serialfirfilter
				(_port
					((CLK)(CLK))
					((Reset)(Reset))
					((samp_i)(samp_i))
					((data_i)(data_i))
					((samp_o)(samp_o))
					((data_o)(data_o))
				)
			)
		)
	)
)
