// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_rx_exh_payload_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_pkgSplitTypeFifo_dout,
        rx_pkgSplitTypeFifo_num_data_valid,
        rx_pkgSplitTypeFifo_fifo_cap,
        rx_pkgSplitTypeFifo_empty_n,
        rx_pkgSplitTypeFifo_read,
        rx_ibhDrop2exhFifo_dout,
        rx_ibhDrop2exhFifo_num_data_valid,
        rx_ibhDrop2exhFifo_fifo_cap,
        rx_ibhDrop2exhFifo_empty_n,
        rx_ibhDrop2exhFifo_read,
        rx_exh2aethShiftFifo_din,
        rx_exh2aethShiftFifo_num_data_valid,
        rx_exh2aethShiftFifo_fifo_cap,
        rx_exh2aethShiftFifo_full_n,
        rx_exh2aethShiftFifo_write,
        rx_exh2rethShiftFifo_din,
        rx_exh2rethShiftFifo_num_data_valid,
        rx_exh2rethShiftFifo_fifo_cap,
        rx_exh2rethShiftFifo_full_n,
        rx_exh2rethShiftFifo_write,
        rx_exhNoShiftFifo_din,
        rx_exhNoShiftFifo_num_data_valid,
        rx_exhNoShiftFifo_fifo_cap,
        rx_exhNoShiftFifo_full_n,
        rx_exhNoShiftFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [4:0] rx_pkgSplitTypeFifo_dout;
input  [1:0] rx_pkgSplitTypeFifo_num_data_valid;
input  [1:0] rx_pkgSplitTypeFifo_fifo_cap;
input   rx_pkgSplitTypeFifo_empty_n;
output   rx_pkgSplitTypeFifo_read;
input  [1023:0] rx_ibhDrop2exhFifo_dout;
input  [5:0] rx_ibhDrop2exhFifo_num_data_valid;
input  [5:0] rx_ibhDrop2exhFifo_fifo_cap;
input   rx_ibhDrop2exhFifo_empty_n;
output   rx_ibhDrop2exhFifo_read;
output  [1023:0] rx_exh2aethShiftFifo_din;
input  [2:0] rx_exh2aethShiftFifo_num_data_valid;
input  [2:0] rx_exh2aethShiftFifo_fifo_cap;
input   rx_exh2aethShiftFifo_full_n;
output   rx_exh2aethShiftFifo_write;
output  [1023:0] rx_exh2rethShiftFifo_din;
input  [2:0] rx_exh2rethShiftFifo_num_data_valid;
input  [2:0] rx_exh2rethShiftFifo_fifo_cap;
input   rx_exh2rethShiftFifo_full_n;
output   rx_exh2rethShiftFifo_write;
output  [1023:0] rx_exhNoShiftFifo_din;
input  [2:0] rx_exhNoShiftFifo_num_data_valid;
input  [2:0] rx_exhNoShiftFifo_fifo_cap;
input   rx_exhNoShiftFifo_full_n;
output   rx_exhNoShiftFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_pkgSplitTypeFifo_read;
reg rx_ibhDrop2exhFifo_read;
reg rx_exh2aethShiftFifo_write;
reg rx_exh2rethShiftFifo_write;
reg rx_exhNoShiftFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_58_p3;
reg    ap_predicate_op28_read_state1;
wire   [0:0] tmp_i_178_nbreadreq_fu_72_p3;
reg    ap_predicate_op35_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] rep_state_load_reg_141;
reg   [0:0] tmp_i_178_reg_148;
reg   [4:0] code_V_reg_162;
reg    ap_predicate_op45_write_state2;
reg    ap_predicate_op47_write_state2;
reg    ap_predicate_op49_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] rep_state;
reg   [4:0] meta_op_code_V_1;
reg    rx_pkgSplitTypeFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_ibhDrop2exhFifo_blk_n;
reg    rx_exh2rethShiftFifo_blk_n;
reg    rx_exh2aethShiftFifo_blk_n;
reg    rx_exhNoShiftFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [1023:0] rx_ibhDrop2exhFifo_read_reg_152;
wire   [0:0] currWord_last_V_fu_123_p3;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_188;
reg    ap_condition_184;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 rep_state = 1'd0;
#0 meta_op_code_V_1 = 5'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((1'b1 == ap_condition_188)) begin
            rep_state <= 1'd0;
        end else if (((tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (rep_state == 1'd0))) begin
            rep_state <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_178_nbreadreq_fu_72_p3 == 1'd1) & (rep_state == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        code_V_reg_162 <= meta_op_code_V_1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (rep_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        meta_op_code_V_1 <= rx_pkgSplitTypeFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rep_state_load_reg_141 <= rep_state;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op35_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibhDrop2exhFifo_read_reg_152 <= rx_ibhDrop2exhFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((rep_state == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_178_reg_148 <= tmp_i_178_nbreadreq_fu_72_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op45_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_exh2aethShiftFifo_blk_n = rx_exh2aethShiftFifo_full_n;
    end else begin
        rx_exh2aethShiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op45_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_exh2aethShiftFifo_write = 1'b1;
    end else begin
        rx_exh2aethShiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op47_write_state2 == 1'b1))) begin
        rx_exh2rethShiftFifo_blk_n = rx_exh2rethShiftFifo_full_n;
    end else begin
        rx_exh2rethShiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op47_write_state2 == 1'b1))) begin
        rx_exh2rethShiftFifo_write = 1'b1;
    end else begin
        rx_exh2rethShiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op49_write_state2 == 1'b1))) begin
        rx_exhNoShiftFifo_blk_n = rx_exhNoShiftFifo_full_n;
    end else begin
        rx_exhNoShiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op49_write_state2 == 1'b1))) begin
        rx_exhNoShiftFifo_write = 1'b1;
    end else begin
        rx_exhNoShiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op35_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibhDrop2exhFifo_blk_n = rx_ibhDrop2exhFifo_empty_n;
    end else begin
        rx_ibhDrop2exhFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op35_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibhDrop2exhFifo_read = 1'b1;
    end else begin
        rx_ibhDrop2exhFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op28_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_pkgSplitTypeFifo_blk_n = rx_pkgSplitTypeFifo_empty_n;
    end else begin
        rx_pkgSplitTypeFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op28_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_pkgSplitTypeFifo_read = 1'b1;
    end else begin
        rx_pkgSplitTypeFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op35_read_state1 == 1'b1) & (rx_ibhDrop2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (rx_pkgSplitTypeFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op45_write_state2 == 1'b1) & (rx_exh2aethShiftFifo_full_n == 1'b0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (rx_exhNoShiftFifo_full_n == 1'b0)) | ((rx_exh2rethShiftFifo_full_n == 1'b0) & (ap_predicate_op47_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op35_read_state1 == 1'b1) & (rx_ibhDrop2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (rx_pkgSplitTypeFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op45_write_state2 == 1'b1) & (rx_exh2aethShiftFifo_full_n == 1'b0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (rx_exhNoShiftFifo_full_n == 1'b0)) | ((rx_exh2rethShiftFifo_full_n == 1'b0) & (ap_predicate_op47_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op35_read_state1 == 1'b1) & (rx_ibhDrop2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (rx_pkgSplitTypeFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op45_write_state2 == 1'b1) & (rx_exh2aethShiftFifo_full_n == 1'b0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (rx_exhNoShiftFifo_full_n == 1'b0)) | ((rx_exh2rethShiftFifo_full_n == 1'b0) & (ap_predicate_op47_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op35_read_state1 == 1'b1) & (rx_ibhDrop2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (rx_pkgSplitTypeFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op45_write_state2 == 1'b1) & (rx_exh2aethShiftFifo_full_n == 1'b0)) | ((ap_predicate_op49_write_state2 == 1'b1) & (rx_exhNoShiftFifo_full_n == 1'b0)) | ((rx_exh2rethShiftFifo_full_n == 1'b0) & (ap_predicate_op47_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_184 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_188 = ((tmp_i_178_nbreadreq_fu_72_p3 == 1'd1) & (rep_state == 1'd1) & (currWord_last_V_fu_123_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op28_read_state1 = ((tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (rep_state == 1'd0));
end

always @ (*) begin
    ap_predicate_op35_read_state1 = ((tmp_i_178_nbreadreq_fu_72_p3 == 1'd1) & (rep_state == 1'd1));
end

always @ (*) begin
    ap_predicate_op45_write_state2 = ((((code_V_reg_162 == 5'd15) & (tmp_i_178_reg_148 == 1'd1) & (rep_state_load_reg_141 == 1'd1)) | ((code_V_reg_162 == 5'd13) & (tmp_i_178_reg_148 == 1'd1) & (rep_state_load_reg_141 == 1'd1))) | ((code_V_reg_162 == 5'd16) & (tmp_i_178_reg_148 == 1'd1) & (rep_state_load_reg_141 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op47_write_state2 = ((((code_V_reg_162 == 5'd6) & (tmp_i_178_reg_148 == 1'd1) & (rep_state_load_reg_141 == 1'd1)) | ((code_V_reg_162 == 5'd12) & (tmp_i_178_reg_148 == 1'd1) & (rep_state_load_reg_141 == 1'd1))) | ((code_V_reg_162 == 5'd10) & (tmp_i_178_reg_148 == 1'd1) & (rep_state_load_reg_141 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op49_write_state2 = (~(code_V_reg_162 == 5'd16) & ~(code_V_reg_162 == 5'd15) & ~(code_V_reg_162 == 5'd13) & ~(code_V_reg_162 == 5'd10) & ~(code_V_reg_162 == 5'd6) & ~(code_V_reg_162 == 5'd12) & (tmp_i_178_reg_148 == 1'd1) & (rep_state_load_reg_141 == 1'd1));
end

assign currWord_last_V_fu_123_p3 = rx_ibhDrop2exhFifo_dout[1024'd576];

assign rx_exh2aethShiftFifo_din = rx_ibhDrop2exhFifo_read_reg_152;

assign rx_exh2rethShiftFifo_din = rx_ibhDrop2exhFifo_read_reg_152;

assign rx_exhNoShiftFifo_din = rx_ibhDrop2exhFifo_read_reg_152;

assign tmp_i_178_nbreadreq_fu_72_p3 = rx_ibhDrop2exhFifo_empty_n;

assign tmp_i_nbreadreq_fu_58_p3 = rx_pkgSplitTypeFifo_empty_n;

endmodule //rocev2_top_rx_exh_payload_512_0_s
