{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655370089367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655370089380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 11:01:29 2022 " "Processing started: Thu Jun 16 11:01:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655370089380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370089380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_tx_e -c top_level_tx_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_tx_e -c top_level_tx_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370089380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655370089917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655370089917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/transmission_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/transmission_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 transmission_e " "Found entity 1: transmission_e" {  } { { "../../src/tx/transmission_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/transmission_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/transmission_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/transmission_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmission_e-transmission_a " "Found design unit 1: transmission_e-transmission_a" {  } { { "../../src/tx/transmission_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/transmission_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/top_level_tx_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/top_level_tx_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_tx_e " "Found entity 1: top_level_tx_e" {  } { { "../../src/tx/top_level_tx_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/top_level_tx_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/top_level_tx_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/top_level_tx_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tx_e-top_level_tx_a " "Found design unit 1: top_level_tx_e-top_level_tx_a" {  } { { "../../src/tx/top_level_tx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/top_level_tx_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/signal_generator_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/signal_generator_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 signal_generator_e " "Found entity 1: signal_generator_e" {  } { { "../../src/tx/signal_generator_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/signal_generator_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/signal_generator_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator_e-signal_generator_a " "Found design unit 1: signal_generator_e-signal_generator_a" {  } { { "../../src/tx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/morse_ascii_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/morse_ascii_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 morse_ascii_e " "Found entity 1: morse_ascii_e" {  } { { "../../src/tx/morse_ascii_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/morse_ascii_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/morse_ascii_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/morse_ascii_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 morse_ascii_e-morse_ascii_a " "Found design unit 1: morse_ascii_e-morse_ascii_a" {  } { { "../../src/tx/morse_ascii_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/morse_ascii_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c12ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c12ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c12ec_e " "Found entity 1: c12ec_e" {  } { { "../../src/tx/c12ec_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/c12ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c12ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c12ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c12ec_e-c12ec_a " "Found design unit 1: c12ec_e-c12ec_a" {  } { { "../../src/tx/c12ec_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/c12ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c10ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c10ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c10ec_e " "Found entity 1: c10ec_e" {  } { { "../../src/tx/c10ec_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/c10ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c10ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c10ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c10ec_e-c10ec_a " "Found design unit 1: c10ec_e-c10ec_a" {  } { { "../../src/tx/c10ec_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/c10ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c05ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c05ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c05ec_e " "Found entity 1: c05ec_e" {  } { { "../../src/tx/c05ec_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/c05ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c05ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c05ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c05ec_e-c05ec_a " "Found design unit 1: c05ec_e-c05ec_a" {  } { { "../../src/tx/c05ec_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/c05ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c02ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c02ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c02ec_e " "Found entity 1: c02ec_e" {  } { { "../../src/tx/c02ec_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/c02ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c02ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/c02ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c02ec_e-c02ec_a " "Found design unit 1: c02ec_e-c02ec_a" {  } { { "../../src/tx/c02ec_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/c02ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/baud_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/baud_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 baud_e " "Found entity 1: baud_e" {  } { { "../../src/tx/baud_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/baud_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/baud_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/tx/baud_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_e-baud_a " "Found design unit 1: baud_e-baud_a" {  } { { "../../src/tx/baud_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/baud_a.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370100650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370100650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_tx_e " "Elaborating entity \"top_level_tx_e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655370100689 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dotl_s top_level_tx_a.vhd(47) " "Verilog HDL or VHDL warning at top_level_tx_a.vhd(47): object \"dotl_s\" assigned a value but never read" {  } { { "../../src/tx/top_level_tx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/top_level_tx_a.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370100690 "|top_level_tx_e"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dashl_s top_level_tx_a.vhd(47) " "Verilog HDL or VHDL warning at top_level_tx_a.vhd(47): object \"dashl_s\" assigned a value but never read" {  } { { "../../src/tx/top_level_tx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/top_level_tx_a.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370100690 "|top_level_tx_e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_e baud_e:baud_l " "Elaborating entity \"baud_e\" for hierarchy \"baud_e:baud_l\"" {  } { { "../../src/tx/top_level_tx_a.vhd" "baud_l" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/top_level_tx_a.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370100692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator_e signal_generator_e:signal_generator_l " "Elaborating entity \"signal_generator_e\" for hierarchy \"signal_generator_e:signal_generator_l\"" {  } { { "../../src/tx/top_level_tx_a.vhd" "signal_generator_l" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/top_level_tx_a.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370100695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1m_q_s signal_generator_a.vhd(31) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(31): object \"c1m_q_s\" assigned a value but never read" {  } { { "../../src/tx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370100697 "|top_level_tx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c100k_q_s signal_generator_a.vhd(31) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(31): object \"c100k_q_s\" assigned a value but never read" {  } { { "../../src/tx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370100697 "|top_level_tx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10k_q_s signal_generator_a.vhd(31) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(31): object \"c10k_q_s\" assigned a value but never read" {  } { { "../../src/tx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370100698 "|top_level_tx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1k_q_s signal_generator_a.vhd(31) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(31): object \"c1k_q_s\" assigned a value but never read" {  } { { "../../src/tx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370100698 "|top_level_tx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c100_q_s signal_generator_a.vhd(31) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(31): object \"c100_q_s\" assigned a value but never read" {  } { { "../../src/tx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370100698 "|top_level_tx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c20_q_s signal_generator_a.vhd(31) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(31): object \"c20_q_s\" assigned a value but never read" {  } { { "../../src/tx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370100698 "|top_level_tx_e|signal_generator_e:signal_generator_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c12ec_e signal_generator_e:signal_generator_l\|c12ec_e:c_1mz " "Elaborating entity \"c12ec_e\" for hierarchy \"signal_generator_e:signal_generator_l\|c12ec_e:c_1mz\"" {  } { { "../../src/tx/signal_generator_a.vhd" "c_1mz" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370100699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10ec_e signal_generator_e:signal_generator_l\|c10ec_e:c_100k " "Elaborating entity \"c10ec_e\" for hierarchy \"signal_generator_e:signal_generator_l\|c10ec_e:c_100k\"" {  } { { "../../src/tx/signal_generator_a.vhd" "c_100k" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370100702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c05ec_e signal_generator_e:signal_generator_l\|c05ec_e:c_20 " "Elaborating entity \"c05ec_e\" for hierarchy \"signal_generator_e:signal_generator_l\|c05ec_e:c_20\"" {  } { { "../../src/tx/signal_generator_a.vhd" "c_20" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370100706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c02ec_e signal_generator_e:signal_generator_l\|c02ec_e:c_2 " "Elaborating entity \"c02ec_e\" for hierarchy \"signal_generator_e:signal_generator_l\|c02ec_e:c_2\"" {  } { { "../../src/tx/signal_generator_a.vhd" "c_2" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/signal_generator_a.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370100709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_ascii_e morse_ascii_e:morse_reception_l " "Elaborating entity \"morse_ascii_e\" for hierarchy \"morse_ascii_e:morse_reception_l\"" {  } { { "../../src/tx/top_level_tx_a.vhd" "morse_reception_l" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/top_level_tx_a.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370100711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmission_e transmission_e:transmission_l " "Elaborating entity \"transmission_e\" for hierarchy \"transmission_e:transmission_l\"" {  } { { "../../src/tx/top_level_tx_a.vhd" "transmission_l" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/top_level_tx_a.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370100715 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/tx/morse_ascii_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/morse_ascii_a.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655370101206 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655370101206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655370101375 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "morse_ascii_e:morse_reception_l\|count_s\[31\] Low " "Register morse_ascii_e:morse_reception_l\|count_s\[31\] will power up to Low" {  } { { "../../src/tx/morse_ascii_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/morse_ascii_a.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655370101488 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "morse_ascii_e:morse_reception_l\|count_s\[3\] High " "Register morse_ascii_e:morse_reception_l\|count_s\[3\] will power up to High" {  } { { "../../src/tx/morse_ascii_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/morse_ascii_a.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655370101488 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "morse_ascii_e:morse_reception_l\|count_s\[0\] Low " "Register morse_ascii_e:morse_reception_l\|count_s\[0\] will power up to Low" {  } { { "../../src/tx/morse_ascii_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/tx/morse_ascii_a.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655370101488 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1655370101488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655370101859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370101859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655370101905 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655370101905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655370101905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655370101905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655370101924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 11:01:41 2022 " "Processing ended: Thu Jun 16 11:01:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655370101924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655370101924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655370101924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370101924 ""}
