// Seed: 1539052343
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  assign module_1.id_7 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge id_5 or posedge -1) begin : LABEL_0
    $signed(90);
    ;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd94
) (
    output tri id_0,
    input wor _id_1,
    input uwire id_2,
    input wire id_3,
    input wor id_4,
    output uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wire id_12,
    input tri id_13,
    input tri0 id_14,
    input tri id_15,
    input wor id_16,
    output uwire id_17,
    output tri0 id_18,
    input wor id_19,
    inout wire id_20,
    input uwire id_21,
    input tri0 id_22,
    input supply1 id_23,
    input wand id_24,
    input uwire id_25,
    input tri1 id_26,
    input wire id_27,
    output tri0 id_28,
    input uwire id_29,
    input uwire id_30,
    output supply0 id_31,
    output wire id_32,
    output wand id_33,
    input supply1 id_34,
    output tri1 id_35,
    input supply1 id_36,
    output wire id_37,
    output supply0 id_38,
    input wor id_39,
    input supply1 id_40
);
  wire [(  id_1  &&  1 'h0 ) : 1] id_42;
  wire id_43;
  generate
    if (-1 - 1) begin : LABEL_0
      assign id_43 = ~id_20;
      assign id_35 = -1'd0;
    end else begin : LABEL_1
      wire id_44;
    end
  endgenerate
  module_0 modCall_1 (
      id_42,
      id_43,
      id_43,
      id_42,
      id_42,
      id_42
  );
  assign id_31 = 1;
endmodule
