// Seed: 3870599381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  assign module_1.type_20 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output logic id_2,
    input tri1 id_3,
    input wire id_4,
    output wand id_5,
    output tri id_6,
    output tri id_7,
    output tri0 id_8,
    input tri id_9,
    input uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    output tri0 id_13,
    input wor id_14,
    output wire id_15,
    input logic id_16
);
  wire id_18;
  assign id_8 = id_0 ? -1'b0 : -1;
  initial id_2 <= id_16;
  assign id_12 = -1;
  tri id_19 = -1'd0;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
