# RTL_GDS_RISCV_Tapeout
# ðŸš€ RTL to GDSII with RISC-V: A Tapeout Journey

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![Open Source Tools](https://img.shields.io/badge/Tools-Open%20Source-brightgreen?style=for-the-badge&logo=gnu)](https://www.gnu.org/philosophy/free-sw.html)
[![Made in India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZmlGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZmlGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZhtPSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)](https://www.india.gov.in/)

</div>

Welcome to my repository for the RISC-V SoC Tapeout Program! This space documents my week-by-week progress in learning to design a complete System-on-Chip (SoC) from RTL to GDSII using open-source EDA tools.

The goal is to follow a standard industry workflow, from initial design to a tapeout-ready layout.

<div align="center">
