###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Tue Mar 21 14:14:24 2023
#  Design:            top
#  Command:           ccopt_design
###############################################################
Path 1: MET (5.094 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.887 (P)          0.147 (P)
          Arrival:=         10.031              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.031
     Launch Clock:-          5.058
        Data Path:-         -0.121
            Slack:=          5.094
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.023    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.121    4.937  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B      -      B       R     AND2X2          1  0.034   0.017    4.937  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X2         38  0.149   0.057   10.031  
#-------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (5.095 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.885 (P)          0.146 (P)
          Arrival:=         10.028              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.028
     Launch Clock:-          5.057
        Data Path:-         -0.124
            Slack:=          5.095
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.024    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.124    4.934  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B      -      B       R     AND2X4          1  0.033   0.016    4.934  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.007   10.028  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         38  0.149   0.054   10.028  
#-------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (5.096 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.886 (P)          0.147 (P)
          Arrival:=         10.030              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.030
     Launch Clock:-          5.058
        Data Path:-         -0.124
            Slack:=          5.096
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.024    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.124    4.934  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B      -      B       R     AND2X4          1  0.034   0.016    4.934  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.009   10.030  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4         38  0.149   0.056   10.030  
#-------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (5.098 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.884 (P)          0.146 (P)
          Arrival:=         10.028              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.028
     Launch Clock:-          5.057
        Data Path:-         -0.126
            Slack:=          5.098
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.024    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.126    4.931  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B      -      B       R     AND2X4          1  0.030   0.015    4.931  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.007   10.028  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4         38  0.149   0.054   10.028  
#-------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (5.099 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.884 (P)          0.146 (P)
          Arrival:=         10.028              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.028
     Launch Clock:-          5.057
        Data Path:-         -0.127
            Slack:=          5.099
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.024    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.127    4.930  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B      -      B       R     AND2X4          1  0.029   0.014    4.930  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.007   10.028  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         38  0.149   0.054   10.028  
#-------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (5.099 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.885 (P)          0.143 (P)
          Arrival:=         10.029              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.029
     Launch Clock:-          5.054
        Data Path:-         -0.123
            Slack:=          5.099
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.123    4.930  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B      -      B       R     AND2X4          1  0.034   0.016    4.930  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.008   10.029  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X4         38  0.149   0.055   10.029  
#-------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (5.101 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.888 (P)          0.147 (P)
          Arrival:=         10.031              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.031
     Launch Clock:-          5.058
        Data Path:-         -0.128
            Slack:=          5.101
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.024    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.128    4.930  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B      -      B       R     AND2X4          1  0.029   0.014    4.930  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         38  0.149   0.057   10.031  
#-------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (5.102 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.888 (P)          0.146 (P)
          Arrival:=         10.032              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.032
     Launch Clock:-          5.057
        Data Path:-         -0.127
            Slack:=          5.102
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.024    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.127    4.930  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B      -      B       R     AND2X4          1  0.029   0.014    4.930  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.011   10.032  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         38  0.149   0.058   10.032  
#-------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (5.103 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.887 (P)          0.147 (P)
          Arrival:=         10.031              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.031
     Launch Clock:-          5.058
        Data Path:-         -0.129
            Slack:=          5.103
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.024    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.129    4.929  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B      -      B       R     AND2X4          1  0.032   0.014    4.929  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A  -      A       R     AND2X4         38  0.149   0.057   10.031  
#-------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (5.104 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.855 (P)          0.102 (P)
          Arrival:=          9.999              5.013
 
Clock Gating Setup:-         0.000
    Required Time:=          9.999
     Launch Clock:-          5.013
        Data Path:-         -0.118
            Slack:=          5.104
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.149  -0.117    5.062  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    F     BUX12          77  0.013  -0.049    5.013  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.083  -0.118    4.895  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.895  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q            -      A->Q    R     BUX8            8  0.149  -0.032    9.999  
  RISCV_STEEL_INST/CTS_327                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A  -      A       R     AND2X1          8  0.035   0.008    9.999  
#--------------------------------------------------------------------------------------------------------------------------
Path 11: MET (5.104 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.884 (P)          0.143 (P)
          Arrival:=         10.028              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.028
     Launch Clock:-          5.054
        Data Path:-         -0.129
            Slack:=          5.104
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.129    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B      -      B       R     AND2X4          1  0.027   0.013    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.007   10.028  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         38  0.149   0.054   10.028  
#-------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (5.104 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.892 (P)          0.147 (P)
          Arrival:=         10.036              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.058
        Data Path:-         -0.126
            Slack:=          5.104
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.023    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.126    4.932  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B      -      B       R     AND2X4          1  0.030   0.015    4.932  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.015   10.036  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         38  0.149   0.062   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (5.105 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.885 (P)          0.144 (P)
          Arrival:=         10.029              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.029
     Launch Clock:-          5.054
        Data Path:-         -0.130
            Slack:=          5.105
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.027    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.130    4.924  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B      -      B       R     AND2X4          1  0.027   0.013    4.924  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.008   10.029  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         38  0.149   0.055   10.029  
#-------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (5.105 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.893 (P)          0.147 (P)
          Arrival:=         10.036              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.058
        Data Path:-         -0.127
            Slack:=          5.105
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.023    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.127    4.931  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B      -      B       R     AND2X4          1  0.030   0.015    4.931  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.015   10.036  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4         38  0.149   0.062   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (5.105 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.892 (P)          0.147 (P)
          Arrival:=         10.036              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.058
        Data Path:-         -0.127
            Slack:=          5.105
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.023    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.127    4.931  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B      -      B       R     AND2X4          1  0.030   0.014    4.931  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.015   10.036  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4         38  0.149   0.062   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (5.105 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.887 (P)          0.144 (P)
          Arrival:=         10.031              5.055
 
Clock Gating Setup:-         0.000
    Required Time:=         10.031
     Launch Clock:-          5.055
        Data Path:-         -0.129
            Slack:=          5.105
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.026    5.055  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.129    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B      -      B       R     AND2X4          1  0.027   0.013    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         38  0.149   0.057   10.031  
#-------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (5.105 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.886 (P)          0.144 (P)
          Arrival:=         10.030              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.030
     Launch Clock:-          5.054
        Data Path:-         -0.130
            Slack:=          5.105
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.027    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.130    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B      -      B       R     AND2X4          1  0.031   0.013    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.009   10.030  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         38  0.149   0.056   10.030  
#-------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (5.105 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.887 (P)          0.144 (P)
          Arrival:=         10.031              5.055
 
Clock Gating Setup:-         0.000
    Required Time:=         10.031
     Launch Clock:-          5.055
        Data Path:-         -0.129
            Slack:=          5.105
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.027    5.055  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.130    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B      -      B       R     AND2X4          1  0.026   0.013    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A  -      A       R     AND2X4         38  0.149   0.056   10.031  
#-------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (5.106 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.887 (P)          0.144 (P)
          Arrival:=         10.031              5.055
 
Clock Gating Setup:-         0.000
    Required Time:=         10.031
     Launch Clock:-          5.055
        Data Path:-         -0.129
            Slack:=          5.106
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.027    5.055  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.129    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B      -      B       R     AND2X4          1  0.031   0.013    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         38  0.149   0.057   10.031  
#-------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (5.106 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.892 (P)          0.147 (P)
          Arrival:=         10.036              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.058
        Data Path:-         -0.128
            Slack:=          5.106
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.024    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.128    4.930  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B      -      B       R     AND2X4          1  0.029   0.014    4.930  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.015   10.036  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         38  0.149   0.062   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (5.107 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.890 (P)          0.147 (P)
          Arrival:=         10.034              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.034
     Launch Clock:-          5.058
        Data Path:-         -0.131
            Slack:=          5.107
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.023    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.131    4.927  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B      -      B       R     AND2X4          1  0.031   0.013    4.927  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.013   10.034  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         38  0.149   0.060   10.034  
#-------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (5.107 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.886 (P)          0.143 (P)
          Arrival:=         10.030              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.030
     Launch Clock:-          5.054
        Data Path:-         -0.131
            Slack:=          5.107
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.131    4.923  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B      -      B       R     AND2X4          1  0.025   0.012    4.923  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.009   10.030  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         38  0.149   0.056   10.030  
#-------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (5.108 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.893 (P)          0.147 (P)
          Arrival:=         10.037              5.058
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.058
        Data Path:-         -0.129
            Slack:=          5.108
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.023    5.058  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.129    4.929  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B      -      B       R     AND2X4          1  0.031   0.014    4.929  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.016   10.037  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4         38  0.149   0.062   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (5.109 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.888 (P)          0.143 (P)
          Arrival:=         10.032              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.032
     Launch Clock:-          5.054
        Data Path:-         -0.131
            Slack:=          5.109
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.131    4.923  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B      -      B       R     AND2X4          1  0.025   0.012    4.923  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.011   10.032  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         38  0.149   0.058   10.032  
#-------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (5.110 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.889 (P)          0.144 (P)
          Arrival:=         10.033              5.055
 
Clock Gating Setup:-         0.000
    Required Time:=         10.033
     Launch Clock:-          5.055
        Data Path:-         -0.131
            Slack:=          5.110
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.027    5.055  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.131    4.924  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B      -      B       R     AND2X4          1  0.026   0.012    4.924  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.012   10.033  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         38  0.149   0.059   10.033  
#-------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (5.110 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.888 (P)          0.143 (P)
          Arrival:=         10.032              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.032
     Launch Clock:-          5.054
        Data Path:-         -0.132
            Slack:=          5.110
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.132    4.922  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B      -      B       R     AND2X4          1  0.027   0.012    4.922  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.011   10.032  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         38  0.149   0.058   10.032  
#-------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (5.111 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.892 (P)          0.146 (P)
          Arrival:=         10.036              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.057
        Data Path:-         -0.132
            Slack:=          5.111
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.132    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B      -      B       R     AND2X4          1  0.028   0.012    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.015   10.036  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         38  0.149   0.062   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (5.112 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.889 (P)          0.144 (P)
          Arrival:=         10.033              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.033
     Launch Clock:-          5.054
        Data Path:-         -0.133
            Slack:=          5.112
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.027    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.133    4.921  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B      -      B       R     AND2X4          1  0.027   0.012    4.921  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.012   10.033  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         38  0.149   0.059   10.033  
#-------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (5.116 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.893 (P)          0.143 (P)
          Arrival:=         10.037              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.054
        Data Path:-         -0.133
            Slack:=          5.116
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.027    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.133    4.921  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B      -      B       R     AND2X4          1  0.027   0.012    4.921  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.016   10.037  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A  -      A       R     AND2X4         38  0.149   0.062   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (5.116 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.892 (P)          0.143 (P)
          Arrival:=         10.036              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.036
     Launch Clock:-          5.054
        Data Path:-         -0.134
            Slack:=          5.116
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.134    4.920  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B      -      B       R     AND2X4          1  0.026   0.011    4.920  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.015   10.036  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X4         38  0.149   0.062   10.036  
#-------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (5.116 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.893 (P)          0.144 (P)
          Arrival:=         10.037              5.055
 
Clock Gating Setup:-         0.000
    Required Time:=         10.037
     Launch Clock:-          5.055
        Data Path:-         -0.135
            Slack:=          5.116
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.026    5.055  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.127  -0.135    4.920  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B      -      B       R     AND2X4          1  0.022   0.011    4.920  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.016   10.037  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A  -      A       R     AND2X4         38  0.149   0.062   10.037  
#-------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (5.118 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.888 (P)          0.137 (P)
          Arrival:=         10.032              5.048
 
Clock Gating Setup:-         0.000
    Required Time:=         10.032
     Launch Clock:-          5.048
        Data Path:-         -0.134
            Slack:=          5.118
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.149  -0.097    5.081  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.046  -0.033    5.048  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.126  -0.134    4.914  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B      -      B       R     AND2X4          1  0.025   0.011    4.914  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.352   0.011   10.032  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         38  0.149   0.058   10.032  
#-------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (5.119 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.852 (P)          0.081 (P)
          Arrival:=          9.996              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.996
     Launch Clock:-          4.992
        Data Path:-         -0.114
            Slack:=          5.119
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.149  -0.114    5.065  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.073    4.992  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.041  -0.114    4.878  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.878  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q            -      A->Q    R     BUX8            8  0.149  -0.035    9.996  
  RISCV_STEEL_INST/CTS_327                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A  -      A       R     AND2X1          8  0.021   0.005    9.996  
#--------------------------------------------------------------------------------------------------------------------------
Path 34: MET (5.120 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.852 (P)          0.079 (P)
          Arrival:=          9.996              4.990
 
Clock Gating Setup:-         0.000
    Required Time:=          9.996
     Launch Clock:-          4.990
        Data Path:-         -0.114
            Slack:=          5.120
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.149  -0.114    5.065  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.075    4.990  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.024  -0.114    4.876  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.876  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q            -      A->Q    R     BUX8            8  0.149  -0.035    9.996  
  RISCV_STEEL_INST/CTS_327                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A  -      A       R     AND2X1          8  0.021   0.005    9.996  
#--------------------------------------------------------------------------------------------------------------------------
Path 35: MET (5.157 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.887 (P)          0.116 (P)
          Arrival:=         10.031              5.027
 
Clock Gating Setup:-         0.000
    Required Time:=         10.031
     Launch Clock:-          5.027
        Data Path:-         -0.153
            Slack:=          5.157
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.149  -0.117    5.062  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    F     BUX12          77  0.013  -0.035    5.027  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.087  -0.153    4.874  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B      -      B       R     AND2X4          1  0.008   0.004    4.874  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A  -      A       R     AND2X4         38  0.149   0.057   10.031  
#--------------------------------------------------------------------------------------------------------------------------
Path 36: MET (5.197 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.891 (P)          0.103 (P)
          Arrival:=         10.034              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         10.034
     Launch Clock:-          5.014
        Data Path:-         -0.176
            Slack:=          5.197
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.149  -0.114    5.065  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.051    5.014  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.058  -0.176    4.838  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B      -      B       R     AND2X2          1  0.004   0.002    4.838  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.352   0.013   10.034  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A  -      A       R     AND2X2         38  0.149   0.060   10.034  
#--------------------------------------------------------------------------------------------------------------------------
Path 37: MET (5.202 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.885 (P)          0.111 (P)
          Arrival:=         10.029              5.021
 
Clock Gating Setup:-         0.000
    Required Time:=         10.029
     Launch Clock:-          5.021
        Data Path:-         -0.194
            Slack:=          5.202
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.149  -0.117    5.062  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    F     BUX12          77  0.013  -0.040    5.021  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.084  -0.194    4.827  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B      -      B       R     AND2X2          1  0.004   0.003    4.827  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.352   0.008   10.029  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A  -      A       R     AND2X2         38  0.149   0.055   10.029  
#--------------------------------------------------------------------------------------------------------------------------
Path 38: MET (5.203 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.890 (P)          0.103 (P)
          Arrival:=         10.034              5.013
 
Clock Gating Setup:-         0.000
    Required Time:=         10.034
     Launch Clock:-          5.013
        Data Path:-         -0.183
            Slack:=          5.203
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.149  -0.114    5.065  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.051    5.013  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.058  -0.183    4.831  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B      -      B       R     AND2X2          1  0.004   0.002    4.831  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.352   0.013   10.034  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A  -      A       R     AND2X2         38  0.149   0.060   10.034  
#--------------------------------------------------------------------------------------------------------------------------
Path 39: MET (5.210 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.887 (P)          0.103 (P)
          Arrival:=         10.031              5.014
 
Clock Gating Setup:-         0.000
    Required Time:=         10.031
     Launch Clock:-          5.014
        Data Path:-         -0.193
            Slack:=          5.210
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.149  -0.114    5.065  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.051    5.014  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.058  -0.193    4.821  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B      -      B       R     AND2X2          1  0.004   0.003    4.821  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.352   0.010   10.031  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A  -      A       R     AND2X2         38  0.149   0.057   10.031  
#--------------------------------------------------------------------------------------------------------------------------
Path 40: MET (5.230 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.856             -0.089
      Net Latency:+          0.888 (P)          0.086 (P)
          Arrival:=         10.032              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.032
     Launch Clock:-          4.997
        Data Path:-         -0.194
            Slack:=          5.230
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.182  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.149  -0.100    5.079  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q               -      A->Q    F     BUX12          89  0.046  -0.083    4.997  
  RISCV_STEEL_INST/CTS_324                                       -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.029  -0.194    4.802  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B      -      B       R     AND2X2          1  0.004   0.003    4.802  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.144  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.877   10.021  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.352   0.011   10.032  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A  -      A       R     AND2X2         38  0.149   0.058   10.032  
#--------------------------------------------------------------------------------------------------------------------------

