// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_matmul_LoadMatricesFromBRAMToDRAM (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        MatC_BRAM_address0,
        MatC_BRAM_ce0,
        MatC_BRAM_q0,
        m_axi_MatC_AWVALID,
        m_axi_MatC_AWREADY,
        m_axi_MatC_AWADDR,
        m_axi_MatC_AWID,
        m_axi_MatC_AWLEN,
        m_axi_MatC_AWSIZE,
        m_axi_MatC_AWBURST,
        m_axi_MatC_AWLOCK,
        m_axi_MatC_AWCACHE,
        m_axi_MatC_AWPROT,
        m_axi_MatC_AWQOS,
        m_axi_MatC_AWREGION,
        m_axi_MatC_AWUSER,
        m_axi_MatC_WVALID,
        m_axi_MatC_WREADY,
        m_axi_MatC_WDATA,
        m_axi_MatC_WSTRB,
        m_axi_MatC_WLAST,
        m_axi_MatC_WID,
        m_axi_MatC_WUSER,
        m_axi_MatC_ARVALID,
        m_axi_MatC_ARREADY,
        m_axi_MatC_ARADDR,
        m_axi_MatC_ARID,
        m_axi_MatC_ARLEN,
        m_axi_MatC_ARSIZE,
        m_axi_MatC_ARBURST,
        m_axi_MatC_ARLOCK,
        m_axi_MatC_ARCACHE,
        m_axi_MatC_ARPROT,
        m_axi_MatC_ARQOS,
        m_axi_MatC_ARREGION,
        m_axi_MatC_ARUSER,
        m_axi_MatC_RVALID,
        m_axi_MatC_RREADY,
        m_axi_MatC_RDATA,
        m_axi_MatC_RLAST,
        m_axi_MatC_RID,
        m_axi_MatC_RFIFONUM,
        m_axi_MatC_RUSER,
        m_axi_MatC_RRESP,
        m_axi_MatC_BVALID,
        m_axi_MatC_BREADY,
        m_axi_MatC_BRESP,
        m_axi_MatC_BID,
        m_axi_MatC_BUSER,
        MatC_DRAM_dout,
        MatC_DRAM_num_data_valid,
        MatC_DRAM_fifo_cap,
        MatC_DRAM_empty_n,
        MatC_DRAM_read,
        p_read
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] MatC_BRAM_address0;
output   MatC_BRAM_ce0;
input  [15:0] MatC_BRAM_q0;
output   m_axi_MatC_AWVALID;
input   m_axi_MatC_AWREADY;
output  [63:0] m_axi_MatC_AWADDR;
output  [0:0] m_axi_MatC_AWID;
output  [31:0] m_axi_MatC_AWLEN;
output  [2:0] m_axi_MatC_AWSIZE;
output  [1:0] m_axi_MatC_AWBURST;
output  [1:0] m_axi_MatC_AWLOCK;
output  [3:0] m_axi_MatC_AWCACHE;
output  [2:0] m_axi_MatC_AWPROT;
output  [3:0] m_axi_MatC_AWQOS;
output  [3:0] m_axi_MatC_AWREGION;
output  [0:0] m_axi_MatC_AWUSER;
output   m_axi_MatC_WVALID;
input   m_axi_MatC_WREADY;
output  [15:0] m_axi_MatC_WDATA;
output  [1:0] m_axi_MatC_WSTRB;
output   m_axi_MatC_WLAST;
output  [0:0] m_axi_MatC_WID;
output  [0:0] m_axi_MatC_WUSER;
output   m_axi_MatC_ARVALID;
input   m_axi_MatC_ARREADY;
output  [63:0] m_axi_MatC_ARADDR;
output  [0:0] m_axi_MatC_ARID;
output  [31:0] m_axi_MatC_ARLEN;
output  [2:0] m_axi_MatC_ARSIZE;
output  [1:0] m_axi_MatC_ARBURST;
output  [1:0] m_axi_MatC_ARLOCK;
output  [3:0] m_axi_MatC_ARCACHE;
output  [2:0] m_axi_MatC_ARPROT;
output  [3:0] m_axi_MatC_ARQOS;
output  [3:0] m_axi_MatC_ARREGION;
output  [0:0] m_axi_MatC_ARUSER;
input   m_axi_MatC_RVALID;
output   m_axi_MatC_RREADY;
input  [15:0] m_axi_MatC_RDATA;
input   m_axi_MatC_RLAST;
input  [0:0] m_axi_MatC_RID;
input  [9:0] m_axi_MatC_RFIFONUM;
input  [0:0] m_axi_MatC_RUSER;
input  [1:0] m_axi_MatC_RRESP;
input   m_axi_MatC_BVALID;
output   m_axi_MatC_BREADY;
input  [1:0] m_axi_MatC_BRESP;
input  [0:0] m_axi_MatC_BID;
input  [0:0] m_axi_MatC_BUSER;
input  [63:0] MatC_DRAM_dout;
input  [2:0] MatC_DRAM_num_data_valid;
input  [2:0] MatC_DRAM_fifo_cap;
input   MatC_DRAM_empty_n;
output   MatC_DRAM_read;
input  [10:0] p_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_MatC_AWVALID;
reg m_axi_MatC_WVALID;
reg m_axi_MatC_BREADY;
reg MatC_DRAM_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    MatC_DRAM_blk_n;
wire    ap_CS_fsm_state15;
reg    ap_block_state1;
reg   [5:0] tmp_reg_134;
wire    ap_CS_fsm_state2;
reg   [63:0] MatC_DRAM_read_reg_139;
wire   [7:0] shl_ln_fu_107_p3;
reg   [7:0] shl_ln_reg_144;
wire   [8:0] tmp_s_fu_119_p3;
reg   [8:0] tmp_s_reg_149;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_start;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_done;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_idle;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_ready;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWVALID;
wire   [63:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWADDR;
wire   [0:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWID;
wire   [31:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWLEN;
wire   [2:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWSIZE;
wire   [1:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWBURST;
wire   [1:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWLOCK;
wire   [3:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWCACHE;
wire   [2:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWPROT;
wire   [3:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWQOS;
wire   [3:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWREGION;
wire   [0:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWUSER;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WVALID;
wire   [15:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WDATA;
wire   [1:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WSTRB;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WLAST;
wire   [0:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WID;
wire   [0:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WUSER;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARVALID;
wire   [63:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARADDR;
wire   [0:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARID;
wire   [31:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARLEN;
wire   [2:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARSIZE;
wire   [1:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARBURST;
wire   [1:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARLOCK;
wire   [3:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARCACHE;
wire   [2:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARPROT;
wire   [3:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARQOS;
wire   [3:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARREGION;
wire   [0:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARUSER;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_RREADY;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_BREADY;
wire   [3:0] grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_MatC_BRAM_address0;
wire    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_MatC_BRAM_ce0;
reg    grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_start_reg;
wire    ap_CS_fsm_state16;
wire   [6:0] grp_fu_82_p1;
wire   [10:0] mul_fu_91_p0;
wire   [12:0] mul_fu_91_p1;
wire   [22:0] mul_fu_91_p2;
wire   [5:0] grp_fu_82_p2;
wire   [5:0] trunc_ln80_fu_115_p1;
reg    grp_fu_82_ap_start;
wire    grp_fu_82_ap_done;
reg    grp_fu_82_ce;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire   [22:0] mul_fu_91_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
#0 grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_start_reg = 1'b0;
end

real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_start),
    .ap_done(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_done),
    .ap_idle(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_idle),
    .ap_ready(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_ready),
    .m_axi_MatC_AWVALID(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWVALID),
    .m_axi_MatC_AWREADY(m_axi_MatC_AWREADY),
    .m_axi_MatC_AWADDR(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWADDR),
    .m_axi_MatC_AWID(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWID),
    .m_axi_MatC_AWLEN(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWLEN),
    .m_axi_MatC_AWSIZE(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWSIZE),
    .m_axi_MatC_AWBURST(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWBURST),
    .m_axi_MatC_AWLOCK(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWLOCK),
    .m_axi_MatC_AWCACHE(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWCACHE),
    .m_axi_MatC_AWPROT(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWPROT),
    .m_axi_MatC_AWQOS(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWQOS),
    .m_axi_MatC_AWREGION(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWREGION),
    .m_axi_MatC_AWUSER(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWUSER),
    .m_axi_MatC_WVALID(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WVALID),
    .m_axi_MatC_WREADY(m_axi_MatC_WREADY),
    .m_axi_MatC_WDATA(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WDATA),
    .m_axi_MatC_WSTRB(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WSTRB),
    .m_axi_MatC_WLAST(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WLAST),
    .m_axi_MatC_WID(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WID),
    .m_axi_MatC_WUSER(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WUSER),
    .m_axi_MatC_ARVALID(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARVALID),
    .m_axi_MatC_ARREADY(1'b0),
    .m_axi_MatC_ARADDR(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARADDR),
    .m_axi_MatC_ARID(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARID),
    .m_axi_MatC_ARLEN(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARLEN),
    .m_axi_MatC_ARSIZE(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARSIZE),
    .m_axi_MatC_ARBURST(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARBURST),
    .m_axi_MatC_ARLOCK(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARLOCK),
    .m_axi_MatC_ARCACHE(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARCACHE),
    .m_axi_MatC_ARPROT(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARPROT),
    .m_axi_MatC_ARQOS(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARQOS),
    .m_axi_MatC_ARREGION(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARREGION),
    .m_axi_MatC_ARUSER(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_ARUSER),
    .m_axi_MatC_RVALID(1'b0),
    .m_axi_MatC_RREADY(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_RREADY),
    .m_axi_MatC_RDATA(16'd0),
    .m_axi_MatC_RLAST(1'b0),
    .m_axi_MatC_RID(1'd0),
    .m_axi_MatC_RFIFONUM(10'd0),
    .m_axi_MatC_RUSER(1'd0),
    .m_axi_MatC_RRESP(2'd0),
    .m_axi_MatC_BVALID(m_axi_MatC_BVALID),
    .m_axi_MatC_BREADY(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_BREADY),
    .m_axi_MatC_BRESP(m_axi_MatC_BRESP),
    .m_axi_MatC_BID(m_axi_MatC_BID),
    .m_axi_MatC_BUSER(m_axi_MatC_BUSER),
    .shl_ln(shl_ln_reg_144),
    .zext_ln80(tmp_s_reg_149),
    .MatC_DRAM_load(MatC_DRAM_read_reg_139),
    .MatC_BRAM_address0(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_MatC_BRAM_address0),
    .MatC_BRAM_ce0(grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_MatC_BRAM_ce0),
    .MatC_BRAM_q0(MatC_BRAM_q0)
);

real_matmul_urem_11ns_7ns_6_15_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 6 ))
urem_11ns_7ns_6_15_seq_1_U1857(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_82_ap_start),
    .done(grp_fu_82_ap_done),
    .din0(p_read),
    .din1(grp_fu_82_p1),
    .ce(grp_fu_82_ce),
    .dout(grp_fu_82_p2)
);

real_matmul_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U1858(
    .din0(mul_fu_91_p0),
    .din1(mul_fu_91_p1),
    .dout(mul_fu_91_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state16) & (grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) & (1'b1 == MatC_DRAM_empty_n))) begin
            grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_start_reg <= 1'b1;
        end else if ((grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_ready == 1'b1)) begin
            grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'b1 == MatC_DRAM_empty_n))) begin
        MatC_DRAM_read_reg_139 <= MatC_DRAM_dout;
        shl_ln_reg_144[7 : 2] <= shl_ln_fu_107_p3[7 : 2];
        tmp_s_reg_149[8 : 3] <= tmp_s_fu_119_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_reg_134 <= {{mul_fu_91_p2[22:17]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        MatC_DRAM_blk_n = MatC_DRAM_empty_n;
    end else begin
        MatC_DRAM_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'b1 == MatC_DRAM_empty_n))) begin
        MatC_DRAM_read = 1'b1;
    end else begin
        MatC_DRAM_read = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == MatC_DRAM_empty_n)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_82_ap_start = 1'b1;
    end else begin
        grp_fu_82_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_82_ce = 1'b0;
    end else begin
        grp_fu_82_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatC_AWVALID = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWVALID;
    end else begin
        m_axi_MatC_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatC_BREADY = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_BREADY;
    end else begin
        m_axi_MatC_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatC_WVALID = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WVALID;
    end else begin
        m_axi_MatC_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (1'b1 == MatC_DRAM_empty_n))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign MatC_BRAM_address0 = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_MatC_BRAM_address0;

assign MatC_BRAM_ce0 = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_MatC_BRAM_ce0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_start = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_ap_start_reg;

assign grp_fu_82_p1 = 11'd50;

assign m_axi_MatC_ARADDR = 64'd0;

assign m_axi_MatC_ARBURST = 2'd0;

assign m_axi_MatC_ARCACHE = 4'd0;

assign m_axi_MatC_ARID = 1'd0;

assign m_axi_MatC_ARLEN = 32'd0;

assign m_axi_MatC_ARLOCK = 2'd0;

assign m_axi_MatC_ARPROT = 3'd0;

assign m_axi_MatC_ARQOS = 4'd0;

assign m_axi_MatC_ARREGION = 4'd0;

assign m_axi_MatC_ARSIZE = 3'd0;

assign m_axi_MatC_ARUSER = 1'd0;

assign m_axi_MatC_ARVALID = 1'b0;

assign m_axi_MatC_AWADDR = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWADDR;

assign m_axi_MatC_AWBURST = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWBURST;

assign m_axi_MatC_AWCACHE = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWCACHE;

assign m_axi_MatC_AWID = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWID;

assign m_axi_MatC_AWLEN = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWLEN;

assign m_axi_MatC_AWLOCK = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWLOCK;

assign m_axi_MatC_AWPROT = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWPROT;

assign m_axi_MatC_AWQOS = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWQOS;

assign m_axi_MatC_AWREGION = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWREGION;

assign m_axi_MatC_AWSIZE = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWSIZE;

assign m_axi_MatC_AWUSER = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_AWUSER;

assign m_axi_MatC_RREADY = 1'b0;

assign m_axi_MatC_WDATA = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WDATA;

assign m_axi_MatC_WID = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WID;

assign m_axi_MatC_WLAST = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WLAST;

assign m_axi_MatC_WSTRB = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WSTRB;

assign m_axi_MatC_WUSER = grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70_m_axi_MatC_WUSER;

assign mul_fu_91_p0 = mul_fu_91_p00;

assign mul_fu_91_p00 = p_read;

assign mul_fu_91_p1 = 23'd2622;

assign shl_ln_fu_107_p3 = {{tmp_reg_134}, {2'd0}};

assign tmp_s_fu_119_p3 = {{trunc_ln80_fu_115_p1}, {3'd0}};

assign trunc_ln80_fu_115_p1 = grp_fu_82_p2[5:0];

always @ (posedge ap_clk) begin
    shl_ln_reg_144[1:0] <= 2'b00;
    tmp_s_reg_149[2:0] <= 3'b000;
end

endmodule //real_matmul_LoadMatricesFromBRAMToDRAM
