module RAT_alu_0_0(A, B, C_IN, Sel, SUM, C_FLAG, Z_FLAG)
;
  input [7:0]A; 
  input [7:0]B; 
  input C_IN;   
  input [3:0]Sel; 
  output [7:0]SUM; 
  output C_FLAG; 
  output Z_FLAG; 
endmodule