# Design Constraint File

# ----------------------------------------------------------------------------
# Clock Source - Bank 13
# ----------------------------------------------------------------------------
set_property PACKAGE_PIN Y9 [get_ports {OnboardClock}];  # "GCLK"

# ----------------------------------------------------------------------------
# User LEDs - Bank 33
# ----------------------------------------------------------------------------

set_property PACKAGE_PIN T22 [get_ports {LedOut[0]}];  # "LD0"
set_property PACKAGE_PIN T21 [get_ports {LedOut[1]}];  # "LD1"
set_property PACKAGE_PIN U22 [get_ports {LedOut[2]}];  # "LD2"
set_property PACKAGE_PIN U21 [get_ports {LedOut[3]}];  # "LD3"
set_property PACKAGE_PIN V22 [get_ports {LedOut[4]}];  # "LD4"
set_property PACKAGE_PIN W22 [get_ports {LedOut[5]}];  # "LD5"
set_property PACKAGE_PIN U19 [get_ports {LedOut[6]}];  # "LD6"
set_property PACKAGE_PIN U14 [get_ports {LedOut[7]}];  # "LD7"

# ----------------------------------------------------------------------------
# User DIP Switches - Bank 35
# ----------------------------------------------------------------------------
set_property PACKAGE_PIN F22 [get_ports {select_top[0]}];  # "SW0"
set_property PACKAGE_PIN G22 [get_ports {select_top[1]}];  # "SW1"
set_property PACKAGE_PIN H22 [get_ports {select_top[2]}];  # "SW2"
