/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [16:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [30:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  reg [9:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire [24:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire [24:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [24:0] celloutsig_0_60z;
  wire [4:0] celloutsig_0_6z;
  reg [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [55:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = ~(celloutsig_0_33z & celloutsig_0_48z);
  assign celloutsig_1_11z = ~(celloutsig_1_9z & celloutsig_1_10z[4]);
  assign celloutsig_0_0z = ~(in_data[88] | in_data[50]);
  assign celloutsig_0_33z = ~(celloutsig_0_21z[2] | celloutsig_0_7z[11]);
  assign celloutsig_0_19z = ~(celloutsig_0_5z | celloutsig_0_17z[4]);
  assign celloutsig_0_39z = ~celloutsig_0_28z[0];
  assign celloutsig_0_48z = ~((celloutsig_0_44z | celloutsig_0_9z) & (celloutsig_0_0z | celloutsig_0_39z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z[37] | celloutsig_1_2z) & (celloutsig_1_4z | celloutsig_1_2z));
  assign celloutsig_1_8z = ~((celloutsig_1_3z[4] | celloutsig_1_2z) & (celloutsig_1_7z[4] | celloutsig_1_0z));
  assign celloutsig_0_5z = { celloutsig_0_3z[15], celloutsig_0_2z } == celloutsig_0_3z[11:1];
  assign celloutsig_1_0z = in_data[116:111] == in_data[190:185];
  assign celloutsig_1_4z = in_data[187:184] == { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_7z[5:2] == celloutsig_0_3z[3:0];
  assign celloutsig_0_25z = { celloutsig_0_11z[2:1], celloutsig_0_9z, celloutsig_0_9z } == celloutsig_0_2z[6:3];
  assign celloutsig_0_44z = { celloutsig_0_2z[4:2], celloutsig_0_4z } <= { celloutsig_0_6z[3:1], celloutsig_0_31z };
  assign celloutsig_1_2z = in_data[174:169] < { celloutsig_1_1z[7:3], celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[138] & ~(celloutsig_1_7z[0]);
  assign celloutsig_1_18z = celloutsig_1_0z & ~(celloutsig_1_11z);
  assign celloutsig_1_1z = in_data[166:111] % { 1'h1, in_data[169:115] };
  assign celloutsig_1_3z = { in_data[121:115], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[36:30] };
  assign celloutsig_0_27z = { celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_9z } % { 1'h1, celloutsig_0_12z[13:3], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_3z = { in_data[92:88], celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_1z[3:0] % { 1'h1, celloutsig_0_4z[3:2], celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_0z ? celloutsig_0_12z[5:0] : { celloutsig_0_3z[4], celloutsig_0_6z };
  assign celloutsig_0_31z = - celloutsig_0_28z;
  assign celloutsig_0_32z = - { celloutsig_0_27z[10:0], celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_1_17z = ~ { celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_26z = ~ { celloutsig_0_17z[5], celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_0_6z = { celloutsig_0_3z[16:14], celloutsig_0_0z, celloutsig_0_5z } | celloutsig_0_2z[5:1];
  assign celloutsig_0_17z = { celloutsig_0_11z[15], celloutsig_0_4z, celloutsig_0_9z } | celloutsig_0_15z[12:6];
  assign celloutsig_0_18z = { in_data[8:5], celloutsig_0_14z } | celloutsig_0_15z[10:3];
  assign celloutsig_0_10z = | { celloutsig_0_2z[5:0], celloutsig_0_1z };
  assign celloutsig_0_40z = { celloutsig_0_32z[20:18], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_31z } >> celloutsig_0_26z;
  assign celloutsig_0_60z = { in_data[24:1], celloutsig_0_39z } >> { celloutsig_0_40z[7], celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_2z } >> celloutsig_1_12z[6:2];
  assign celloutsig_0_1z = in_data[95:91] >> { in_data[75], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[29:19], celloutsig_0_6z } >> { celloutsig_0_2z[8:0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_19z = { celloutsig_1_14z[4:1], celloutsig_1_14z, celloutsig_1_10z } << { celloutsig_1_6z[1:0], celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_4z = celloutsig_0_3z[17:13] <<< celloutsig_0_2z[7:3];
  assign celloutsig_0_59z = { celloutsig_0_49z, celloutsig_0_31z } <<< celloutsig_0_13z;
  assign celloutsig_1_10z = { celloutsig_1_1z[4:1], celloutsig_1_5z } <<< celloutsig_1_3z[7:3];
  assign celloutsig_0_15z = { in_data[81:64], celloutsig_0_9z } <<< { celloutsig_0_11z[10:8], celloutsig_0_12z };
  assign celloutsig_0_24z = { celloutsig_0_18z[5], celloutsig_0_16z, celloutsig_0_8z } <<< { celloutsig_0_11z[8:7], celloutsig_0_16z };
  assign celloutsig_1_6z = in_data[181:178] >>> { in_data[102:100], celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_7z[2:0], celloutsig_1_10z, celloutsig_1_8z } >>> { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_28z = { in_data[75:72], celloutsig_0_0z } >>> { celloutsig_0_12z[9:8], celloutsig_0_24z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z } - { celloutsig_1_1z[54], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_6z[2:0] - celloutsig_1_7z[3:1];
  assign celloutsig_0_9z = ~((celloutsig_0_1z[3] & in_data[14]) | celloutsig_0_5z);
  assign celloutsig_0_16z = ~((celloutsig_0_7z[8] & celloutsig_0_8z) | celloutsig_0_8z);
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 17'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_7z = { in_data[85:79], celloutsig_0_6z, celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 17'h00000;
    else if (celloutsig_1_18z) celloutsig_0_11z = in_data[34:18];
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_2z = { in_data[94:86], celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_21z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_21z = { celloutsig_0_2z[6:4], celloutsig_0_19z };
  assign { out_data[128], out_data[109:96], out_data[37:32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
