Release 14.2 Map P.28xd (nt64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -detail -ir
off -pr off -convert_bram8 -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sat Jul 20 20:31:23 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 1,249 out of  54,576    2%
    Number used as Flip Flops:               1,249
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,229 out of  27,288    4%
    Number used as logic:                    1,152 out of  27,288    4%
      Number using O6 output only:             523
      Number using O5 output only:             115
      Number using O5 and O6:                  514
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,408    0%
    Number used exclusively as route-thrus:     77
      Number with same-slice register load:     73
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   440 out of   6,822    6%
  Nummber of MUXCYs used:                      508 out of  13,644    3%
  Number of LUT Flip Flop pairs used:        1,415
    Number with an unused Flip Flop:           352 out of   1,415   24%
    Number with an unused LUT:                 186 out of   1,415   13%
    Number of fully used LUT-FF pairs:         877 out of   1,415   61%
    Number of unique control sets:              71
    Number of slice register sites lost
      to control set restrictions:             231 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        49 out of     218   22%
    Number of LOCed IOBs:                       49 out of      49  100%
    IOB Flip Flops:                             20

Specific Feature Utilization:
  Number of RAMB16BWERs:                         5 out of     116    4%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2%
    Number used as ILOGIC2s:                     9
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         9 out of     376    2%
    Number used as IODELAY2s:                    9
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  11 out of     376    2%
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.59

Peak Memory Usage:  482 MB
Total REAL time to MAP completion:  55 secs 
Total CPU time to MAP completion (all processors):   53 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:303 - You are using an internal switch -convert_bram8 
WARNING:MapLib:701 - Signal phy_gmii_rx_er connected to top level port
   phy_gmii_rx_er has been removed.
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: switches<0>   IOSTANDARD = LVCMOS33
   	 Comp: switches<1>   IOSTANDARD = LVCMOS33
   	 Comp: switches<2>   IOSTANDARD = LVCMOS33
   	 Comp: switches<3>   IOSTANDARD = LVCMOS33
   	 Comp: switches<4>   IOSTANDARD = LVCMOS33
   	 Comp: switches<5>   IOSTANDARD = LVCMOS33
   	 Comp: switches<6>   IOSTANDARD = LVCMOS33
   	 Comp: switches<7>   IOSTANDARD = LVCMOS18



Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:1261 - RAMB8BWER block
   'UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.
   cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram' has been converted to
   a RAMB16BWER.
INFO:MapLib:1261 - RAMB8BWER block
   'UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
   r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.
   cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram' has been converted to
   a RAMB16BWER.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   3 block(s) removed
   9 block(s) optimized away
   2 signal(s) removed
 123 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "GB_MAC/GB_PHY_GMII/delay_gmii_rx_er" (IODELAY2) removed.
 The signal "phy_gmii_rx_er_IBUF" is loadless and has been removed.
  Loadless block "phy_gmii_rx_er_IBUF" (BUF) removed.
   The signal "phy_gmii_rx_er" is loadless and has been removed.
    Loadless block "phy_gmii_rx_er" (PAD) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		GB_MAC/RX_BRAM_DATA/XST_GND
GND 		GB_MAC/RX_IFG_BRAM_DATA/XST_GND
GND 		GB_MAC/TX_BRAM_DATA/XST_GND
GND
		UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/
XST_GND
GND 		UART_LINK/COM_CNTRL/RX_FIFO/XST_GND
GND
		UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/
XST_GND
GND 		UART_LINK/COM_CNTRL/TX_FIFO/XST_GND
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
INV 		GB_MAC/GB_PHY_GMII/invert_tx_clk
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<1>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<2>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<3>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<4>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<5>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<6>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<7>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<8>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<9>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<10>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<11>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<12>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<13>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<14>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<15>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<16>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<17>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<18>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<19>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<20>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<21>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<22>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<23>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_cy<24>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<14>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<13>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<12>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<11>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<10>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<9>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<8>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<7>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<6>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<5>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<4>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<3>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<2>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_cy<1>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<14>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<13>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<12>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<11>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<10>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<9>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<8>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<7>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<6>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<5>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<4>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<3>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<2>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_cy<1>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<62>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<61>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<60>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<59>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<58>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<57>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<56>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<55>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<54>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<53>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<52>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<51>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<50>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<49>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<48>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<47>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<46>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<45>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<44>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<43>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<42>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<41>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<40>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<39>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<38>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<37>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<36>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<35>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<34>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<33>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<32>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<31>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<30>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<29>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<28>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<27>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<26>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<25>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<24>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<23>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<22>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<21>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<20>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<19>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<18>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<17>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<16>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<15>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<14>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<13>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<12>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<11>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<10>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<9>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<8>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<7>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<6>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<5>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<4>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<3>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<2>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_cy<1>_rt
LUT1 		LED_BLINK_MODULE/Mcount_cnt1_xor<25>_rt
LUT1 		GB_MAC/Madd_GB_RX_FSM.rx_ifg_cnt[15]_GND_28_o_add_91_OUT_xor<15>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.tx_ifgpos[15]_GND_28_o_add_64_OUT_xor<15>_rt
LUT1 		GB_MAC/Madd_GB_TX_FSM.packets_sent[63]_GND_28_o_add_58_OUT_xor<63>_rt
LUT1 		GB_MAC/_n0493_inv1_cy_rt
INV 		rst_glb1_INV_0
INV 		GB_PHY_MDIO/not_mdio_clk_int1_INV_0
INV 		GB_PHY_MDIO/wb_rd_req_wb_int_ack_o_AND_49_o1_rstpot_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| btns<0>                            | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btns<1>                            | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btns<2>                            | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btns<3>                            | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btns<4>                            | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| clk_in                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hard_rst                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| leds<0>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| leds<1>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| leds<2>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| leds<3>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| leds<4>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| leds<5>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| leds<6>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| leds<7>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| phy_gmii_rx_dv                     | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          | FIXED    |
| phy_gmii_rxc                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| phy_gmii_rxd<0>                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          | FIXED    |
| phy_gmii_rxd<1>                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          | FIXED    |
| phy_gmii_rxd<2>                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          | FIXED    |
| phy_gmii_rxd<3>                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          | FIXED    |
| phy_gmii_rxd<4>                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          | FIXED    |
| phy_gmii_rxd<5>                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          | FIXED    |
| phy_gmii_rxd<6>                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          | FIXED    |
| phy_gmii_rxd<7>                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          | FIXED    |
| phy_gmii_tx_ctl                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| phy_gmii_tx_er                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| phy_gmii_txc                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | ODDR         |          |          |
| phy_gmii_txd<0>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| phy_gmii_txd<1>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| phy_gmii_txd<2>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| phy_gmii_txd<3>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| phy_gmii_txd<4>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| phy_gmii_txd<5>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| phy_gmii_txd<6>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| phy_gmii_txd<7>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| phy_mdc                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| phy_mdio                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| phy_rst                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| switches<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| switches<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| switches<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| switches<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| switches<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| switches<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| switches<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| switches<7>                        | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| uart_rx                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| uart_tx                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "DSM0/pll_base_inst/PLL_ADV":
BANDWIDTH:LOW
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:SYSTEM_SYNCHRONOUS
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 5
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10
CLKIN2_PERIOD = 10
CLKOUT0_DIVIDE = 8
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 4
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.025



Section 12 - Control Set Information
------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                              | Reset Signal                                                                                             | Set Signal | Enable Signal                                                                                                     | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GB_MAC/rx_clk                             |                                                                                                          |            | GB_MAC/rst_i_inv                                                                                                  | 6                | 27             |
| GB_MAC/rx_clk                             | SYNC_RST/rst_shift_reg<19>                                                                               |            |                                                                                                                   | 17               | 87             |
| GB_MAC/rx_clk                             | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0453_inv                                                                                                 | 2                | 16             |
| GB_MAC/rx_clk                             | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0482_inv                                                                                                 | 3                | 11             |
| GB_MAC/rx_clk                             | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0508_inv                                                                                                 | 16               | 64             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| UART_LINK/COM_CNTRL/BAUD_GEN/baud_BUFG    |                                                                                                          |            |                                                                                                                   | 1                | 2              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baud_BUFG    | SYNC_RST/rst_shift_reg<19>                                                                               |            |                                                                                                                   | 4                | 7              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baud_BUFG    | SYNC_RST/rst_shift_reg<19>                                                                               |            | UART_LINK/COM_CNTRL/TX/tx_data_rdy_tx_empty_AND_4_o                                                               | 2                | 8              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baud_BUFG    | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1> |            |                                                                                                                   | 4                | 16             |
| UART_LINK/COM_CNTRL/BAUD_GEN/baud_BUFG    | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                   | 2                | 3              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baud_BUFG    | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                   | 2                | 7              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baud_BUFG    | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                   | 1                | 3              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| UART_LINK/COM_CNTRL/BAUD_GEN/baudx16_BUFG |                                                                                                          |            |                                                                                                                   | 1                | 2              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baudx16_BUFG | SYNC_RST/rst_shift_reg<19>                                                                               |            |                                                                                                                   | 8                | 17             |
| UART_LINK/COM_CNTRL/BAUD_GEN/baudx16_BUFG | SYNC_RST/rst_shift_reg<19>                                                                               |            | UART_LINK/COM_CNTRL/RX/GND_17_o_GND_17_o_MUX_73_o                                                                 | 2                | 8              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baudx16_BUFG | SYNC_RST/rst_shift_reg<19>                                                                               |            | UART_LINK/COM_CNTRL/RX/_n0110_inv                                                                                 | 3                | 8              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baudx16_BUFG | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                   | 2                | 2              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baudx16_BUFG | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            |                                                                                                                   | 3                | 16             |
| UART_LINK/COM_CNTRL/BAUD_GEN/baudx16_BUFG | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot | 1                | 1              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baudx16_BUFG | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                   | 3                | 9              |
| UART_LINK/COM_CNTRL/BAUD_GEN/baudx16_BUFG | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                   | 1                | 2              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_gtx                                   |                                                                                                          |            |                                                                                                                   | 1                | 1              |
| clk_gtx                                   | SYNC_RST/rst_shift_reg<19>                                                                               |            |                                                                                                                   | 21               | 91             |
| clk_gtx                                   | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0441_inv                                                                                                 | 2                | 16             |
| clk_gtx                                   | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0474_inv1_cepot                                                                                          | 3                | 11             |
| clk_gtx                                   | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0493_inv                                                                                                 | 8                | 64             |
| clk_gtx                                   | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/tx_state<1>_inv                                                                                            | 3                | 10             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_i                                     |                                                                                                          |            |                                                                                                                   | 6                | 10             |
| clk_i                                     |                                                                                                          |            | GB_PHY_MDIO/_n0252_inv                                                                                            | 6                | 16             |
| clk_i                                     |                                                                                                          |            | UART_LINK/_n0269_inv                                                                                              | 2                | 8              |
| clk_i                                     | SYNC_RST/locked_i_inv                                                                                    |            |                                                                                                                   | 3                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            |                                                                                                                   | 61               | 142            |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/GND_28_o_wb_addr_i[4]_MUX_290_o1_cepot                                                                     | 3                | 12             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0407_inv21_cepot                                                                                         | 4                | 16             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0411_inv11_cepot                                                                                         | 4                | 16             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0415_inv2_cepot                                                                                          | 5                | 16             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0435_inv                                                                                                 | 4                | 16             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0457_inv11_cepot                                                                                         | 4                | 10             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/_n0520_inv11_cepot                                                                                         | 1                | 2              |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_MAC/wb_rd_req_wb_int_ack_o_AND_126_o                                                                           | 8                | 16             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_PHY_MDIO/_n0211_inv21                                                                                          | 7                | 16             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_PHY_MDIO/_n0211_inv211                                                                                         | 7                | 27             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GB_PHY_MDIO/_n0252_inv1                                                                                           | 7                | 14             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_BTN_GEN[0].DEBOUNCE_BTNS/_n0021_inv                                                                | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_BTN_GEN[1].DEBOUNCE_BTNS/_n0021_inv                                                                | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_BTN_GEN[2].DEBOUNCE_BTNS/_n0021_inv                                                                | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_BTN_GEN[3].DEBOUNCE_BTNS/_n0021_inv                                                                | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_BTN_GEN[4].DEBOUNCE_BTNS/_n0021_inv                                                                | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_SWITCHES_GEN[0].DEBOUNCE_SWITCHES/_n0021_inv                                                       | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_SWITCHES_GEN[1].DEBOUNCE_SWITCHES/_n0021_inv                                                       | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_SWITCHES_GEN[2].DEBOUNCE_SWITCHES/_n0021_inv                                                       | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_SWITCHES_GEN[3].DEBOUNCE_SWITCHES/_n0021_inv                                                       | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_SWITCHES_GEN[4].DEBOUNCE_SWITCHES/_n0021_inv                                                       | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_SWITCHES_GEN[5].DEBOUNCE_SWITCHES/_n0021_inv                                                       | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_SWITCHES_GEN[6].DEBOUNCE_SWITCHES/_n0021_inv                                                       | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | GPIO_MODULE/DB_SWITCHES_GEN[7].DEBOUNCE_SWITCHES/_n0021_inv                                                       | 5                | 20             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | UART_LINK/_n0124                                                                                                  | 2                | 3              |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | UART_LINK/_n0202_inv                                                                                              | 4                | 11             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | UART_LINK/_n0207_inv                                                                                              | 2                | 16             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | UART_LINK/process_packet_state_FSM_FFd3-In1                                                                       | 1                | 3              |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | gpio_en                                                                                                           | 6                | 15             |
| clk_i                                     | SYNC_RST/rst_shift_reg<19>                                                                               |            | master_wb_ack_i                                                                                                   | 8                | 16             |
| clk_i                                     | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1> |            |                                                                                                                   | 3                | 16             |
| clk_i                                     | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                   | 2                | 3              |
| clk_i                                     | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                   | 2                | 7              |
| clk_i                                     | UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                   | 1                | 3              |
| clk_i                                     | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                                                   | 2                | 2              |
| clk_i                                     | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            |                                                                                                                   | 3                | 16             |
| clk_i                                     | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot | 1                | 1              |
| clk_i                                     | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                   | 2                | 9              |
| clk_i                                     | UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                   | 1                | 2              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                  | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                            |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top/                                    |           | 19/488        | 0/1249        | 29/1229       | 0/0           | 0/5       | 0/0     | 0/6   | 0/0   | 0/0   | 0/0   | 0/1       | top                                                                                                                                                                                               |
| +DSM0                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 0/0   | 1/1       | top/DSM0                                                                                                                                                                                          |
| +GB_MAC                                 |           | 180/180       | 540/540       | 540/540       | 0/0           | 0/3       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC                                                                                                                                                                                        |
| ++GB_PHY_GMII                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/GB_PHY_GMII                                                                                                                                                                            |
| ++RX_BRAM_DATA                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_BRAM_DATA                                                                                                                                                                           |
| +++U0                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_BRAM_DATA/U0                                                                                                                                                                        |
| ++++xst_blk_mem_generator               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator                                                                                                                                                  |
| +++++gnativebmg.native_blk_mem_gen      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                                    |
| ++++++valid.cstr                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                                         |
| +++++++ramloop[0].ram.r                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                                        |
| ++++++++s6_init.ram                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram                                                                            |
| ++RX_IFG_BRAM_DATA                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_IFG_BRAM_DATA                                                                                                                                                                       |
| +++U0                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_IFG_BRAM_DATA/U0                                                                                                                                                                    |
| ++++xst_blk_mem_generator               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_IFG_BRAM_DATA/U0/xst_blk_mem_generator                                                                                                                                              |
| +++++gnativebmg.native_blk_mem_gen      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_IFG_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                                |
| ++++++valid.cstr                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_IFG_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                                     |
| +++++++ramloop[0].ram.r                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_IFG_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                                    |
| ++++++++s6_init.ram                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/RX_IFG_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram                                                                        |
| ++TX_BRAM_DATA                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/TX_BRAM_DATA                                                                                                                                                                           |
| +++U0                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/TX_BRAM_DATA/U0                                                                                                                                                                        |
| ++++xst_blk_mem_generator               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator                                                                                                                                                  |
| +++++gnativebmg.native_blk_mem_gen      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                                    |
| ++++++valid.cstr                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                                         |
| +++++++ramloop[0].ram.r                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                                        |
| ++++++++s6_init.ram                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram                                                                            |
| +GB_PHY_MDIO                            |           | 38/38         | 87/87         | 122/122       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GB_PHY_MDIO                                                                                                                                                                                   |
| +GPIO_MODULE                            |           | 7/111         | 16/315        | 20/306        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE                                                                                                                                                                                   |
| ++DB_BTN_GEN[0].DEBOUNCE_BTNS           |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_BTN_GEN[0].DEBOUNCE_BTNS                                                                                                                                                       |
| ++DB_BTN_GEN[1].DEBOUNCE_BTNS           |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_BTN_GEN[1].DEBOUNCE_BTNS                                                                                                                                                       |
| ++DB_BTN_GEN[2].DEBOUNCE_BTNS           |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_BTN_GEN[2].DEBOUNCE_BTNS                                                                                                                                                       |
| ++DB_BTN_GEN[3].DEBOUNCE_BTNS           |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_BTN_GEN[3].DEBOUNCE_BTNS                                                                                                                                                       |
| ++DB_BTN_GEN[4].DEBOUNCE_BTNS           |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_BTN_GEN[4].DEBOUNCE_BTNS                                                                                                                                                       |
| ++DB_SWITCHES_GEN[0].DEBOUNCE_SWITCHES  |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_SWITCHES_GEN[0].DEBOUNCE_SWITCHES                                                                                                                                              |
| ++DB_SWITCHES_GEN[1].DEBOUNCE_SWITCHES  |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_SWITCHES_GEN[1].DEBOUNCE_SWITCHES                                                                                                                                              |
| ++DB_SWITCHES_GEN[2].DEBOUNCE_SWITCHES  |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_SWITCHES_GEN[2].DEBOUNCE_SWITCHES                                                                                                                                              |
| ++DB_SWITCHES_GEN[3].DEBOUNCE_SWITCHES  |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_SWITCHES_GEN[3].DEBOUNCE_SWITCHES                                                                                                                                              |
| ++DB_SWITCHES_GEN[4].DEBOUNCE_SWITCHES  |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_SWITCHES_GEN[4].DEBOUNCE_SWITCHES                                                                                                                                              |
| ++DB_SWITCHES_GEN[5].DEBOUNCE_SWITCHES  |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_SWITCHES_GEN[5].DEBOUNCE_SWITCHES                                                                                                                                              |
| ++DB_SWITCHES_GEN[6].DEBOUNCE_SWITCHES  |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_SWITCHES_GEN[6].DEBOUNCE_SWITCHES                                                                                                                                              |
| ++DB_SWITCHES_GEN[7].DEBOUNCE_SWITCHES  |           | 8/8           | 23/23         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/GPIO_MODULE/DB_SWITCHES_GEN[7].DEBOUNCE_SWITCHES                                                                                                                                              |
| +LED_BLINK_MODULE                       |           | 14/14         | 27/27         | 45/45         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/LED_BLINK_MODULE                                                                                                                                                                              |
| +SYNC_RST                               |           | 4/4           | 20/20         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/SYNC_RST                                                                                                                                                                                      |
| +UART_LINK                              |           | 27/122        | 64/260        | 51/178        | 0/0           | 0/2       | 0/0     | 0/2   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK                                                                                                                                                                                     |
| ++COM_CNTRL                             |           | 2/95          | 0/196         | 2/127         | 0/0           | 0/2       | 0/0     | 0/2   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL                                                                                                                                                                           |
| +++BAUD_GEN                             |           | 5/5           | 16/16         | 15/15         | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/BAUD_GEN                                                                                                                                                                  |
| +++RX                                   |           | 11/11         | 28/28         | 23/23         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX                                                                                                                                                                        |
| +++RX_FIFO                              |           | 0/37          | 0/69          | 0/37          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO                                                                                                                                                                   |
| ++++U0                                  |           | 0/37          | 0/69          | 0/37          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0                                                                                                                                                                |
| +++++xst_fifo_generator                 |           | 0/37          | 0/69          | 0/37          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator                                                                                                                                             |
| ++++++gconvfifo.rf                      |           | 0/37          | 0/69          | 0/37          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                |
| +++++++grf.rf                           |           | 0/37          | 0/69          | 0/37          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gcx.clkx      |           | 4/8           | 16/32         | 8/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                              |
| +++++++++gsync_stage[1].rd_stg_inst     |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                   |
| +++++++++gsync_stage[1].wr_stg_inst     |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                   |
| +++++++++gsync_stage[2].rd_stg_inst     |           | 1/1           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                   |
| +++++++++gsync_stage[2].wr_stg_inst     |           | 1/1           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                   |
| ++++++++gntv_or_sync_fifo.gl0.rd        |           | 1/8           | 0/10          | 1/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| +++++++++gras.rsts                      |           | 4/4           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                      |
| +++++++++grhf.rhf                       |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf                                                                                       |
| +++++++++rpntr                          |           | 2/2           | 7/7           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| ++++++++gntv_or_sync_fifo.gl0.wr        |           | 3/12          | 0/12          | 3/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| +++++++++gwas.wsts                      |           | 5/5           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                      |
| +++++++++wpntr                          |           | 4/4           | 10/10         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| ++++++++gntv_or_sync_fifo.mem           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| ++++++++++gnativebmg.native_blk_mem_gen |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| +++++++++++valid.cstr                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| ++++++++++++ramloop[0].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| +++++++++++++s6_noinit.ram              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| ++++++++rstblk                          |           | 8/8           | 15/15         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                  |
| +++TX                                   |           | 8/8           | 14/14         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX                                                                                                                                                                        |
| +++TX_FIFO                              |           | 0/32          | 0/69          | 0/38          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO                                                                                                                                                                   |
| ++++U0                                  |           | 0/32          | 0/69          | 0/38          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0                                                                                                                                                                |
| +++++xst_fifo_generator                 |           | 0/32          | 0/69          | 0/38          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator                                                                                                                                             |
| ++++++gconvfifo.rf                      |           | 0/32          | 0/69          | 0/38          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                |
| +++++++grf.rf                           |           | 0/32          | 0/69          | 0/38          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gcx.clkx      |           | 4/8           | 16/32         | 8/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                              |
| +++++++++gsync_stage[1].rd_stg_inst     |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                   |
| +++++++++gsync_stage[1].wr_stg_inst     |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                   |
| +++++++++gsync_stage[2].rd_stg_inst     |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                   |
| +++++++++gsync_stage[2].wr_stg_inst     |           | 1/1           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                   |
| ++++++++gntv_or_sync_fifo.gl0.rd        |           | 1/7           | 0/10          | 1/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| +++++++++gras.rsts                      |           | 3/3           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                      |
| +++++++++grhf.rhf                       |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf                                                                                       |
| +++++++++rpntr                          |           | 2/2           | 7/7           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| ++++++++gntv_or_sync_fifo.gl0.wr        |           | 1/8           | 0/12          | 3/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| +++++++++gwas.wsts                      |           | 4/4           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                      |
| +++++++++wpntr                          |           | 3/3           | 10/10         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| ++++++++gntv_or_sync_fifo.mem           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| ++++++++++gnativebmg.native_blk_mem_gen |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| +++++++++++valid.cstr                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| ++++++++++++ramloop[0].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| +++++++++++++s6_noinit.ram              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| ++++++++rstblk                          |           | 8/8           | 15/15         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
