Info: Generated by version: 24.2 build 40
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012_custom_25650.6\ip\ftile_xcvr_test\ftile_xcvr_test_directphy_f_0.ip --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012_custom_25650.6\ip\ftile_xcvr_test\ftile_xcvr_test_directphy_f_0 --family="Agilex 7" --part=AGIC040R39A2E2VR0
Info: ftile_xcvr_test_directphy_f_0.directphy_f_0: Fractional settings: vco 12825300000 pfd 156249999.720283 m 41 n 1 l 1 mul_div 2 p 40 cref 320.632500 k 171799 err -22.95970916748047 band TX_PLL_FAST
Warning: ftile_xcvr_test_directphy_f_0.directphy_f_0: Fractional settings: Frequency output error -22.95970916748047 Hz
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012_custom_25650.6\ip\ftile_xcvr_test\ftile_xcvr_test_directphy_f_0.ip --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012_custom_25650.6\ip\ftile_xcvr_test\ftile_xcvr_test_directphy_f_0 --family="Agilex 7" --part=AGIC040R39A2E2VR0
Info: ftile_xcvr_test_directphy_f_0.directphy_f_0: Fractional settings: vco 12825300000 pfd 156249999.720283 m 41 n 1 l 1 mul_div 2 p 40 cref 320.632500 k 171799 err -22.95970916748047 band TX_PLL_FAST
Warning: ftile_xcvr_test_directphy_f_0.directphy_f_0: Fractional settings: Frequency output error -22.95970916748047 Hz
Info: ftile_xcvr_test_directphy_f_0: "Transforming system: ftile_xcvr_test_directphy_f_0"
Info: ftile_xcvr_test_directphy_f_0: "Naming system components in system: ftile_xcvr_test_directphy_f_0"
Info: ftile_xcvr_test_directphy_f_0: "Processing generation queue"
Info: ftile_xcvr_test_directphy_f_0: "Generating: ftile_xcvr_test_directphy_f_0"
Info: ftile_xcvr_test_directphy_f_0: "Generating: ftile_xcvr_test_directphy_f_0_directphy_f_490_zbhytra"
Info: f_dphy_adme: "Generating: f_dphy_adme"
Info: ftile_xcvr_test_directphy_f_0: "Generating: ftile_xcvr_test_directphy_f_0_directphy_f_ftile_adme_490_nft75ny"
Info: ftile_xcvr_test_directphy_f_0: "Generating: ftile_xcvr_test_directphy_f_0_ftile_adme_100_4ofwjdy"
Info: ftile_xcvr_test_directphy_f_0: Done "ftile_xcvr_test_directphy_f_0" with 4 modules, 31 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ftile_xcvr_test_directphy_f_0. No files generated.
Info: Finished: Generate IP Core Documentation
