# compile vhdl design source files
vhdl xil_defaultlib  "../../../convertor.srcs/sources_1/new/convertor.vhd"
vhdl xil_defaultlib  "../../../convertor.srcs/sim_1/new/convertor_sim.vhd"

# Do not sort compile order
nosort
