verilator --sc -Wall --top-module nco ./../../source/rtl/nco.v ./../../source/rtl/phase_accumulator.v ./../../source/rtl/cordic_element.v ./../../source/rtl/output_terminal.v  --exe --build --coverage \
	-CFLAGS -std=c++17 -CFLAGS -g -CFLAGS -I/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/verification/0_simulation_rtl/./hdrs -CFLAGS -I/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/0_Algorithm/sc_timed/./hdrs -CFLAGS -I/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/0_Algorithm/sc_timed/./hdrs/subs -CFLAGS -I/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/0_Algorithm/cpp_untimed/./hdrs -CFLAGS -I/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/0_Algorithm/cpp_untimed/./hdrs/subs -CFLAGS -DVERILATED -CFLAGS -DVM_COVERAGE  -LDFLAGS -lm -LDFLAGS -lgsl ./sc_main.cpp ././srcs/TestBench.cpp
make[1]: Entering directory '/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/verification/0_simulation_rtl/obj_dir'
make[1]: Leaving directory '/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/verification/0_simulation_rtl/obj_dir'
