// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="demapper_M_QAM_top_demapper_M_QAM_top,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.241000,HLS_SYN_LAT=9,HLS_SYN_TPT=4,HLS_SYN_MEM=12,HLS_SYN_DSP=0,HLS_SYN_FF=1874,HLS_SYN_LUT=8716,HLS_VERSION=2022_2}" *)

module demapper_M_QAM_top (
        ap_clk,
        ap_rst_n,
        symbolsIn_TDATA,
        symbolsIn_TVALID,
        symbolsIn_TREADY,
        symbolsIn_TKEEP,
        symbolsIn_TSTRB,
        symbolsIn_TLAST,
        LLRout_TDATA,
        LLRout_TVALID,
        LLRout_TREADY,
        LLRout_TKEEP,
        LLRout_TSTRB,
        LLRout_TLAST,
        s_axi_BUS_A_AWVALID,
        s_axi_BUS_A_AWREADY,
        s_axi_BUS_A_AWADDR,
        s_axi_BUS_A_WVALID,
        s_axi_BUS_A_WREADY,
        s_axi_BUS_A_WDATA,
        s_axi_BUS_A_WSTRB,
        s_axi_BUS_A_ARVALID,
        s_axi_BUS_A_ARREADY,
        s_axi_BUS_A_ARADDR,
        s_axi_BUS_A_RVALID,
        s_axi_BUS_A_RREADY,
        s_axi_BUS_A_RDATA,
        s_axi_BUS_A_RRESP,
        s_axi_BUS_A_BVALID,
        s_axi_BUS_A_BREADY,
        s_axi_BUS_A_BRESP,
        AXIL_clk,
        ap_rst_n_AXIL_clk
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;
parameter    C_S_AXI_BUS_A_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_A_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_BUS_A_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter    ap_const_lv72_0 = 72'd0;

input   ap_clk;
input   ap_rst_n;
input  [71:0] symbolsIn_TDATA;
input   symbolsIn_TVALID;
output   symbolsIn_TREADY;
input  [8:0] symbolsIn_TKEEP;
input  [8:0] symbolsIn_TSTRB;
input  [0:0] symbolsIn_TLAST;
output  [71:0] LLRout_TDATA;
output   LLRout_TVALID;
input   LLRout_TREADY;
output  [8:0] LLRout_TKEEP;
output  [8:0] LLRout_TSTRB;
output  [0:0] LLRout_TLAST;
input   s_axi_BUS_A_AWVALID;
output   s_axi_BUS_A_AWREADY;
input  [C_S_AXI_BUS_A_ADDR_WIDTH - 1:0] s_axi_BUS_A_AWADDR;
input   s_axi_BUS_A_WVALID;
output   s_axi_BUS_A_WREADY;
input  [C_S_AXI_BUS_A_DATA_WIDTH - 1:0] s_axi_BUS_A_WDATA;
input  [C_S_AXI_BUS_A_WSTRB_WIDTH - 1:0] s_axi_BUS_A_WSTRB;
input   s_axi_BUS_A_ARVALID;
output   s_axi_BUS_A_ARREADY;
input  [C_S_AXI_BUS_A_ADDR_WIDTH - 1:0] s_axi_BUS_A_ARADDR;
output   s_axi_BUS_A_RVALID;
input   s_axi_BUS_A_RREADY;
output  [C_S_AXI_BUS_A_DATA_WIDTH - 1:0] s_axi_BUS_A_RDATA;
output  [1:0] s_axi_BUS_A_RRESP;
output   s_axi_BUS_A_BVALID;
input   s_axi_BUS_A_BREADY;
output  [1:0] s_axi_BUS_A_BRESP;
input   AXIL_clk;
input   ap_rst_n_AXIL_clk;

 reg    ap_rst_n_inv;
wire   [3:0] modOrder;
reg   [7:0] A_4_r_V;
reg   [13:0] A_8_r_V;
reg   [12:0] A_4_s1614_r_V;
reg   [11:0] A_2_s1614_r_V;
reg   [25:0] b1_scrambledSeq_V;
reg   [31:0] rowI;
reg   [31:0] posI;
reg   [3:0] jump2_V;
reg   [12:0] scramblerSeq_V_address0;
reg    scramblerSeq_V_ce0;
wire   [23:0] scramblerSeq_V_q0;
reg    symbolsIn_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    LLRout_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln1027_reg_4055;
reg   [0:0] icmp_ln1027_reg_4055_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [3:0] modOrder_read_reg_3988;
reg   [3:0] modOrder_read_reg_3988_pp0_iter1_reg;
reg   [0:0] p_Result_7_reg_4016;
reg   [0:0] p_Result_7_reg_4016_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] p_Result_63_reg_4152;
reg   [0:0] p_Result_63_reg_4152_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter2;
reg   [3:0] modOrder_read_reg_3988_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_4055_pp0_iter2_reg;
reg   [23:0] reg_681;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_predicate_op500_write_state6;
reg    ap_predicate_op524_write_state6;
reg    ap_block_state6_pp0_stage1_iter1;
reg    ap_block_state6_io;
reg    ap_predicate_op754_write_state10;
reg    ap_predicate_op757_write_state10;
wire    regslice_both_LLRout_V_data_V_U_apdone_blk;
reg    ap_block_state10_pp0_stage1_iter2;
reg    ap_block_state10_io;
reg    ap_block_pp0_stage1_11001;
wire   [71:0] grp_fu_451_p4;
wire   [3:0] modOrder_read_read_fu_244_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
reg    ap_predicate_op746_write_state9;
reg    ap_predicate_op748_write_state9;
reg    ap_predicate_op749_write_state9;
reg    ap_predicate_op751_write_state9;
reg    ap_predicate_op752_write_state9;
reg    ap_block_state9_pp0_stage0_iter2;
reg    ap_block_state9_io;
reg    ap_block_pp0_stage0_11001;
reg   [71:0] tmp_data_V_11_reg_3992;
reg   [0:0] tmp_last_V_7_reg_4007;
reg   [0:0] tmp_last_V_7_reg_4007_pp0_iter1_reg;
reg   [0:0] p_Result_s_reg_4028;
reg   [0:0] p_Result_s_reg_4028_pp0_iter1_reg;
reg   [0:0] p_Result_1_reg_4043;
reg   [0:0] p_Result_1_reg_4043_pp0_iter1_reg;
wire   [0:0] icmp_ln1027_fu_829_p2;
reg   [31:0] lhs_V_reg_4059;
reg   [31:0] posI_load_reg_4065;
reg   [3:0] rhs_V_reg_4071;
wire   [0:0] cmp_i_i2871_fu_848_p2;
reg   [0:0] cmp_i_i2871_reg_4077;
wire   [0:0] cmp_i_i_fu_854_p2;
reg   [0:0] cmp_i_i_reg_4083;
wire   [0:0] icmp_ln1035_1_fu_874_p2;
reg   [0:0] icmp_ln1035_1_reg_4088;
wire   [31:0] grp_fu_400_p2;
reg   [31:0] add_ln235_reg_4099;
wire   [31:0] add_ln238_fu_889_p2;
reg   [31:0] add_ln238_reg_4104;
wire   [0:0] icmp_ln241_fu_895_p2;
reg   [0:0] icmp_ln241_reg_4109;
wire   [0:0] icmp_ln1035_fu_915_p2;
reg   [0:0] icmp_ln1035_reg_4115;
wire   [0:0] icmp_ln1035_2_fu_926_p2;
reg   [0:0] icmp_ln1035_2_reg_4126;
wire   [0:0] p_Result_8_fu_944_p3;
reg   [0:0] p_Result_8_reg_4132;
reg   [0:0] p_Result_8_reg_4132_pp0_iter1_reg;
wire  signed [15:0] p_Val2_1_fu_954_p4;
reg  signed [15:0] p_Val2_1_reg_4142;
wire  signed [15:0] p_Val2_3_fu_972_p4;
reg  signed [15:0] p_Val2_3_reg_4147;
wire   [0:0] p_Result_63_fu_981_p3;
wire   [23:0] zext_ln1494_fu_988_p1;
reg   [23:0] zext_ln1494_reg_4156;
wire   [0:0] grp_fu_405_p2;
reg   [0:0] cmp_i1675_reg_4186;
reg   [0:0] cmp_i1675_reg_4186_pp0_iter1_reg;
wire   [0:0] or_ln1035_3_fu_1000_p2;
reg   [0:0] or_ln1035_3_reg_4193;
wire   [0:0] and_ln1035_2_fu_1009_p2;
reg   [0:0] and_ln1035_2_reg_4198;
wire   [31:0] select_ln1035_7_fu_1020_p3;
reg   [31:0] select_ln1035_7_reg_4203;
wire   [31:0] lhs_V_1_fu_1027_p3;
reg   [31:0] lhs_V_1_reg_4209;
wire   [3:0] rhs_V_1_fu_1070_p3;
reg   [3:0] rhs_V_1_reg_4218;
wire  signed [15:0] p_Val2_7_fu_1099_p2;
reg  signed [15:0] p_Val2_7_reg_4224;
wire  signed [15:0] p_Val2_8_fu_1130_p2;
reg  signed [15:0] p_Val2_8_reg_4236;
wire   [32:0] ret_V_2_fu_1148_p2;
reg   [32:0] ret_V_2_reg_4248;
wire  signed [15:0] p_Val2_56_fu_1230_p2;
reg  signed [15:0] p_Val2_56_reg_4258;
wire  signed [15:0] p_Val2_57_fu_1257_p2;
reg  signed [15:0] p_Val2_57_reg_4266;
wire   [0:0] or_ln1035_1_fu_1287_p2;
reg   [0:0] or_ln1035_1_reg_4274;
wire   [0:0] and_ln1035_1_fu_1298_p2;
reg   [0:0] and_ln1035_1_reg_4279;
wire   [31:0] select_ln1035_1_fu_1317_p3;
reg   [31:0] select_ln1035_1_reg_4285;
wire   [25:0] select_ln1035_5_fu_1333_p3;
reg   [25:0] select_ln1035_5_reg_4290;
wire   [1:0] select_ln155_fu_1374_p3;
wire   [0:0] icmp_ln149_fu_1350_p2;
wire   [0:0] icmp_ln152_fu_1356_p2;
wire   [25:0] add_ln779_fu_1394_p2;
reg   [25:0] add_ln779_reg_4307;
reg   [1:0] tmp_reg_4313;
wire   [15:0] zext_ln118_fu_1413_p1;
reg   [15:0] zext_ln118_reg_4318;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_predicate_op561_write_state7;
reg    ap_predicate_op586_write_state7;
reg    ap_predicate_op587_write_state7;
reg    ap_predicate_op608_write_state7;
reg    ap_predicate_op622_write_state7;
reg    ap_block_state7_pp0_stage2_iter1;
reg    ap_block_state7_io;
reg    ap_block_pp0_stage2_11001;
wire  signed [15:0] p_Val2_10_fu_1484_p2;
reg  signed [15:0] p_Val2_10_reg_4334;
wire  signed [15:0] p_Val2_11_fu_1513_p2;
reg  signed [15:0] p_Val2_11_reg_4346;
wire   [0:0] p_Result_27_fu_1538_p2;
reg   [0:0] p_Result_27_reg_4358;
wire   [0:0] p_Result_39_fu_1562_p2;
reg   [0:0] p_Result_39_reg_4363;
wire   [0:0] p_Result_41_fu_1586_p2;
reg   [0:0] p_Result_41_reg_4368;
wire   [0:0] p_Result_42_fu_1610_p2;
reg   [0:0] p_Result_42_reg_4373;
wire   [0:0] p_Result_55_fu_1634_p2;
reg   [0:0] p_Result_55_reg_4378;
wire   [0:0] p_Result_56_fu_1658_p2;
reg   [0:0] p_Result_56_reg_4383;
wire   [0:0] p_Result_58_fu_1682_p2;
reg   [0:0] p_Result_58_reg_4388;
wire   [0:0] p_Result_59_fu_1706_p2;
reg   [0:0] p_Result_59_reg_4393;
wire   [0:0] p_Result_26_fu_1727_p2;
reg   [0:0] p_Result_26_reg_4398;
wire   [0:0] p_Result_33_fu_1751_p2;
reg   [0:0] p_Result_33_reg_4403;
wire   [0:0] p_Result_35_fu_1775_p2;
reg   [0:0] p_Result_35_reg_4408;
wire   [0:0] p_Result_36_fu_1799_p2;
reg   [0:0] p_Result_36_reg_4413;
wire   [0:0] p_Result_50_fu_1823_p2;
reg   [0:0] p_Result_50_reg_4418;
wire   [0:0] p_Result_51_fu_1847_p2;
reg   [0:0] p_Result_51_reg_4423;
wire   [0:0] p_Result_25_fu_1868_p2;
reg   [0:0] p_Result_25_reg_4428;
wire   [0:0] p_Result_28_fu_1892_p2;
reg   [0:0] p_Result_28_reg_4433;
wire   [0:0] p_Result_30_fu_1916_p2;
reg   [0:0] p_Result_30_reg_4438;
wire   [0:0] p_Result_31_fu_1940_p2;
reg   [0:0] p_Result_31_reg_4443;
wire   [0:0] or_ln1035_4_fu_1988_p2;
wire   [25:0] p_Result_117_fu_1993_p3;
reg   [25:0] p_Result_117_reg_4453;
wire   [31:0] select_ln1035_10_fu_2001_p3;
wire   [31:0] select_ln1035_11_fu_2009_p3;
wire   [25:0] select_ln1035_12_fu_2016_p3;
reg   [25:0] select_ln1035_12_reg_4486;
wire   [25:0] p_Result_102_fu_2079_p3;
reg   [25:0] p_Result_102_reg_4500;
wire   [31:0] select_ln1035_3_fu_2094_p3;
wire   [0:0] p_Result_45_fu_2112_p2;
reg   [0:0] p_Result_45_reg_4511;
wire   [0:0] p_Result_46_fu_2129_p2;
reg   [0:0] p_Result_46_reg_4516;
wire   [0:0] p_Result_47_fu_2156_p2;
reg   [0:0] p_Result_47_reg_4521;
wire   [0:0] p_Result_48_fu_2179_p2;
reg   [0:0] p_Result_48_reg_4526;
wire   [15:0] zext_ln117_fu_2189_p1;
reg   [15:0] zext_ln117_reg_4531;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_predicate_op631_write_state8;
reg    ap_predicate_op633_write_state8;
reg    ap_predicate_op634_write_state8;
reg    ap_predicate_op662_write_state8;
reg    ap_predicate_op705_write_state8;
reg    ap_predicate_op745_write_state8;
reg    ap_block_state8_pp0_stage3_iter1;
reg    ap_block_state8_io;
reg    ap_block_pp0_stage3_11001;
wire  signed [15:0] p_Val2_59_fu_2276_p2;
reg  signed [15:0] p_Val2_59_reg_4557;
wire  signed [15:0] p_Val2_60_fu_2300_p2;
reg  signed [15:0] p_Val2_60_reg_4565;
wire   [0:0] p_Result_90_fu_2315_p2;
reg   [0:0] p_Result_90_reg_4573;
wire   [0:0] p_Result_91_fu_2332_p2;
reg   [0:0] p_Result_91_reg_4578;
wire   [0:0] p_Result_93_fu_2349_p2;
reg   [0:0] p_Result_93_reg_4583;
wire   [0:0] p_Result_94_fu_2366_p2;
reg   [0:0] p_Result_94_reg_4588;
wire   [0:0] p_Result_96_fu_2383_p2;
reg   [0:0] p_Result_96_reg_4593;
wire   [0:0] p_Result_97_fu_2400_p2;
reg   [0:0] p_Result_97_reg_4598;
wire   [0:0] p_Result_99_fu_2422_p2;
reg   [0:0] p_Result_99_reg_4603;
wire   [0:0] p_Result_100_fu_2444_p2;
reg   [0:0] p_Result_100_reg_4608;
wire   [0:0] p_Result_79_fu_2460_p2;
reg   [0:0] p_Result_79_reg_4613;
wire   [0:0] p_Result_80_fu_2477_p2;
reg   [0:0] p_Result_80_reg_4618;
wire   [0:0] p_Result_82_fu_2494_p2;
reg   [0:0] p_Result_82_reg_4623;
wire   [0:0] p_Result_83_fu_2511_p2;
reg   [0:0] p_Result_83_reg_4628;
wire   [0:0] p_Result_85_fu_2528_p2;
reg   [0:0] p_Result_85_reg_4633;
wire   [0:0] p_Result_86_fu_2545_p2;
reg   [0:0] p_Result_86_reg_4638;
wire   [0:0] p_Result_73_fu_2561_p2;
reg   [0:0] p_Result_73_reg_4643;
wire   [0:0] p_Result_74_fu_2578_p2;
reg   [0:0] p_Result_74_reg_4648;
wire   [0:0] p_Result_76_fu_2595_p2;
reg   [0:0] p_Result_76_reg_4653;
wire   [0:0] p_Result_77_fu_2612_p2;
reg   [0:0] p_Result_77_reg_4658;
reg   [5:0] tmp_23_reg_4663;
wire  signed [23:0] grp_fu_3896_p2;
reg  signed [23:0] p_Val2_17_reg_4668;
wire  signed [23:0] grp_fu_3902_p2;
reg  signed [23:0] p_Val2_19_reg_4673;
wire  signed [23:0] grp_fu_3908_p2;
reg  signed [23:0] p_Val2_22_reg_4678;
wire  signed [23:0] grp_fu_3914_p2;
reg  signed [23:0] p_Val2_24_reg_4683;
wire  signed [23:0] grp_fu_3920_p2;
reg  signed [23:0] p_Val2_39_reg_4708;
wire  signed [23:0] grp_fu_3926_p2;
reg  signed [23:0] p_Val2_40_reg_4713;
wire  signed [23:0] grp_fu_3932_p2;
reg  signed [23:0] p_Val2_41_reg_4718;
wire  signed [23:0] grp_fu_3937_p2;
reg  signed [23:0] p_Val2_43_reg_4723;
wire   [71:0] p_Result_116_fu_2795_p5;
wire   [71:0] p_Result_112_fu_2890_p5;
wire   [15:0] select_ln779_4_fu_2903_p3;
reg   [15:0] select_ln779_4_reg_4740;
wire   [14:0] select_ln779_5_fu_2910_p3;
reg   [14:0] select_ln779_5_reg_4745;
wire   [15:0] select_ln779_6_fu_2917_p3;
reg   [15:0] select_ln779_6_reg_4750;
wire   [14:0] select_ln779_7_fu_2924_p3;
reg   [14:0] select_ln779_7_reg_4755;
wire   [71:0] p_Result_103_fu_2959_p9;
wire   [0:0] LLRout_T_last_V_7_fu_2986_p2;
wire   [71:0] p_Result_136_fu_2999_p5;
wire   [71:0] p_Result_138_fu_3105_p5;
reg   [71:0] p_Result_138_reg_4775;
wire   [0:0] LLRout_T_last_V_6_fu_3123_p2;
wire   [71:0] p_Result_132_fu_3136_p5;
wire   [71:0] p_Result_135_fu_3216_p5;
wire   [0:0] LLRout_T_last_V_fu_3234_p2;
wire   [71:0] p_Result_108_fu_3290_p5;
wire  signed [23:0] grp_fu_3954_p2;
reg  signed [23:0] p_Val2_69_reg_4813;
wire  signed [23:0] grp_fu_3959_p2;
reg  signed [23:0] p_Val2_71_reg_4818;
wire   [71:0] p_Result_120_fu_3413_p5;
wire   [71:0] p_Result_122_fu_3539_p5;
reg   [71:0] p_Result_122_reg_4828;
wire   [71:0] p_Result_125_fu_3661_p5;
wire   [71:0] p_Result_128_fu_3761_p5;
reg   [71:0] p_Result_128_reg_4838;
wire   [0:0] grp_fu_676_p2;
wire   [71:0] p_Result_131_fu_3883_p5;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_rst_n_AXIL_clk_inv;
reg   [1:0] ap_phi_reg_pp0_iter0_empty_33_reg_310;
wire   [0:0] ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4;
reg   [0:0] ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325;
reg   [25:0] ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334;
reg   [31:0] ap_phi_reg_pp0_iter0_rowI_new_1_reg_343;
reg   [31:0] ap_phi_reg_pp0_iter0_posI_new_2_reg_352;
wire   [71:0] ap_phi_reg_pp0_iter0_LLRout_T_data_V_49_reg_361;
reg   [71:0] ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361;
wire   [71:0] ap_phi_reg_pp0_iter0_LLRout_T_data_V_46_reg_370;
reg   [71:0] ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370;
reg   [71:0] ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14;
wire   [71:0] ap_phi_reg_pp0_iter0_LLRout_T_data_V_31_reg_379;
reg   [71:0] ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379;
wire   [63:0] zext_ln233_fu_880_p1;
wire   [63:0] zext_ln130_fu_921_p1;
wire   [63:0] zext_ln233_1_fu_1154_p1;
wire   [3:0] select_ln241_5_fu_1195_p3;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_400_p0;
wire   [71:0] grp_fu_435_p4;
wire   [71:0] grp_fu_444_p3;
wire   [15:0] grp_fu_460_p4;
wire   [14:0] grp_fu_475_p4;
wire   [15:0] grp_fu_490_p4;
wire   [14:0] grp_fu_505_p4;
reg  signed [23:0] grp_fu_520_p1;
wire   [15:0] grp_fu_520_p4;
reg  signed [23:0] grp_fu_535_p1;
wire   [14:0] grp_fu_535_p4;
wire   [15:0] grp_fu_550_p4;
wire   [14:0] grp_fu_565_p4;
wire  signed [23:0] grp_fu_3942_p2;
wire  signed [23:0] grp_fu_3948_p2;
wire   [15:0] grp_fu_598_p4;
wire   [14:0] grp_fu_613_p4;
wire  signed [23:0] grp_fu_3964_p2;
wire   [15:0] grp_fu_628_p4;
wire  signed [23:0] grp_fu_3970_p2;
wire   [14:0] grp_fu_643_p4;
wire  signed [23:0] grp_fu_3976_p2;
wire  signed [23:0] grp_fu_3982_p2;
wire   [1:0] tmp_3_fu_819_p4;
wire   [32:0] zext_ln186_2_fu_860_p1;
wire   [32:0] zext_ln186_3_fu_864_p1;
wire   [32:0] ret_V_1_fu_868_p2;
wire   [31:0] zext_ln238_fu_885_p1;
wire   [32:0] zext_ln186_fu_901_p1;
wire   [32:0] zext_ln186_1_fu_905_p1;
wire   [32:0] ret_V_fu_909_p2;
wire  signed [15:0] p_Val2_5_fu_951_p1;
wire  signed [15:0] p_Val2_4_fu_963_p4;
wire   [0:0] xor_ln779_1_fu_1004_p2;
wire   [31:0] select_ln779_fu_1014_p3;
wire   [0:0] or_ln241_1_fu_1034_p2;
wire   [2:0] select_ln241_2_fu_1039_p3;
wire   [2:0] select_ln241_3_fu_1046_p3;
wire   [0:0] or_ln241_2_fu_1065_p2;
wire   [3:0] zext_ln250_fu_1054_p1;
wire   [3:0] select_ln250_fu_1058_p3;
wire   [0:0] p_Result_13_fu_1078_p3;
wire   [15:0] sub_ln273_fu_1085_p2;
wire   [15:0] zext_ln119_fu_936_p1;
wire   [15:0] select_ln272_fu_1091_p3;
wire   [0:0] p_Result_14_fu_1109_p3;
wire   [15:0] sub_ln283_fu_1116_p2;
wire   [15:0] p_Val2_6_fu_1122_p3;
wire   [32:0] zext_ln186_4_fu_1140_p1;
wire   [32:0] zext_ln186_5_fu_1144_p1;
wire   [0:0] xor_ln241_fu_1159_p2;
wire   [0:0] or_ln241_fu_1165_p2;
wire   [2:0] select_ln241_fu_1170_p3;
wire   [2:0] select_ln241_1_fu_1178_p3;
wire   [0:0] or_ln241_3_fu_1190_p2;
wire   [3:0] zext_ln241_fu_1186_p1;
wire   [0:0] p_Result_64_fu_1209_p3;
wire   [15:0] sub_ln273_1_fu_1216_p2;
wire   [15:0] select_ln272_1_fu_1222_p3;
wire   [0:0] p_Result_65_fu_1236_p3;
wire   [15:0] sub_ln283_1_fu_1243_p2;
wire   [15:0] p_Val2_55_fu_1249_p3;
wire   [31:0] zext_ln141_fu_1263_p1;
wire   [25:0] trunc_ln141_fu_1266_p1;
wire   [25:0] zext_ln141_1_fu_1269_p1;
wire   [0:0] or_ln1035_fu_1283_p2;
wire   [0:0] xor_ln1035_fu_1292_p2;
wire   [0:0] or_ln1035_2_fu_1311_p2;
wire   [31:0] select_ln1035_fu_1303_p3;
wire   [31:0] add_ln141_fu_1272_p2;
wire   [25:0] select_ln1035_4_fu_1325_p3;
wire   [25:0] phitmp72_fu_1277_p2;
wire   [16:0] and_ln_fu_1341_p4;
wire   [0:0] and_ln155_fu_1362_p2;
wire   [25:0] p_Result_9_fu_1427_p5;
wire   [25:0] p_Result_10_fu_1439_p5;
wire   [25:0] p_Result_11_fu_1451_p3;
wire   [0:0] p_Result_15_fu_1465_p3;
wire   [15:0] sub_ln293_fu_1472_p2;
wire   [15:0] select_ln292_fu_1477_p3;
wire   [0:0] p_Result_16_fu_1494_p3;
wire   [15:0] sub_ln303_fu_1501_p2;
wire   [15:0] p_Val2_9_fu_1506_p3;
wire   [25:0] empty_56_fu_1523_p1;
wire   [25:0] p_Result_104_fu_1458_p3;
wire   [25:0] empty_57_fu_1526_p2;
wire   [25:0] empty_58_fu_1532_p2;
wire   [25:0] empty_59_fu_1544_p2;
wire   [25:0] empty_60_fu_1550_p2;
wire   [25:0] empty_61_fu_1556_p2;
wire   [25:0] empty_62_fu_1568_p2;
wire   [25:0] empty_63_fu_1574_p2;
wire   [25:0] empty_64_fu_1580_p2;
wire   [25:0] empty_65_fu_1592_p2;
wire   [25:0] empty_66_fu_1598_p2;
wire   [25:0] empty_67_fu_1604_p2;
wire   [25:0] empty_68_fu_1616_p2;
wire   [25:0] empty_69_fu_1622_p2;
wire   [25:0] empty_70_fu_1628_p2;
wire   [25:0] empty_71_fu_1640_p2;
wire   [25:0] empty_72_fu_1646_p2;
wire   [25:0] empty_73_fu_1652_p2;
wire   [25:0] empty_74_fu_1664_p2;
wire   [25:0] empty_75_fu_1670_p2;
wire   [25:0] empty_76_fu_1676_p2;
wire   [25:0] empty_77_fu_1688_p2;
wire   [25:0] empty_78_fu_1694_p2;
wire   [25:0] empty_79_fu_1700_p2;
wire   [25:0] empty_34_fu_1712_p1;
wire   [25:0] empty_35_fu_1715_p2;
wire   [25:0] empty_36_fu_1721_p2;
wire   [25:0] empty_37_fu_1733_p2;
wire   [25:0] empty_38_fu_1739_p2;
wire   [25:0] empty_39_fu_1745_p2;
wire   [25:0] empty_40_fu_1757_p2;
wire   [25:0] empty_41_fu_1763_p2;
wire   [25:0] empty_42_fu_1769_p2;
wire   [25:0] empty_43_fu_1781_p2;
wire   [25:0] empty_44_fu_1787_p2;
wire   [25:0] empty_45_fu_1793_p2;
wire   [25:0] empty_46_fu_1805_p2;
wire   [25:0] empty_47_fu_1811_p2;
wire   [25:0] empty_48_fu_1817_p2;
wire   [25:0] empty_49_fu_1829_p2;
wire   [25:0] empty_50_fu_1835_p2;
wire   [25:0] empty_51_fu_1841_p2;
wire   [25:0] trunc_ln779_fu_1853_p1;
wire   [25:0] shl_ln779_3_fu_1856_p2;
wire   [25:0] and_ln779_fu_1862_p2;
wire   [25:0] add_ln779_3_fu_1874_p2;
wire   [25:0] shl_ln779_5_fu_1880_p2;
wire   [25:0] and_ln779_1_fu_1886_p2;
wire   [25:0] add_ln779_4_fu_1898_p2;
wire   [25:0] shl_ln779_6_fu_1904_p2;
wire   [25:0] and_ln779_2_fu_1910_p2;
wire   [25:0] add_ln779_5_fu_1922_p2;
wire   [25:0] shl_ln779_7_fu_1928_p2;
wire   [25:0] and_ln779_3_fu_1934_p2;
wire   [31:0] zext_ln238_1_fu_1968_p1;
wire   [25:0] trunc_ln238_fu_1971_p1;
wire   [25:0] zext_ln238_2_fu_1974_p1;
wire   [0:0] icmp_ln1035_3_fu_1946_p2;
wire   [25:0] p_Result_61_fu_1951_p5;
wire   [31:0] add_ln238_1_fu_1977_p2;
wire   [31:0] add_ln235_1_fu_1963_p2;
wire   [25:0] phitmp_fu_1982_p2;
wire   [1:0] tmp6_fu_2036_p4;
wire   [25:0] p_Result_2_fu_2024_p5;
wire   [0:0] xor_ln779_fu_2061_p2;
wire   [0:0] and_ln1035_fu_2066_p2;
wire   [25:0] p_Result_3_fu_2046_p3;
wire   [25:0] p_Result_4_fu_2054_p3;
wire   [25:0] p_Result_5_fu_2071_p3;
wire   [31:0] select_ln1035_2_fu_2086_p3;
wire   [25:0] shl_ln779_fu_2101_p2;
wire   [25:0] and_ln779_4_fu_2106_p2;
wire   [25:0] shl_ln779_1_fu_2118_p2;
wire   [25:0] and_ln779_5_fu_2123_p2;
wire   [25:0] zext_ln779_fu_2135_p1;
wire   [25:0] add_ln779_1_fu_2139_p2;
wire   [25:0] shl_ln779_2_fu_2144_p2;
wire   [25:0] and_ln779_6_fu_2150_p2;
wire   [25:0] add_ln779_2_fu_2162_p2;
wire   [25:0] shl_ln779_4_fu_2167_p2;
wire   [25:0] and_ln779_7_fu_2173_p2;
wire   [0:0] p_Result_17_fu_2193_p3;
wire   [15:0] sub_ln313_fu_2200_p2;
wire   [15:0] select_ln312_fu_2205_p3;
wire  signed [15:0] sub_ln319_fu_2212_p2;
wire   [0:0] p_Result_18_fu_2222_p3;
wire   [15:0] sub_ln324_fu_2229_p2;
wire   [15:0] p_Val2_12_fu_2234_p3;
wire  signed [15:0] sub_ln330_fu_2241_p2;
wire   [0:0] p_Result_66_fu_2257_p3;
wire   [15:0] sub_ln293_1_fu_2264_p2;
wire   [15:0] select_ln292_1_fu_2269_p3;
wire   [0:0] p_Result_67_fu_2281_p3;
wire   [15:0] sub_ln303_1_fu_2288_p2;
wire   [15:0] p_Val2_58_fu_2293_p3;
wire   [25:0] empty_84_fu_2305_p2;
wire   [25:0] empty_85_fu_2310_p2;
wire   [25:0] grp_fu_410_p2;
wire   [25:0] empty_87_fu_2321_p2;
wire   [25:0] empty_88_fu_2327_p2;
wire   [25:0] grp_fu_415_p2;
wire   [25:0] empty_90_fu_2338_p2;
wire   [25:0] empty_91_fu_2344_p2;
wire   [25:0] grp_fu_420_p2;
wire   [25:0] empty_93_fu_2355_p2;
wire   [25:0] empty_94_fu_2361_p2;
wire   [25:0] grp_fu_425_p2;
wire   [25:0] empty_96_fu_2372_p2;
wire   [25:0] empty_97_fu_2378_p2;
wire   [25:0] grp_fu_430_p2;
wire   [25:0] empty_99_fu_2389_p2;
wire   [25:0] empty_100_fu_2395_p2;
wire   [25:0] empty_101_fu_2406_p2;
wire   [25:0] empty_102_fu_2411_p2;
wire   [25:0] empty_103_fu_2417_p2;
wire   [25:0] empty_104_fu_2428_p2;
wire   [25:0] empty_105_fu_2433_p2;
wire   [25:0] empty_106_fu_2439_p2;
wire   [25:0] empty_115_fu_2450_p2;
wire   [25:0] empty_116_fu_2455_p2;
wire   [25:0] empty_118_fu_2466_p2;
wire   [25:0] empty_119_fu_2472_p2;
wire   [25:0] empty_121_fu_2483_p2;
wire   [25:0] empty_122_fu_2489_p2;
wire   [25:0] empty_124_fu_2500_p2;
wire   [25:0] empty_125_fu_2506_p2;
wire   [25:0] empty_127_fu_2517_p2;
wire   [25:0] empty_128_fu_2523_p2;
wire   [25:0] empty_130_fu_2534_p2;
wire   [25:0] empty_131_fu_2540_p2;
wire   [25:0] shl_ln779_8_fu_2551_p2;
wire   [25:0] and_ln779_8_fu_2556_p2;
wire   [25:0] shl_ln779_9_fu_2567_p2;
wire   [25:0] and_ln779_9_fu_2573_p2;
wire   [25:0] shl_ln779_10_fu_2584_p2;
wire   [25:0] and_ln779_10_fu_2590_p2;
wire   [25:0] shl_ln779_11_fu_2601_p2;
wire   [25:0] and_ln779_11_fu_2607_p2;
wire   [0:0] p_Result_68_fu_2657_p3;
wire   [15:0] sub_ln313_1_fu_2664_p2;
wire   [15:0] select_ln312_1_fu_2669_p3;
wire  signed [15:0] sub_ln319_1_fu_2676_p2;
wire   [0:0] p_Result_69_fu_2685_p3;
wire   [15:0] sub_ln324_1_fu_2692_p2;
wire   [15:0] p_Val2_61_fu_2697_p3;
wire  signed [15:0] sub_ln330_1_fu_2704_p2;
wire   [15:0] grp_fu_469_p2;
wire   [15:0] empty_80_fu_2713_p3;
wire   [14:0] grp_fu_484_p2;
wire   [71:0] LLRout_T_data_V_28_fu_2720_p5;
wire   [14:0] empty_81_fu_2732_p3;
wire   [71:0] LLRout_T_data_V_29_fu_2739_p5;
wire   [15:0] grp_fu_499_p2;
wire   [71:0] p_Result_115_fu_2751_p4;
wire   [15:0] empty_82_fu_2761_p3;
wire   [14:0] grp_fu_514_p2;
wire   [14:0] empty_83_fu_2780_p3;
wire   [71:0] LLRout_T_data_V_30_fu_2768_p5;
wire   [15:0] tmp_17_fu_2787_p3;
wire   [15:0] empty_52_fu_2808_p3;
wire   [71:0] LLRout_T_data_V_24_fu_2815_p5;
wire   [14:0] empty_53_fu_2827_p3;
wire   [71:0] LLRout_T_data_V_25_fu_2834_p5;
wire   [71:0] p_Result_111_fu_2846_p4;
wire   [15:0] empty_54_fu_2856_p3;
wire   [14:0] empty_55_fu_2875_p3;
wire   [71:0] LLRout_T_data_V_26_fu_2863_p5;
wire   [15:0] tmp_11_fu_2882_p3;
wire   [15:0] grp_fu_529_p2;
wire   [14:0] grp_fu_544_p2;
wire   [14:0] select_ln779_11_fu_2952_p3;
wire   [14:0] select_ln779_9_fu_2938_p3;
wire   [15:0] select_ln779_10_fu_2945_p3;
wire   [15:0] select_ln779_8_fu_2931_p3;
wire   [0:0] cmp_i1639_fu_2976_p2;
wire   [0:0] and_ln473_fu_2981_p2;
wire   [1:0] tmp_18_fu_2992_p3;
wire   [15:0] grp_fu_559_p2;
wire   [15:0] empty_140_fu_3011_p3;
wire   [14:0] grp_fu_574_p2;
wire   [71:0] LLRout_T_data_V_50_fu_3018_p5;
wire   [14:0] empty_141_fu_3030_p3;
wire   [71:0] LLRout_T_data_V_51_fu_3037_p5;
wire   [15:0] grp_fu_580_p4;
wire   [15:0] sub_ln368_20_fu_3059_p2;
wire   [71:0] p_Result_137_fu_3049_p4;
wire   [15:0] empty_142_fu_3065_p3;
wire   [14:0] grp_fu_589_p4;
wire   [14:0] sub_ln368_21_fu_3084_p2;
wire   [14:0] empty_143_fu_3090_p3;
wire   [71:0] LLRout_T_data_V_52_fu_3072_p5;
wire   [15:0] tmp_33_fu_3097_p3;
wire   [0:0] and_ln400_fu_3118_p2;
wire   [1:0] tmp_12_fu_3129_p3;
wire   [15:0] empty_138_fu_3148_p3;
wire   [71:0] LLRout_T_data_V_47_fu_3155_p5;
wire   [14:0] empty_139_fu_3167_p3;
wire   [71:0] LLRout_T_data_V_48_fu_3174_p5;
wire   [71:0] p_Result_133_fu_3186_p4;
wire   [71:0] p_Result_134_fu_3196_p5;
wire   [15:0] tmp_28_fu_3208_p3;
wire   [0:0] and_ln347_fu_3229_p2;
wire   [71:0] LLRout_T_data_V_20_fu_3240_p5;
wire   [71:0] LLRout_T_data_V_21_fu_3251_p5;
wire   [71:0] p_Result_107_fu_3262_p4;
wire   [71:0] LLRout_T_data_V_22_fu_3272_p5;
wire   [15:0] tmp_6_fu_3283_p3;
wire   [0:0] and_ln467_fu_3303_p2;
wire   [0:0] and_ln467_1_fu_3307_p2;
wire   [1:0] tmp_36_fu_3312_p3;
wire   [71:0] p_Result_118_fu_3319_p5;
wire   [15:0] empty_107_fu_3331_p3;
wire   [71:0] LLRout_T_data_V_32_fu_3338_p5;
wire   [14:0] empty_108_fu_3350_p3;
wire   [71:0] LLRout_T_data_V_33_fu_3357_p5;
wire   [15:0] grp_fu_607_p2;
wire   [71:0] p_Result_119_fu_3369_p4;
wire   [15:0] empty_109_fu_3379_p3;
wire   [14:0] grp_fu_622_p2;
wire   [14:0] empty_110_fu_3398_p3;
wire   [71:0] LLRout_T_data_V_34_fu_3386_p5;
wire   [15:0] tmp_60_fu_3405_p3;
wire   [1:0] tmp_53_fu_3426_p3;
wire   [15:0] grp_fu_637_p2;
wire   [71:0] tmp_42_fu_3433_p5;
wire   [15:0] empty_111_fu_3445_p3;
wire   [14:0] grp_fu_652_p2;
wire   [71:0] LLRout_T_data_V_35_fu_3452_p5;
wire   [14:0] empty_112_fu_3464_p3;
wire   [71:0] LLRout_T_data_V_36_fu_3471_p5;
wire   [15:0] grp_fu_658_p4;
wire   [15:0] sub_ln368_38_fu_3493_p2;
wire   [71:0] p_Result_121_fu_3483_p4;
wire   [15:0] empty_113_fu_3499_p3;
wire   [14:0] grp_fu_667_p4;
wire   [14:0] sub_ln368_39_fu_3518_p2;
wire   [14:0] empty_114_fu_3524_p3;
wire   [71:0] LLRout_T_data_V_37_fu_3506_p5;
wire   [15:0] tmp_63_fu_3531_p3;
wire   [0:0] and_ln394_fu_3551_p2;
wire   [0:0] and_ln394_1_fu_3555_p2;
wire   [1:0] tmp_35_fu_3560_p3;
wire   [71:0] p_Result_123_fu_3567_p5;
wire   [15:0] empty_132_fu_3579_p3;
wire   [71:0] LLRout_T_data_V_38_fu_3586_p5;
wire   [14:0] empty_133_fu_3598_p3;
wire   [71:0] LLRout_T_data_V_39_fu_3605_p5;
wire   [71:0] p_Result_124_fu_3617_p4;
wire   [15:0] empty_134_fu_3627_p3;
wire   [14:0] empty_135_fu_3646_p3;
wire   [71:0] LLRout_T_data_V_40_fu_3634_p5;
wire   [15:0] tmp_48_fu_3653_p3;
wire   [1:0] tmp_49_fu_3674_p3;
wire   [71:0] tmp_39_fu_3681_p5;
wire   [15:0] empty_136_fu_3693_p3;
wire   [71:0] LLRout_T_data_V_41_fu_3700_p5;
wire   [14:0] empty_137_fu_3712_p3;
wire   [71:0] LLRout_T_data_V_42_fu_3719_p5;
wire   [71:0] p_Result_126_fu_3731_p4;
wire   [71:0] p_Result_127_fu_3741_p5;
wire   [15:0] tmp_54_fu_3753_p3;
wire   [0:0] and_ln341_fu_3773_p2;
wire   [0:0] and_ln341_1_fu_3777_p2;
wire   [1:0] tmp_34_fu_3782_p3;
wire   [71:0] p_Result_129_fu_3789_p5;
wire   [15:0] select_ln779_12_fu_3801_p3;
wire   [71:0] LLRout_T_data_V_43_fu_3808_p5;
wire   [14:0] select_ln779_13_fu_3820_p3;
wire   [71:0] LLRout_T_data_V_44_fu_3827_p5;
wire   [71:0] p_Result_130_fu_3839_p4;
wire   [15:0] select_ln779_14_fu_3849_p3;
wire   [14:0] select_ln779_15_fu_3868_p3;
wire   [71:0] LLRout_T_data_V_45_fu_3856_p5;
wire   [15:0] tmp_43_fu_3875_p3;
wire   [7:0] grp_fu_3896_p1;
wire   [7:0] grp_fu_3902_p1;
wire   [7:0] grp_fu_3908_p1;
wire   [7:0] grp_fu_3914_p1;
wire   [7:0] grp_fu_3920_p1;
wire   [7:0] grp_fu_3926_p1;
wire   [7:0] grp_fu_3932_p1;
wire   [7:0] grp_fu_3937_p1;
wire   [7:0] grp_fu_3942_p1;
wire   [7:0] grp_fu_3948_p1;
wire   [7:0] grp_fu_3954_p1;
wire   [7:0] grp_fu_3959_p1;
wire   [7:0] grp_fu_3964_p1;
wire   [7:0] grp_fu_3970_p1;
wire   [7:0] grp_fu_3976_p1;
wire   [7:0] grp_fu_3982_p1;
reg    grp_fu_3896_ce;
reg    grp_fu_3902_ce;
reg    grp_fu_3908_ce;
reg    grp_fu_3914_ce;
reg    grp_fu_3920_ce;
reg    grp_fu_3926_ce;
reg    grp_fu_3932_ce;
reg    grp_fu_3937_ce;
reg    grp_fu_3942_ce;
reg    grp_fu_3948_ce;
reg    grp_fu_3954_ce;
reg    grp_fu_3959_ce;
reg    grp_fu_3964_ce;
reg    grp_fu_3970_ce;
reg    grp_fu_3976_ce;
reg    grp_fu_3982_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
wire    ap_reset_idle_pp0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_symbolsIn_V_data_V_U_apdone_blk;
wire   [71:0] symbolsIn_TDATA_int_regslice;
wire    symbolsIn_TVALID_int_regslice;
reg    symbolsIn_TREADY_int_regslice;
wire    regslice_both_symbolsIn_V_data_V_U_ack_in;
wire    regslice_both_symbolsIn_V_keep_V_U_apdone_blk;
wire   [8:0] symbolsIn_TKEEP_int_regslice;
wire    regslice_both_symbolsIn_V_keep_V_U_vld_out;
wire    regslice_both_symbolsIn_V_keep_V_U_ack_in;
wire    regslice_both_symbolsIn_V_strb_V_U_apdone_blk;
wire   [8:0] symbolsIn_TSTRB_int_regslice;
wire    regslice_both_symbolsIn_V_strb_V_U_vld_out;
wire    regslice_both_symbolsIn_V_strb_V_U_ack_in;
wire    regslice_both_symbolsIn_V_last_V_U_apdone_blk;
wire   [0:0] symbolsIn_TLAST_int_regslice;
wire    regslice_both_symbolsIn_V_last_V_U_vld_out;
wire    regslice_both_symbolsIn_V_last_V_U_ack_in;
reg   [71:0] LLRout_TDATA_int_regslice;
reg    LLRout_TVALID_int_regslice;
wire    LLRout_TREADY_int_regslice;
wire    regslice_both_LLRout_V_data_V_U_vld_out;
wire    regslice_both_LLRout_V_keep_V_U_apdone_blk;
wire    regslice_both_LLRout_V_keep_V_U_ack_in_dummy;
wire    regslice_both_LLRout_V_keep_V_U_vld_out;
wire    regslice_both_LLRout_V_strb_V_U_apdone_blk;
wire    regslice_both_LLRout_V_strb_V_U_ack_in_dummy;
wire    regslice_both_LLRout_V_strb_V_U_vld_out;
wire    regslice_both_LLRout_V_last_V_U_apdone_blk;
reg   [0:0] LLRout_TLAST_int_regslice;
wire    regslice_both_LLRout_V_last_V_U_ack_in_dummy;
wire    regslice_both_LLRout_V_last_V_U_vld_out;
reg    ap_condition_311;
reg    ap_condition_753;
reg    ap_condition_232;
reg    ap_condition_389;
reg    ap_condition_756;
reg    ap_condition_228;
reg    ap_condition_3356;
reg    ap_condition_3357;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 A_4_r_V = 8'd0;
#0 A_8_r_V = 14'd0;
#0 A_4_s1614_r_V = 13'd0;
#0 A_2_s1614_r_V = 12'd0;
#0 b1_scrambledSeq_V = 26'd0;
#0 rowI = 32'd2;
#0 posI = 32'd0;
#0 jump2_V = 4'd0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 icmp_ln1027_reg_4055 = 1'd0;
#0 icmp_ln1027_reg_4055_pp0_iter1_reg = 1'd0;
#0 modOrder_read_reg_3988 = 4'd0;
#0 modOrder_read_reg_3988_pp0_iter1_reg = 4'd0;
#0 p_Result_7_reg_4016 = 1'd0;
#0 p_Result_7_reg_4016_pp0_iter1_reg = 1'd0;
#0 p_Result_63_reg_4152 = 1'd0;
#0 p_Result_63_reg_4152_pp0_iter1_reg = 1'd0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 modOrder_read_reg_3988_pp0_iter2_reg = 4'd0;
#0 icmp_ln1027_reg_4055_pp0_iter2_reg = 1'd0;
#0 reg_681 = 24'd0;
#0 tmp_data_V_11_reg_3992 = 72'd0;
#0 tmp_last_V_7_reg_4007 = 1'd0;
#0 tmp_last_V_7_reg_4007_pp0_iter1_reg = 1'd0;
#0 p_Result_s_reg_4028 = 1'd0;
#0 p_Result_s_reg_4028_pp0_iter1_reg = 1'd0;
#0 p_Result_1_reg_4043 = 1'd0;
#0 p_Result_1_reg_4043_pp0_iter1_reg = 1'd0;
#0 lhs_V_reg_4059 = 32'd0;
#0 posI_load_reg_4065 = 32'd0;
#0 rhs_V_reg_4071 = 4'd0;
#0 cmp_i_i2871_reg_4077 = 1'd0;
#0 cmp_i_i_reg_4083 = 1'd0;
#0 icmp_ln1035_1_reg_4088 = 1'd0;
#0 add_ln235_reg_4099 = 32'd0;
#0 add_ln238_reg_4104 = 32'd0;
#0 icmp_ln241_reg_4109 = 1'd0;
#0 icmp_ln1035_reg_4115 = 1'd0;
#0 icmp_ln1035_2_reg_4126 = 1'd0;
#0 p_Result_8_reg_4132 = 1'd0;
#0 p_Result_8_reg_4132_pp0_iter1_reg = 1'd0;
#0 p_Val2_1_reg_4142 = 16'd0;
#0 p_Val2_3_reg_4147 = 16'd0;
#0 zext_ln1494_reg_4156 = 24'd0;
#0 cmp_i1675_reg_4186 = 1'd0;
#0 cmp_i1675_reg_4186_pp0_iter1_reg = 1'd0;
#0 or_ln1035_3_reg_4193 = 1'd0;
#0 and_ln1035_2_reg_4198 = 1'd0;
#0 select_ln1035_7_reg_4203 = 32'd0;
#0 lhs_V_1_reg_4209 = 32'd0;
#0 rhs_V_1_reg_4218 = 4'd0;
#0 p_Val2_7_reg_4224 = 16'd0;
#0 p_Val2_8_reg_4236 = 16'd0;
#0 ret_V_2_reg_4248 = 33'd0;
#0 p_Val2_56_reg_4258 = 16'd0;
#0 p_Val2_57_reg_4266 = 16'd0;
#0 or_ln1035_1_reg_4274 = 1'd0;
#0 and_ln1035_1_reg_4279 = 1'd0;
#0 select_ln1035_1_reg_4285 = 32'd0;
#0 select_ln1035_5_reg_4290 = 26'd0;
#0 add_ln779_reg_4307 = 26'd0;
#0 tmp_reg_4313 = 2'd0;
#0 zext_ln118_reg_4318 = 16'd0;
#0 p_Val2_10_reg_4334 = 16'd0;
#0 p_Val2_11_reg_4346 = 16'd0;
#0 p_Result_27_reg_4358 = 1'd0;
#0 p_Result_39_reg_4363 = 1'd0;
#0 p_Result_41_reg_4368 = 1'd0;
#0 p_Result_42_reg_4373 = 1'd0;
#0 p_Result_55_reg_4378 = 1'd0;
#0 p_Result_56_reg_4383 = 1'd0;
#0 p_Result_58_reg_4388 = 1'd0;
#0 p_Result_59_reg_4393 = 1'd0;
#0 p_Result_26_reg_4398 = 1'd0;
#0 p_Result_33_reg_4403 = 1'd0;
#0 p_Result_35_reg_4408 = 1'd0;
#0 p_Result_36_reg_4413 = 1'd0;
#0 p_Result_50_reg_4418 = 1'd0;
#0 p_Result_51_reg_4423 = 1'd0;
#0 p_Result_25_reg_4428 = 1'd0;
#0 p_Result_28_reg_4433 = 1'd0;
#0 p_Result_30_reg_4438 = 1'd0;
#0 p_Result_31_reg_4443 = 1'd0;
#0 p_Result_117_reg_4453 = 26'd0;
#0 select_ln1035_12_reg_4486 = 26'd0;
#0 p_Result_102_reg_4500 = 26'd0;
#0 p_Result_45_reg_4511 = 1'd0;
#0 p_Result_46_reg_4516 = 1'd0;
#0 p_Result_47_reg_4521 = 1'd0;
#0 p_Result_48_reg_4526 = 1'd0;
#0 zext_ln117_reg_4531 = 16'd0;
#0 p_Val2_59_reg_4557 = 16'd0;
#0 p_Val2_60_reg_4565 = 16'd0;
#0 p_Result_90_reg_4573 = 1'd0;
#0 p_Result_91_reg_4578 = 1'd0;
#0 p_Result_93_reg_4583 = 1'd0;
#0 p_Result_94_reg_4588 = 1'd0;
#0 p_Result_96_reg_4593 = 1'd0;
#0 p_Result_97_reg_4598 = 1'd0;
#0 p_Result_99_reg_4603 = 1'd0;
#0 p_Result_100_reg_4608 = 1'd0;
#0 p_Result_79_reg_4613 = 1'd0;
#0 p_Result_80_reg_4618 = 1'd0;
#0 p_Result_82_reg_4623 = 1'd0;
#0 p_Result_83_reg_4628 = 1'd0;
#0 p_Result_85_reg_4633 = 1'd0;
#0 p_Result_86_reg_4638 = 1'd0;
#0 p_Result_73_reg_4643 = 1'd0;
#0 p_Result_74_reg_4648 = 1'd0;
#0 p_Result_76_reg_4653 = 1'd0;
#0 p_Result_77_reg_4658 = 1'd0;
#0 tmp_23_reg_4663 = 6'd0;
#0 p_Val2_17_reg_4668 = 24'd0;
#0 p_Val2_19_reg_4673 = 24'd0;
#0 p_Val2_22_reg_4678 = 24'd0;
#0 p_Val2_24_reg_4683 = 24'd0;
#0 p_Val2_39_reg_4708 = 24'd0;
#0 p_Val2_40_reg_4713 = 24'd0;
#0 p_Val2_41_reg_4718 = 24'd0;
#0 p_Val2_43_reg_4723 = 24'd0;
#0 select_ln779_4_reg_4740 = 16'd0;
#0 select_ln779_5_reg_4745 = 15'd0;
#0 select_ln779_6_reg_4750 = 16'd0;
#0 select_ln779_7_reg_4755 = 15'd0;
#0 p_Result_138_reg_4775 = 72'd0;
#0 p_Val2_69_reg_4813 = 24'd0;
#0 p_Val2_71_reg_4818 = 24'd0;
#0 p_Result_122_reg_4828 = 72'd0;
#0 p_Result_128_reg_4838 = 72'd0;
#0 ap_phi_reg_pp0_iter0_empty_33_reg_310 = 2'd0;
#0 ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325 = 1'd0;
#0 ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334 = 26'd0;
#0 ap_phi_reg_pp0_iter0_rowI_new_1_reg_343 = 32'd0;
#0 ap_phi_reg_pp0_iter0_posI_new_2_reg_352 = 32'd0;
#0 ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 = 72'd0;
#0 ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 = 72'd0;
#0 ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 = 72'd0;
end

demapper_M_QAM_top_scramblerSeq_V_ROM_AUTO_1R #(
    .DataWidth( 24 ),
    .AddressRange( 7289 ),
    .AddressWidth( 13 ))
scramblerSeq_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(scramblerSeq_V_address0),
    .ce0(scramblerSeq_V_ce0),
    .q0(scramblerSeq_V_q0)
);

demapper_M_QAM_top_BUS_A_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_A_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_A_DATA_WIDTH ))
BUS_A_s_axi_U(
    .AWVALID(s_axi_BUS_A_AWVALID),
    .AWREADY(s_axi_BUS_A_AWREADY),
    .AWADDR(s_axi_BUS_A_AWADDR),
    .WVALID(s_axi_BUS_A_WVALID),
    .WREADY(s_axi_BUS_A_WREADY),
    .WDATA(s_axi_BUS_A_WDATA),
    .WSTRB(s_axi_BUS_A_WSTRB),
    .ARVALID(s_axi_BUS_A_ARVALID),
    .ARREADY(s_axi_BUS_A_ARREADY),
    .ARADDR(s_axi_BUS_A_ARADDR),
    .RVALID(s_axi_BUS_A_RVALID),
    .RREADY(s_axi_BUS_A_RREADY),
    .RDATA(s_axi_BUS_A_RDATA),
    .RRESP(s_axi_BUS_A_RRESP),
    .BVALID(s_axi_BUS_A_BVALID),
    .BREADY(s_axi_BUS_A_BREADY),
    .BRESP(s_axi_BUS_A_BRESP),
    .ACLK(AXIL_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .modOrder(modOrder),
    .clk(ap_clk),
    .rst(ap_rst_n_AXIL_clk_inv)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_5_fu_951_p1),
    .din1(grp_fu_3896_p1),
    .ce(grp_fu_3896_ce),
    .dout(grp_fu_3896_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_4_fu_963_p4),
    .din1(grp_fu_3902_p1),
    .ce(grp_fu_3902_ce),
    .dout(grp_fu_3902_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_7_fu_1099_p2),
    .din1(grp_fu_3908_p1),
    .ce(grp_fu_3908_ce),
    .dout(grp_fu_3908_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_8_fu_1130_p2),
    .din1(grp_fu_3914_p1),
    .ce(grp_fu_3914_ce),
    .dout(grp_fu_3914_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_1_reg_4142),
    .din1(grp_fu_3920_p1),
    .ce(grp_fu_3920_ce),
    .dout(grp_fu_3920_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_3_reg_4147),
    .din1(grp_fu_3926_p1),
    .ce(grp_fu_3926_ce),
    .dout(grp_fu_3926_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_10_fu_1484_p2),
    .din1(grp_fu_3932_p1),
    .ce(grp_fu_3932_ce),
    .dout(grp_fu_3932_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_11_fu_1513_p2),
    .din1(grp_fu_3937_p1),
    .ce(grp_fu_3937_ce),
    .dout(grp_fu_3937_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln319_fu_2212_p2),
    .din1(grp_fu_3942_p1),
    .ce(grp_fu_3942_ce),
    .dout(grp_fu_3942_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln330_fu_2241_p2),
    .din1(grp_fu_3948_p1),
    .ce(grp_fu_3948_ce),
    .dout(grp_fu_3948_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_56_reg_4258),
    .din1(grp_fu_3954_p1),
    .ce(grp_fu_3954_ce),
    .dout(grp_fu_3954_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_57_reg_4266),
    .din1(grp_fu_3959_p1),
    .ce(grp_fu_3959_ce),
    .dout(grp_fu_3959_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_59_reg_4557),
    .din1(grp_fu_3964_p1),
    .ce(grp_fu_3964_ce),
    .dout(grp_fu_3964_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(p_Val2_60_reg_4565),
    .din1(grp_fu_3970_p1),
    .ce(grp_fu_3970_ce),
    .dout(grp_fu_3970_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln319_1_fu_2676_p2),
    .din1(grp_fu_3976_p1),
    .ce(grp_fu_3976_ce),
    .dout(grp_fu_3976_p2)
);

demapper_M_QAM_top_mul_mul_16s_8ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_8ns_24_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln330_1_fu_2704_p2),
    .din1(grp_fu_3982_p1),
    .ce(grp_fu_3982_ce),
    .dout(grp_fu_3982_p2)
);

demapper_M_QAM_top_regslice_both #(
    .DataWidth( 72 ))
regslice_both_symbolsIn_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(symbolsIn_TDATA),
    .vld_in(symbolsIn_TVALID),
    .ack_in(regslice_both_symbolsIn_V_data_V_U_ack_in),
    .data_out(symbolsIn_TDATA_int_regslice),
    .vld_out(symbolsIn_TVALID_int_regslice),
    .ack_out(symbolsIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_symbolsIn_V_data_V_U_apdone_blk)
);

demapper_M_QAM_top_regslice_both #(
    .DataWidth( 9 ))
regslice_both_symbolsIn_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(symbolsIn_TKEEP),
    .vld_in(symbolsIn_TVALID),
    .ack_in(regslice_both_symbolsIn_V_keep_V_U_ack_in),
    .data_out(symbolsIn_TKEEP_int_regslice),
    .vld_out(regslice_both_symbolsIn_V_keep_V_U_vld_out),
    .ack_out(symbolsIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_symbolsIn_V_keep_V_U_apdone_blk)
);

demapper_M_QAM_top_regslice_both #(
    .DataWidth( 9 ))
regslice_both_symbolsIn_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(symbolsIn_TSTRB),
    .vld_in(symbolsIn_TVALID),
    .ack_in(regslice_both_symbolsIn_V_strb_V_U_ack_in),
    .data_out(symbolsIn_TSTRB_int_regslice),
    .vld_out(regslice_both_symbolsIn_V_strb_V_U_vld_out),
    .ack_out(symbolsIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_symbolsIn_V_strb_V_U_apdone_blk)
);

demapper_M_QAM_top_regslice_both #(
    .DataWidth( 1 ))
regslice_both_symbolsIn_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(symbolsIn_TLAST),
    .vld_in(symbolsIn_TVALID),
    .ack_in(regslice_both_symbolsIn_V_last_V_U_ack_in),
    .data_out(symbolsIn_TLAST_int_regslice),
    .vld_out(regslice_both_symbolsIn_V_last_V_U_vld_out),
    .ack_out(symbolsIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_symbolsIn_V_last_V_U_apdone_blk)
);

demapper_M_QAM_top_regslice_both #(
    .DataWidth( 72 ))
regslice_both_LLRout_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(LLRout_TDATA_int_regslice),
    .vld_in(LLRout_TVALID_int_regslice),
    .ack_in(LLRout_TREADY_int_regslice),
    .data_out(LLRout_TDATA),
    .vld_out(regslice_both_LLRout_V_data_V_U_vld_out),
    .ack_out(LLRout_TREADY),
    .apdone_blk(regslice_both_LLRout_V_data_V_U_apdone_blk)
);

demapper_M_QAM_top_regslice_both #(
    .DataWidth( 9 ))
regslice_both_LLRout_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(9'd511),
    .vld_in(LLRout_TVALID_int_regslice),
    .ack_in(regslice_both_LLRout_V_keep_V_U_ack_in_dummy),
    .data_out(LLRout_TKEEP),
    .vld_out(regslice_both_LLRout_V_keep_V_U_vld_out),
    .ack_out(LLRout_TREADY),
    .apdone_blk(regslice_both_LLRout_V_keep_V_U_apdone_blk)
);

demapper_M_QAM_top_regslice_both #(
    .DataWidth( 9 ))
regslice_both_LLRout_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(9'd0),
    .vld_in(LLRout_TVALID_int_regslice),
    .ack_in(regslice_both_LLRout_V_strb_V_U_ack_in_dummy),
    .data_out(LLRout_TSTRB),
    .vld_out(regslice_both_LLRout_V_strb_V_U_vld_out),
    .ack_out(LLRout_TREADY),
    .apdone_blk(regslice_both_LLRout_V_strb_V_U_apdone_blk)
);

demapper_M_QAM_top_regslice_both #(
    .DataWidth( 1 ))
regslice_both_LLRout_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(LLRout_TLAST_int_regslice),
    .vld_in(LLRout_TVALID_int_regslice),
    .ack_in(regslice_both_LLRout_V_last_V_U_ack_in_dummy),
    .data_out(LLRout_TLAST),
    .vld_out(regslice_both_LLRout_V_last_V_U_vld_out),
    .ack_out(LLRout_TREADY),
    .apdone_blk(regslice_both_LLRout_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        add_ln235_reg_4099 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (icmp_ln1027_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add_ln235_reg_4099 <= grp_fu_400_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        add_ln238_reg_4104 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add_ln238_reg_4104 <= add_ln238_fu_889_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        add_ln779_reg_4307 <= 26'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            add_ln779_reg_4307 <= add_ln779_fu_1394_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        and_ln1035_1_reg_4279 <= 1'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            and_ln1035_1_reg_4279 <= and_ln1035_1_fu_1298_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        and_ln1035_2_reg_4198 <= 1'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            and_ln1035_2_reg_4198 <= and_ln1035_2_fu_1009_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325 <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_753)) begin
            if ((icmp_ln1027_reg_4055 == 1'd0)) begin
                ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325 <= or_ln1035_4_fu_1988_p2;
            end else if ((icmp_ln1027_reg_4055 == 1'd1)) begin
                ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325 <= or_ln1035_1_reg_4274;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334 <= 26'd0;
    end else begin
        if ((1'b1 == ap_condition_753)) begin
            if ((icmp_ln1027_reg_4055 == 1'd0)) begin
                ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334 <= p_Result_117_fu_1993_p3;
            end else if ((icmp_ln1027_reg_4055 == 1'd1)) begin
                ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334 <= p_Result_102_fu_2079_p3;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
                ap_phi_reg_pp0_iter0_empty_33_reg_310[1] <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_232)) begin
            if (((icmp_ln152_fu_1356_p2 == 1'd0) & (icmp_ln149_fu_1350_p2 == 1'd0))) begin
                                ap_phi_reg_pp0_iter0_empty_33_reg_310[1] <= select_ln155_fu_1374_p3[1];
            end else if (((icmp_ln152_fu_1356_p2 == 1'd1) & (icmp_ln149_fu_1350_p2 == 1'd0))) begin
                                ap_phi_reg_pp0_iter0_empty_33_reg_310[1] <= 1'b0;
            end else if ((icmp_ln149_fu_1350_p2 == 1'd1)) begin
                                ap_phi_reg_pp0_iter0_empty_33_reg_310[1] <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter0_posI_new_2_reg_352 <= 32'd0;
    end else begin
        if ((1'b1 == ap_condition_753)) begin
            if ((icmp_ln1027_reg_4055 == 1'd0)) begin
                ap_phi_reg_pp0_iter0_posI_new_2_reg_352 <= select_ln1035_11_fu_2009_p3;
            end else if ((icmp_ln1027_reg_4055 == 1'd1)) begin
                ap_phi_reg_pp0_iter0_posI_new_2_reg_352 <= select_ln1035_3_fu_2094_p3;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter0_rowI_new_1_reg_343 <= 32'd0;
    end else begin
        if ((1'b1 == ap_condition_753)) begin
            if ((icmp_ln1027_reg_4055 == 1'd0)) begin
                ap_phi_reg_pp0_iter0_rowI_new_1_reg_343 <= select_ln1035_10_fu_2001_p3;
            end else if ((icmp_ln1027_reg_4055 == 1'd1)) begin
                ap_phi_reg_pp0_iter0_rowI_new_1_reg_343 <= select_ln1035_1_reg_4285;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= 72'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= p_Result_136_fu_2999_p5;
        end else if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= p_Result_132_fu_3136_p5;
        end else if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= p_Result_135_fu_3216_p5;
        end else if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= grp_fu_451_p4;
        end else if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= p_Result_108_fu_3290_p5;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379 <= ap_phi_reg_pp0_iter0_LLRout_T_data_V_31_reg_379;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 <= 72'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 <= grp_fu_451_p4;
        end else if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 <= p_Result_112_fu_2890_p5;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370 <= ap_phi_reg_pp0_iter0_LLRout_T_data_V_46_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 <= 72'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 <= grp_fu_451_p4;
        end else if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 <= p_Result_116_fu_2795_p5;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361 <= ap_phi_reg_pp0_iter0_LLRout_T_data_V_49_reg_361;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        b1_scrambledSeq_V <= 26'd0;
    end else begin
        if (((ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            b1_scrambledSeq_V <= ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_new_2_reg_334;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cmp_i1675_reg_4186 <= 1'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            cmp_i1675_reg_4186 <= grp_fu_405_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cmp_i1675_reg_4186_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            cmp_i1675_reg_4186_pp0_iter1_reg <= cmp_i1675_reg_4186;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cmp_i_i2871_reg_4077 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cmp_i_i2871_reg_4077 <= cmp_i_i2871_fu_848_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cmp_i_i_reg_4083 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cmp_i_i_reg_4083 <= cmp_i_i_fu_854_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln1027_reg_4055 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            icmp_ln1027_reg_4055 <= icmp_ln1027_fu_829_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln1027_reg_4055_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            icmp_ln1027_reg_4055_pp0_iter1_reg <= icmp_ln1027_reg_4055;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln1027_reg_4055_pp0_iter2_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            icmp_ln1027_reg_4055_pp0_iter2_reg <= icmp_ln1027_reg_4055_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln1035_1_reg_4088 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            icmp_ln1035_1_reg_4088 <= icmp_ln1035_1_fu_874_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln1035_2_reg_4126 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            icmp_ln1035_2_reg_4126 <= icmp_ln1035_2_fu_926_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln1035_reg_4115 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            icmp_ln1035_reg_4115 <= icmp_ln1035_fu_915_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln241_reg_4109 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            icmp_ln241_reg_4109 <= icmp_ln241_fu_895_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
                jump2_V[1] <= 1'b0;
        jump2_V[2] <= 1'b0;
        jump2_V[3] <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_228)) begin
            if (((icmp_ln1027_reg_4055 == 1'd1) & (icmp_ln149_fu_1350_p2 == 1'd1))) begin
                                jump2_V[1] <= 1'b0;
                jump2_V[2] <= 1'b1;
                jump2_V[3] <= 1'b0;
            end else if ((1'b1 == ap_condition_756)) begin
                                jump2_V[1] <= 1'b0;
                jump2_V[2] <= 1'b0;
                jump2_V[3] <= 1'b0;
            end else if ((1'b1 == ap_condition_389)) begin
                                jump2_V[1] <= 1'b1;
                jump2_V[2] <= 1'b0;
                jump2_V[3] <= 1'b0;
            end else if ((icmp_ln1027_reg_4055 == 1'd0)) begin
                                jump2_V[3 : 1] <= select_ln241_5_fu_1195_p3[3 : 1];
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        lhs_V_1_reg_4209 <= 32'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            lhs_V_1_reg_4209 <= lhs_V_1_fu_1027_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        lhs_V_reg_4059 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            lhs_V_reg_4059 <= rowI;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        modOrder_read_reg_3988 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            modOrder_read_reg_3988 <= modOrder;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        modOrder_read_reg_3988_pp0_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            modOrder_read_reg_3988_pp0_iter1_reg <= modOrder_read_reg_3988;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        modOrder_read_reg_3988_pp0_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            modOrder_read_reg_3988_pp0_iter2_reg <= modOrder_read_reg_3988_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        or_ln1035_1_reg_4274 <= 1'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            or_ln1035_1_reg_4274 <= or_ln1035_1_fu_1287_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        or_ln1035_3_reg_4193 <= 1'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            or_ln1035_3_reg_4193 <= or_ln1035_3_fu_1000_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_100_reg_4608 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_100_reg_4608 <= p_Result_100_fu_2444_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_102_reg_4500 <= 26'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_102_reg_4500 <= p_Result_102_fu_2079_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_117_reg_4453 <= 26'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_117_reg_4453 <= p_Result_117_fu_1993_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_122_reg_4828 <= 72'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1))) begin
            p_Result_122_reg_4828 <= p_Result_122_fu_3539_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_128_reg_4838 <= 72'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1))) begin
            p_Result_128_reg_4838 <= p_Result_128_fu_3761_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_138_reg_4775 <= 72'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
            p_Result_138_reg_4775 <= p_Result_138_fu_3105_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_1_reg_4043 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Result_1_reg_4043 <= symbolsIn_TDATA_int_regslice[32'd65];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_1_reg_4043_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Result_1_reg_4043_pp0_iter1_reg <= p_Result_1_reg_4043;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_25_reg_4428 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd4) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016 == 1'd1))) begin
            p_Result_25_reg_4428 <= p_Result_25_fu_1868_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_26_reg_4398 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_26_reg_4398 <= p_Result_26_fu_1727_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_27_reg_4358 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_27_reg_4358 <= p_Result_27_fu_1538_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_28_reg_4433 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd4) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016 == 1'd1))) begin
            p_Result_28_reg_4433 <= p_Result_28_fu_1892_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_30_reg_4438 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd4) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016 == 1'd1))) begin
            p_Result_30_reg_4438 <= p_Result_30_fu_1916_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_31_reg_4443 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd4) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016 == 1'd1))) begin
            p_Result_31_reg_4443 <= p_Result_31_fu_1940_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_33_reg_4403 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_33_reg_4403 <= p_Result_33_fu_1751_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_35_reg_4408 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_35_reg_4408 <= p_Result_35_fu_1775_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_36_reg_4413 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_36_reg_4413 <= p_Result_36_fu_1799_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_39_reg_4363 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_39_reg_4363 <= p_Result_39_fu_1562_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_41_reg_4368 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_41_reg_4368 <= p_Result_41_fu_1586_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_42_reg_4373 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_42_reg_4373 <= p_Result_42_fu_1610_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_45_reg_4511 <= 1'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_45_reg_4511 <= p_Result_45_fu_2112_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_46_reg_4516 <= 1'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_46_reg_4516 <= p_Result_46_fu_2129_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_47_reg_4521 <= 1'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_47_reg_4521 <= p_Result_47_fu_2156_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_48_reg_4526 <= 1'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_48_reg_4526 <= p_Result_48_fu_2179_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_50_reg_4418 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_50_reg_4418 <= p_Result_50_fu_1823_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_51_reg_4423 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_51_reg_4423 <= p_Result_51_fu_1847_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_55_reg_4378 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_55_reg_4378 <= p_Result_55_fu_1634_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_56_reg_4383 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_56_reg_4383 <= p_Result_56_fu_1658_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_58_reg_4388 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_58_reg_4388 <= p_Result_58_fu_1682_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_59_reg_4393 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Result_59_reg_4393 <= p_Result_59_fu_1706_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_63_reg_4152 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Result_63_reg_4152 <= tmp_data_V_11_reg_3992[32'd48];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_63_reg_4152_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Result_63_reg_4152_pp0_iter1_reg <= p_Result_63_reg_4152;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_73_reg_4643 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd4) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152 == 1'd1))) begin
            p_Result_73_reg_4643 <= p_Result_73_fu_2561_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_74_reg_4648 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd4) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152 == 1'd1))) begin
            p_Result_74_reg_4648 <= p_Result_74_fu_2578_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_76_reg_4653 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd4) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152 == 1'd1))) begin
            p_Result_76_reg_4653 <= p_Result_76_fu_2595_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_77_reg_4658 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd4) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152 == 1'd1))) begin
            p_Result_77_reg_4658 <= p_Result_77_fu_2612_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_79_reg_4613 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_79_reg_4613 <= p_Result_79_fu_2460_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_7_reg_4016 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Result_7_reg_4016 <= symbolsIn_TDATA_int_regslice[32'd32];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_7_reg_4016_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Result_7_reg_4016_pp0_iter1_reg <= p_Result_7_reg_4016;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_80_reg_4618 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_80_reg_4618 <= p_Result_80_fu_2477_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_82_reg_4623 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_82_reg_4623 <= p_Result_82_fu_2494_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_83_reg_4628 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_83_reg_4628 <= p_Result_83_fu_2511_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_85_reg_4633 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_85_reg_4633 <= p_Result_85_fu_2528_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_86_reg_4638 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd6) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_86_reg_4638 <= p_Result_86_fu_2545_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_8_reg_4132 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Result_8_reg_4132 <= tmp_data_V_11_reg_3992[32'd48];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_8_reg_4132_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Result_8_reg_4132_pp0_iter1_reg <= p_Result_8_reg_4132;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_90_reg_4573 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_90_reg_4573 <= p_Result_90_fu_2315_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_91_reg_4578 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_91_reg_4578 <= p_Result_91_fu_2332_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_93_reg_4583 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_93_reg_4583 <= p_Result_93_fu_2349_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_94_reg_4588 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_94_reg_4588 <= p_Result_94_fu_2366_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_96_reg_4593 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_96_reg_4593 <= p_Result_96_fu_2383_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_97_reg_4598 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_97_reg_4598 <= p_Result_97_fu_2400_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_99_reg_4603 <= 1'd0;
    end else begin
        if (((modOrder_read_reg_3988 == 4'd8) & (icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Result_99_reg_4603 <= p_Result_99_fu_2422_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_s_reg_4028 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Result_s_reg_4028 <= symbolsIn_TDATA_int_regslice[32'd64];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Result_s_reg_4028_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Result_s_reg_4028_pp0_iter1_reg <= p_Result_s_reg_4028;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_10_reg_4334 <= 16'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Val2_10_reg_4334 <= p_Val2_10_fu_1484_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_11_reg_4346 <= 16'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Val2_11_reg_4346 <= p_Val2_11_fu_1513_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_17_reg_4668 <= 24'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_17_reg_4668 <= grp_fu_3896_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_19_reg_4673 <= 24'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_19_reg_4673 <= grp_fu_3902_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_1_reg_4142 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_1_reg_4142 <= {{tmp_data_V_11_reg_3992[31:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_22_reg_4678 <= 24'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_22_reg_4678 <= grp_fu_3908_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_24_reg_4683 <= 24'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_24_reg_4683 <= grp_fu_3914_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_39_reg_4708 <= 24'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_39_reg_4708 <= grp_fu_3920_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_3_reg_4147 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_3_reg_4147 <= {{tmp_data_V_11_reg_3992[63:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_40_reg_4713 <= 24'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_40_reg_4713 <= grp_fu_3926_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_41_reg_4718 <= 24'd0;
    end else begin
        if (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_41_reg_4718 <= grp_fu_3932_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_43_reg_4723 <= 24'd0;
    end else begin
        if (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_43_reg_4723 <= grp_fu_3937_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_56_reg_4258 <= 16'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_56_reg_4258 <= p_Val2_56_fu_1230_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_57_reg_4266 <= 16'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_57_reg_4266 <= p_Val2_57_fu_1257_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_59_reg_4557 <= 16'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Val2_59_reg_4557 <= p_Val2_59_fu_2276_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_60_reg_4565 <= 16'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_Val2_60_reg_4565 <= p_Val2_60_fu_2300_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_69_reg_4813 <= 24'd0;
    end else begin
        if (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Val2_69_reg_4813 <= grp_fu_3954_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_71_reg_4818 <= 24'd0;
    end else begin
        if (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_Val2_71_reg_4818 <= grp_fu_3959_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_7_reg_4224 <= 16'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_7_reg_4224 <= p_Val2_7_fu_1099_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        p_Val2_8_reg_4236 <= 16'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_Val2_8_reg_4236 <= p_Val2_8_fu_1130_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        posI <= 32'd0;
    end else begin
        if (((ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            posI <= ap_phi_reg_pp0_iter0_posI_new_2_reg_352;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        posI_load_reg_4065 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            posI_load_reg_4065 <= posI;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        reg_681 <= 24'd0;
    end else begin
        if ((((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            reg_681 <= scramblerSeq_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ret_V_2_reg_4248 <= 33'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ret_V_2_reg_4248 <= ret_V_2_fu_1148_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
                rhs_V_1_reg_4218[1] <= 1'b0;
        rhs_V_1_reg_4218[2] <= 1'b0;
        rhs_V_1_reg_4218[3] <= 1'b0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                        rhs_V_1_reg_4218[3 : 1] <= rhs_V_1_fu_1070_p3[3 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
                rhs_V_reg_4071[1] <= 1'b0;
        rhs_V_reg_4071[2] <= 1'b0;
        rhs_V_reg_4071[3] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                        rhs_V_reg_4071[3 : 1] <= jump2_V[3 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        rowI <= 32'd2;
    end else begin
        if ((((ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
            rowI <= ap_phi_reg_pp0_iter0_rowI_new_1_reg_343;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        select_ln1035_12_reg_4486 <= 26'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            select_ln1035_12_reg_4486 <= select_ln1035_12_fu_2016_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        select_ln1035_1_reg_4285 <= 32'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            select_ln1035_1_reg_4285 <= select_ln1035_1_fu_1317_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        select_ln1035_5_reg_4290 <= 26'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            select_ln1035_5_reg_4290 <= select_ln1035_5_fu_1333_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        select_ln1035_7_reg_4203 <= 32'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            select_ln1035_7_reg_4203 <= select_ln1035_7_fu_1020_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        select_ln779_4_reg_4740 <= 16'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
            select_ln779_4_reg_4740 <= select_ln779_4_fu_2903_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        select_ln779_5_reg_4745 <= 15'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
            select_ln779_5_reg_4745 <= select_ln779_5_fu_2910_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        select_ln779_6_reg_4750 <= 16'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
            select_ln779_6_reg_4750 <= select_ln779_6_fu_2917_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        select_ln779_7_reg_4755 <= 15'd0;
    end else begin
        if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
            select_ln779_7_reg_4755 <= select_ln779_7_fu_2924_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        tmp_23_reg_4663 <= 6'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            tmp_23_reg_4663 <= {{p_Result_102_reg_4500[7:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        tmp_data_V_11_reg_3992 <= 72'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            tmp_data_V_11_reg_3992 <= symbolsIn_TDATA_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        tmp_last_V_7_reg_4007 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            tmp_last_V_7_reg_4007 <= symbolsIn_TLAST_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        tmp_last_V_7_reg_4007_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            tmp_last_V_7_reg_4007_pp0_iter1_reg <= tmp_last_V_7_reg_4007;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        tmp_reg_4313 <= 2'd0;
    end else begin
        if (((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            tmp_reg_4313 <= {{tmp_data_V_11_reg_3992[65:64]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
                zext_ln117_reg_4531[0] <= 1'b0;
        zext_ln117_reg_4531[4] <= 1'b0;
        zext_ln117_reg_4531[6] <= 1'b0;
        zext_ln117_reg_4531[7] <= 1'b0;
        zext_ln117_reg_4531[8] <= 1'b0;
        zext_ln117_reg_4531[11] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
                        zext_ln117_reg_4531[0] <= zext_ln117_fu_2189_p1[0];
            zext_ln117_reg_4531[4] <= zext_ln117_fu_2189_p1[4];
            zext_ln117_reg_4531[8 : 6] <= zext_ln117_fu_2189_p1[8 : 6];
            zext_ln117_reg_4531[11] <= zext_ln117_fu_2189_p1[11];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
                zext_ln118_reg_4318[1] <= 1'b0;
        zext_ln118_reg_4318[5] <= 1'b0;
        zext_ln118_reg_4318[6] <= 1'b0;
        zext_ln118_reg_4318[7] <= 1'b0;
        zext_ln118_reg_4318[8] <= 1'b0;
        zext_ln118_reg_4318[9] <= 1'b0;
        zext_ln118_reg_4318[12] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                        zext_ln118_reg_4318[1] <= zext_ln118_fu_1413_p1[1];
            zext_ln118_reg_4318[9 : 5] <= zext_ln118_fu_1413_p1[9 : 5];
            zext_ln118_reg_4318[12] <= zext_ln118_fu_1413_p1[12];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
                zext_ln1494_reg_4156[0] <= 1'b0;
        zext_ln1494_reg_4156[1] <= 1'b0;
        zext_ln1494_reg_4156[2] <= 1'b0;
        zext_ln1494_reg_4156[3] <= 1'b0;
        zext_ln1494_reg_4156[4] <= 1'b0;
        zext_ln1494_reg_4156[5] <= 1'b0;
        zext_ln1494_reg_4156[6] <= 1'b0;
        zext_ln1494_reg_4156[7] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                        zext_ln1494_reg_4156[7 : 0] <= zext_ln1494_fu_988_p1[7 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_311)) begin
        if ((modOrder_read_read_fu_244_p2 == 4'd2)) begin
            A_4_r_V <= 8'd181;
        end else if ((modOrder_read_read_fu_244_p2 == 4'd4)) begin
            A_4_r_V <= 8'd162;
        end else if ((modOrder_read_read_fu_244_p2 == 4'd6)) begin
            A_4_r_V <= 8'd211;
        end else if ((modOrder_read_read_fu_244_p2 == 4'd8)) begin
            A_4_r_V <= 8'd236;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                A_4_s1614_r_V[1] <= 1'b0;
        A_4_s1614_r_V[5] <= 1'b0;
        A_4_s1614_r_V[6] <= 1'b1;
        A_4_s1614_r_V[7] <= 1'b1;
        A_4_s1614_r_V[8] <= 1'b1;
        A_4_s1614_r_V[9] <= 1'b1;
        A_4_s1614_r_V[12] <= 1'b1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                A_4_s1614_r_V[1] <= 1'b1;
        A_4_s1614_r_V[5] <= 1'b1;
        A_4_s1614_r_V[6] <= 1'b0;
        A_4_s1614_r_V[7] <= 1'b1;
        A_4_s1614_r_V[8] <= 1'b1;
        A_4_s1614_r_V[9] <= 1'b1;
        A_4_s1614_r_V[12] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                A_8_r_V[0] <= 1'b0;
        A_8_r_V[1] <= 1'b1;
        A_8_r_V[2] <= 1'b0;
        A_8_r_V[3] <= 1'b1;
        A_8_r_V[4] <= 1'b1;
        A_8_r_V[5] <= 1'b1;
        A_8_r_V[6] <= 1'b1;
        A_8_r_V[7] <= 1'b0;
        A_8_r_V[8] <= 1'b0;
        A_8_r_V[9] <= 1'b0;
        A_8_r_V[10] <= 1'b0;
        A_8_r_V[11] <= 1'b1;
        A_8_r_V[13] <= 1'b1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                A_8_r_V[0] <= 1'b0;
        A_8_r_V[1] <= 1'b0;
        A_8_r_V[2] <= 1'b0;
        A_8_r_V[3] <= 1'b0;
        A_8_r_V[4] <= 1'b0;
        A_8_r_V[5] <= 1'b0;
        A_8_r_V[6] <= 1'b0;
        A_8_r_V[7] <= 1'b1;
        A_8_r_V[8] <= 1'b1;
        A_8_r_V[9] <= 1'b1;
        A_8_r_V[10] <= 1'b1;
        A_8_r_V[11] <= 1'b0;
        A_8_r_V[13] <= 1'b1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                A_8_r_V[0] <= 1'b1;
        A_8_r_V[1] <= 1'b0;
        A_8_r_V[2] <= 1'b1;
        A_8_r_V[3] <= 1'b0;
        A_8_r_V[4] <= 1'b0;
        A_8_r_V[5] <= 1'b0;
        A_8_r_V[6] <= 1'b1;
        A_8_r_V[7] <= 1'b0;
        A_8_r_V[8] <= 1'b1;
        A_8_r_V[9] <= 1'b1;
        A_8_r_V[10] <= 1'b1;
        A_8_r_V[11] <= 1'b0;
        A_8_r_V[13] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (modOrder_read_read_fu_244_p2 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        A_2_s1614_r_V[0] <= 1'b1;
A_2_s1614_r_V[4] <= 1'b1;
A_2_s1614_r_V[6] <= 1'b1;
A_2_s1614_r_V[7] <= 1'b1;
A_2_s1614_r_V[8] <= 1'b1;
A_2_s1614_r_V[11] <= 1'b1;
    end
end

always @ (*) begin
    if ((((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_4055_pp0_iter2_reg == 1'd0) & (modOrder_read_reg_3988_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_4055_pp0_iter2_reg == 1'd0) & (modOrder_read_reg_3988_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)))) begin
        LLRout_TDATA_blk_n = LLRout_TREADY_int_regslice;
    end else begin
        LLRout_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op751_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        LLRout_TDATA_int_regslice = p_Result_128_reg_4838;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op748_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        LLRout_TDATA_int_regslice = p_Result_122_reg_4828;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_predicate_op745_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        LLRout_TDATA_int_regslice = p_Result_131_fu_3883_p5;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_predicate_op705_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        LLRout_TDATA_int_regslice = p_Result_125_fu_3661_p5;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_predicate_op662_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        LLRout_TDATA_int_regslice = p_Result_120_fu_3413_p5;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_predicate_op622_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        LLRout_TDATA_int_regslice = p_Result_108_fu_3290_p5;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_predicate_op608_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        LLRout_TDATA_int_regslice = p_Result_135_fu_3216_p5;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_predicate_op586_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        LLRout_TDATA_int_regslice = p_Result_138_fu_3105_p5;
    end else if (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        LLRout_TDATA_int_regslice = p_Result_103_fu_2959_p9;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op524_write_state6 == 1'b1))) begin
        LLRout_TDATA_int_regslice = p_Result_112_fu_2890_p5;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op500_write_state6 == 1'b1))) begin
        LLRout_TDATA_int_regslice = p_Result_116_fu_2795_p5;
    end else begin
        LLRout_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op751_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op748_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_predicate_op745_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        LLRout_TLAST_int_regslice = grp_fu_676_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_predicate_op622_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        LLRout_TLAST_int_regslice = LLRout_T_last_V_fu_3234_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_predicate_op608_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        LLRout_TLAST_int_regslice = LLRout_T_last_V_6_fu_3123_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_predicate_op586_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        LLRout_TLAST_int_regslice = LLRout_T_last_V_7_fu_2986_p2;
    end else if (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        LLRout_TLAST_int_regslice = tmp_last_V_7_reg_4007_pp0_iter1_reg;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_predicate_op705_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_predicate_op662_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op524_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op500_write_state6 == 1'b1)))) begin
        LLRout_TLAST_int_regslice = 1'd0;
    end else begin
        LLRout_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op745_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op705_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op662_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op622_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op608_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op586_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op524_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op500_write_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op751_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op748_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        LLRout_TVALID_int_regslice = 1'b1;
    end else begin
        LLRout_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14 = p_Result_138_reg_4775;
    end else begin
        ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14 = ap_phi_reg_pp0_iter1_LLRout_T_data_V_31_reg_379;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3896_ce = 1'b1;
    end else begin
        grp_fu_3896_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3902_ce = 1'b1;
    end else begin
        grp_fu_3902_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3908_ce = 1'b1;
    end else begin
        grp_fu_3908_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3914_ce = 1'b1;
    end else begin
        grp_fu_3914_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3920_ce = 1'b1;
    end else begin
        grp_fu_3920_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3926_ce = 1'b1;
    end else begin
        grp_fu_3926_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3932_ce = 1'b1;
    end else begin
        grp_fu_3932_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3937_ce = 1'b1;
    end else begin
        grp_fu_3937_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3942_ce = 1'b1;
    end else begin
        grp_fu_3942_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3948_ce = 1'b1;
    end else begin
        grp_fu_3948_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3954_ce = 1'b1;
    end else begin
        grp_fu_3954_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3959_ce = 1'b1;
    end else begin
        grp_fu_3959_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3964_ce = 1'b1;
    end else begin
        grp_fu_3964_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3970_ce = 1'b1;
    end else begin
        grp_fu_3970_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3976_ce = 1'b1;
    end else begin
        grp_fu_3976_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3982_ce = 1'b1;
    end else begin
        grp_fu_3982_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_400_p0 = posI_load_reg_4065;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_400_p0 = posI;
        end else begin
            grp_fu_400_p0 = 'bx;
        end
    end else begin
        grp_fu_400_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)))) begin
        grp_fu_520_p1 = p_Val2_39_reg_4708;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_520_p1 = grp_fu_3920_p2;
    end else begin
        grp_fu_520_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)) | ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1)))) begin
        grp_fu_535_p1 = p_Val2_40_reg_4713;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_535_p1 = grp_fu_3926_p2;
    end else begin
        grp_fu_535_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            scramblerSeq_V_address0 = zext_ln233_1_fu_1154_p1;
        end else if ((1'b1 == ap_condition_3357)) begin
            scramblerSeq_V_address0 = zext_ln130_fu_921_p1;
        end else if ((1'b1 == ap_condition_3356)) begin
            scramblerSeq_V_address0 = zext_ln233_fu_880_p1;
        end else begin
            scramblerSeq_V_address0 = 'bx;
        end
    end else begin
        scramblerSeq_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (icmp_ln1027_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (icmp_ln1027_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        scramblerSeq_V_ce0 = 1'b1;
    end else begin
        scramblerSeq_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        symbolsIn_TDATA_blk_n = symbolsIn_TVALID_int_regslice;
    end else begin
        symbolsIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        symbolsIn_TREADY_int_regslice = 1'b1;
    end else begin
        symbolsIn_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LLRout_TVALID = regslice_both_LLRout_V_data_V_U_vld_out;

assign LLRout_T_data_V_20_fu_3240_p5 = {{grp_fu_451_p4[71:16]}, {select_ln779_4_reg_4740}};

assign LLRout_T_data_V_21_fu_3251_p5 = {{LLRout_T_data_V_20_fu_3240_p5[71:48]}, {select_ln779_5_reg_4745}, {LLRout_T_data_V_20_fu_3240_p5[32:0]}};

assign LLRout_T_data_V_22_fu_3272_p5 = {{p_Result_107_fu_3262_p4[71:32]}, {select_ln779_6_reg_4750}, {p_Result_107_fu_3262_p4[15:0]}};

assign LLRout_T_data_V_24_fu_2815_p5 = {{grp_fu_451_p4[71:16]}, {empty_52_fu_2808_p3}};

assign LLRout_T_data_V_25_fu_2834_p5 = {{LLRout_T_data_V_24_fu_2815_p5[71:48]}, {empty_53_fu_2827_p3}, {LLRout_T_data_V_24_fu_2815_p5[32:0]}};

assign LLRout_T_data_V_26_fu_2863_p5 = {{p_Result_111_fu_2846_p4[71:32]}, {empty_54_fu_2856_p3}, {p_Result_111_fu_2846_p4[15:0]}};

assign LLRout_T_data_V_28_fu_2720_p5 = {{grp_fu_451_p4[71:16]}, {empty_80_fu_2713_p3}};

assign LLRout_T_data_V_29_fu_2739_p5 = {{LLRout_T_data_V_28_fu_2720_p5[71:48]}, {empty_81_fu_2732_p3}, {LLRout_T_data_V_28_fu_2720_p5[32:0]}};

assign LLRout_T_data_V_30_fu_2768_p5 = {{p_Result_115_fu_2751_p4[71:32]}, {empty_82_fu_2761_p3}, {p_Result_115_fu_2751_p4[15:0]}};

assign LLRout_T_data_V_32_fu_3338_p5 = {{p_Result_118_fu_3319_p5[71:16]}, {empty_107_fu_3331_p3}};

assign LLRout_T_data_V_33_fu_3357_p5 = {{LLRout_T_data_V_32_fu_3338_p5[71:48]}, {empty_108_fu_3350_p3}, {LLRout_T_data_V_32_fu_3338_p5[32:0]}};

assign LLRout_T_data_V_34_fu_3386_p5 = {{p_Result_119_fu_3369_p4[71:32]}, {empty_109_fu_3379_p3}, {p_Result_119_fu_3369_p4[15:0]}};

assign LLRout_T_data_V_35_fu_3452_p5 = {{tmp_42_fu_3433_p5[71:16]}, {empty_111_fu_3445_p3}};

assign LLRout_T_data_V_36_fu_3471_p5 = {{LLRout_T_data_V_35_fu_3452_p5[71:48]}, {empty_112_fu_3464_p3}, {LLRout_T_data_V_35_fu_3452_p5[32:0]}};

assign LLRout_T_data_V_37_fu_3506_p5 = {{p_Result_121_fu_3483_p4[71:32]}, {empty_113_fu_3499_p3}, {p_Result_121_fu_3483_p4[15:0]}};

assign LLRout_T_data_V_38_fu_3586_p5 = {{p_Result_123_fu_3567_p5[71:16]}, {empty_132_fu_3579_p3}};

assign LLRout_T_data_V_39_fu_3605_p5 = {{LLRout_T_data_V_38_fu_3586_p5[71:48]}, {empty_133_fu_3598_p3}, {LLRout_T_data_V_38_fu_3586_p5[32:0]}};

assign LLRout_T_data_V_40_fu_3634_p5 = {{p_Result_124_fu_3617_p4[71:32]}, {empty_134_fu_3627_p3}, {p_Result_124_fu_3617_p4[15:0]}};

assign LLRout_T_data_V_41_fu_3700_p5 = {{tmp_39_fu_3681_p5[71:16]}, {empty_136_fu_3693_p3}};

assign LLRout_T_data_V_42_fu_3719_p5 = {{LLRout_T_data_V_41_fu_3700_p5[71:48]}, {empty_137_fu_3712_p3}, {LLRout_T_data_V_41_fu_3700_p5[32:0]}};

assign LLRout_T_data_V_43_fu_3808_p5 = {{p_Result_129_fu_3789_p5[71:16]}, {select_ln779_12_fu_3801_p3}};

assign LLRout_T_data_V_44_fu_3827_p5 = {{LLRout_T_data_V_43_fu_3808_p5[71:48]}, {select_ln779_13_fu_3820_p3}, {LLRout_T_data_V_43_fu_3808_p5[32:0]}};

assign LLRout_T_data_V_45_fu_3856_p5 = {{p_Result_130_fu_3839_p4[71:32]}, {select_ln779_14_fu_3849_p3}, {p_Result_130_fu_3839_p4[15:0]}};

assign LLRout_T_data_V_47_fu_3155_p5 = {{p_Result_132_fu_3136_p5[71:16]}, {empty_138_fu_3148_p3}};

assign LLRout_T_data_V_48_fu_3174_p5 = {{LLRout_T_data_V_47_fu_3155_p5[71:48]}, {empty_139_fu_3167_p3}, {LLRout_T_data_V_47_fu_3155_p5[32:0]}};

assign LLRout_T_data_V_50_fu_3018_p5 = {{p_Result_136_fu_2999_p5[71:16]}, {empty_140_fu_3011_p3}};

assign LLRout_T_data_V_51_fu_3037_p5 = {{LLRout_T_data_V_50_fu_3018_p5[71:48]}, {empty_141_fu_3030_p3}, {LLRout_T_data_V_50_fu_3018_p5[32:0]}};

assign LLRout_T_data_V_52_fu_3072_p5 = {{p_Result_137_fu_3049_p4[71:32]}, {empty_142_fu_3065_p3}, {p_Result_137_fu_3049_p4[15:0]}};

assign LLRout_T_last_V_6_fu_3123_p2 = (tmp_last_V_7_reg_4007_pp0_iter1_reg & and_ln400_fu_3118_p2);

assign LLRout_T_last_V_7_fu_2986_p2 = (tmp_last_V_7_reg_4007_pp0_iter1_reg & and_ln473_fu_2981_p2);

assign LLRout_T_last_V_fu_3234_p2 = (tmp_last_V_7_reg_4007_pp0_iter1_reg & and_ln347_fu_3229_p2);

assign add_ln141_fu_1272_p2 = (lhs_V_reg_4059 + zext_ln141_fu_1263_p1);

assign add_ln235_1_fu_1963_p2 = (select_ln1035_7_reg_4203 + 32'd1);

assign add_ln238_1_fu_1977_p2 = (lhs_V_1_reg_4209 + zext_ln238_1_fu_1968_p1);

assign add_ln238_fu_889_p2 = (rowI + zext_ln238_fu_885_p1);

assign add_ln779_1_fu_2139_p2 = (select_ln1035_5_reg_4290 + zext_ln779_fu_2135_p1);

assign add_ln779_2_fu_2162_p2 = (add_ln779_reg_4307 + zext_ln779_fu_2135_p1);

assign add_ln779_3_fu_1874_p2 = (trunc_ln779_fu_1853_p1 + 26'd1);

assign add_ln779_4_fu_1898_p2 = (trunc_ln779_fu_1853_p1 + 26'd2);

assign add_ln779_5_fu_1922_p2 = (trunc_ln779_fu_1853_p1 + 26'd3);

assign add_ln779_fu_1394_p2 = (select_ln1035_5_fu_1333_p3 + 26'd1);

assign and_ln1035_1_fu_1298_p2 = (xor_ln1035_fu_1292_p2 & icmp_ln1035_2_reg_4126);

assign and_ln1035_2_fu_1009_p2 = (xor_ln779_1_fu_1004_p2 & icmp_ln1035_1_reg_4088);

assign and_ln1035_fu_2066_p2 = (xor_ln779_fu_2061_p2 & icmp_ln1035_reg_4115);

assign and_ln155_fu_1362_p2 = (p_Result_8_fu_944_p3 & grp_fu_405_p2);

assign and_ln341_1_fu_3777_p2 = (p_Result_s_reg_4028_pp0_iter1_reg & and_ln341_fu_3773_p2);

assign and_ln341_fu_3773_p2 = (p_Result_8_reg_4132_pp0_iter1_reg & cmp_i1675_reg_4186_pp0_iter1_reg);

assign and_ln347_fu_3229_p2 = (p_Result_7_reg_4016_pp0_iter1_reg & cmp_i1639_fu_2976_p2);

assign and_ln394_1_fu_3555_p2 = (p_Result_s_reg_4028_pp0_iter1_reg & and_ln394_fu_3551_p2);

assign and_ln394_fu_3551_p2 = (p_Result_8_reg_4132_pp0_iter1_reg & cmp_i1675_reg_4186_pp0_iter1_reg);

assign and_ln400_fu_3118_p2 = (p_Result_7_reg_4016_pp0_iter1_reg & cmp_i1639_fu_2976_p2);

assign and_ln467_1_fu_3307_p2 = (p_Result_s_reg_4028_pp0_iter1_reg & and_ln467_fu_3303_p2);

assign and_ln467_fu_3303_p2 = (p_Result_8_reg_4132_pp0_iter1_reg & cmp_i1675_reg_4186_pp0_iter1_reg);

assign and_ln473_fu_2981_p2 = (p_Result_7_reg_4016_pp0_iter1_reg & cmp_i1639_fu_2976_p2);

assign and_ln779_10_fu_2590_p2 = (shl_ln779_10_fu_2584_p2 & p_Result_117_reg_4453);

assign and_ln779_11_fu_2607_p2 = (shl_ln779_11_fu_2601_p2 & p_Result_117_reg_4453);

assign and_ln779_1_fu_1886_p2 = (shl_ln779_5_fu_1880_p2 & p_Result_104_fu_1458_p3);

assign and_ln779_2_fu_1910_p2 = (shl_ln779_6_fu_1904_p2 & p_Result_104_fu_1458_p3);

assign and_ln779_3_fu_1934_p2 = (shl_ln779_7_fu_1928_p2 & p_Result_104_fu_1458_p3);

assign and_ln779_4_fu_2106_p2 = (shl_ln779_fu_2101_p2 & p_Result_102_fu_2079_p3);

assign and_ln779_5_fu_2123_p2 = (shl_ln779_1_fu_2118_p2 & p_Result_102_fu_2079_p3);

assign and_ln779_6_fu_2150_p2 = (shl_ln779_2_fu_2144_p2 & p_Result_102_fu_2079_p3);

assign and_ln779_7_fu_2173_p2 = (shl_ln779_4_fu_2167_p2 & p_Result_102_fu_2079_p3);

assign and_ln779_8_fu_2556_p2 = (shl_ln779_8_fu_2551_p2 & p_Result_117_reg_4453);

assign and_ln779_9_fu_2573_p2 = (shl_ln779_9_fu_2567_p2 & p_Result_117_reg_4453);

assign and_ln779_fu_1862_p2 = (shl_ln779_3_fu_1856_p2 & p_Result_104_fu_1458_p3);

assign and_ln_fu_1341_p4 = {{{p_Result_63_fu_981_p3}, {15'd0}}, {p_Result_7_reg_4016}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'b1 == 1'b1) & (symbolsIn_TVALID_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op752_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op751_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op749_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op748_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op746_write_state9 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == 1'b1) & (symbolsIn_TVALID_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op752_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op751_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op749_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op748_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op746_write_state9 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == 1'b1) & (symbolsIn_TVALID_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op752_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op751_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op749_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op748_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op746_write_state9 == 1'b1)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op524_write_state6 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op500_write_state6 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_LLRout_V_data_V_U_apdone_blk == 1'b1) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op757_write_state10 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op754_write_state10 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state6_io) | ((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op524_write_state6 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op500_write_state6 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state10_io) | (regslice_both_LLRout_V_data_V_U_apdone_blk == 1'b1) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op757_write_state10 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op754_write_state10 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state6_io) | ((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op524_write_state6 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op500_write_state6 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state10_io) | (regslice_both_LLRout_V_data_V_U_apdone_blk == 1'b1) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op757_write_state10 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op754_write_state10 == 1'b1)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op622_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op608_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op587_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op586_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op561_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op622_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op608_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op587_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op586_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op561_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op622_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op608_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op587_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op586_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op561_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op745_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op705_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op662_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op634_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op633_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op631_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op745_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op705_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op662_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op634_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op633_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op631_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state8_io) | ((ap_predicate_op745_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op705_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op662_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op634_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op633_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op631_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice))));
end

always @ (*) begin
    ap_block_state10_io = (((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op757_write_state10 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op754_write_state10 == 1'b1)));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter2 = ((regslice_both_LLRout_V_data_V_U_apdone_blk == 1'b1) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op757_write_state10 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op754_write_state10 == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (symbolsIn_TVALID_int_regslice == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op524_write_state6 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op500_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage1_iter1 = (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op524_write_state6 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op500_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_io = (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op622_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op608_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op587_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op586_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op561_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)));
end

always @ (*) begin
    ap_block_state7_pp0_stage2_iter1 = (((icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op622_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op608_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op587_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op586_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op561_write_state7 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)));
end

always @ (*) begin
    ap_block_state8_io = (((ap_predicate_op745_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op705_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op662_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op634_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op633_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op631_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)));
end

always @ (*) begin
    ap_block_state8_pp0_stage3_iter1 = (((ap_predicate_op745_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op705_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op662_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op634_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op633_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)) | ((ap_predicate_op631_write_state8 == 1'b1) & (1'b0 == LLRout_TREADY_int_regslice)));
end

always @ (*) begin
    ap_block_state9_io = (((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op752_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op751_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op749_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op748_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op746_write_state9 == 1'b1)));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter2 = (((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op752_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op751_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op749_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op748_write_state9 == 1'b1)) | ((1'b0 == LLRout_TREADY_int_regslice) & (ap_predicate_op746_write_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_228 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_232 = ((icmp_ln1027_reg_4055 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_311 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3356 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln1027_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3357 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln1027_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_389 = ((icmp_ln1027_reg_4055 == 1'd1) & (icmp_ln152_fu_1356_p2 == 1'd0) & (icmp_ln149_fu_1350_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_753 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_756 = ((icmp_ln1027_reg_4055 == 1'd1) & (icmp_ln152_fu_1356_p2 == 1'd1) & (icmp_ln149_fu_1350_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_b1_scrambledSeq_V_flag_2_phi_fu_328_p4 = ap_phi_reg_pp0_iter0_b1_scrambledSeq_V_flag_2_reg_325;

assign ap_phi_reg_pp0_iter0_LLRout_T_data_V_31_reg_379 = 'bx;

assign ap_phi_reg_pp0_iter0_LLRout_T_data_V_46_reg_370 = 'bx;

assign ap_phi_reg_pp0_iter0_LLRout_T_data_V_49_reg_361 = 'bx;

always @ (*) begin
    ap_predicate_op500_write_state6 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op524_write_state6 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op561_write_state7 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op586_write_state7 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op587_write_state7 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op608_write_state7 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op622_write_state7 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op631_write_state8 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op633_write_state8 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op634_write_state8 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_7_reg_4016_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op662_write_state8 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op705_write_state8 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op745_write_state8 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op746_write_state9 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op748_write_state9 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd8) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op749_write_state9 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op751_write_state9 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd6) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op752_write_state9 = ((modOrder_read_reg_3988_pp0_iter1_reg == 4'd4) & (icmp_ln1027_reg_4055_pp0_iter1_reg == 1'd0) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op754_write_state10 = ((icmp_ln1027_reg_4055_pp0_iter2_reg == 1'd0) & (modOrder_read_reg_3988_pp0_iter2_reg == 4'd8) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op757_write_state10 = ((icmp_ln1027_reg_4055_pp0_iter2_reg == 1'd0) & (modOrder_read_reg_3988_pp0_iter2_reg == 4'd6) & (p_Result_63_reg_4152_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_rst_n_AXIL_clk_inv = ~ap_rst_n_AXIL_clk;
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cmp_i1639_fu_2976_p2 = (p_Result_8_reg_4132_pp0_iter1_reg ^ 1'd1);

assign cmp_i_i2871_fu_848_p2 = ((modOrder == 4'd4) ? 1'b1 : 1'b0);

assign cmp_i_i_fu_854_p2 = ((modOrder == 4'd8) ? 1'b1 : 1'b0);

assign empty_100_fu_2395_p2 = (p_Result_117_reg_4453 & empty_99_fu_2389_p2);

assign empty_101_fu_2406_p2 = (select_ln1035_12_reg_4486 + 26'd6);

assign empty_102_fu_2411_p2 = 26'd1 << empty_101_fu_2406_p2;

assign empty_103_fu_2417_p2 = (p_Result_117_reg_4453 & empty_102_fu_2411_p2);

assign empty_104_fu_2428_p2 = (select_ln1035_12_reg_4486 + 26'd7);

assign empty_105_fu_2433_p2 = 26'd1 << empty_104_fu_2428_p2;

assign empty_106_fu_2439_p2 = (p_Result_117_reg_4453 & empty_105_fu_2433_p2);

assign empty_107_fu_3331_p3 = ((p_Result_90_reg_4573[0:0] == 1'b1) ? grp_fu_520_p4 : grp_fu_529_p2);

assign empty_108_fu_3350_p3 = ((p_Result_91_reg_4578[0:0] == 1'b1) ? grp_fu_535_p4 : grp_fu_544_p2);

assign empty_109_fu_3379_p3 = ((p_Result_93_reg_4583[0:0] == 1'b1) ? grp_fu_598_p4 : grp_fu_607_p2);

assign empty_110_fu_3398_p3 = ((p_Result_94_reg_4588[0:0] == 1'b1) ? grp_fu_613_p4 : grp_fu_622_p2);

assign empty_111_fu_3445_p3 = ((p_Result_96_reg_4593[0:0] == 1'b1) ? grp_fu_628_p4 : grp_fu_637_p2);

assign empty_112_fu_3464_p3 = ((p_Result_97_reg_4598[0:0] == 1'b1) ? grp_fu_643_p4 : grp_fu_652_p2);

assign empty_113_fu_3499_p3 = ((p_Result_99_reg_4603[0:0] == 1'b1) ? grp_fu_658_p4 : sub_ln368_38_fu_3493_p2);

assign empty_114_fu_3524_p3 = ((p_Result_100_reg_4608[0:0] == 1'b1) ? grp_fu_667_p4 : sub_ln368_39_fu_3518_p2);

assign empty_115_fu_2450_p2 = 26'd1 << select_ln1035_12_reg_4486;

assign empty_116_fu_2455_p2 = (p_Result_117_reg_4453 & empty_115_fu_2450_p2);

assign empty_118_fu_2466_p2 = 26'd1 << grp_fu_410_p2;

assign empty_119_fu_2472_p2 = (p_Result_117_reg_4453 & empty_118_fu_2466_p2);

assign empty_121_fu_2483_p2 = 26'd1 << grp_fu_415_p2;

assign empty_122_fu_2489_p2 = (p_Result_117_reg_4453 & empty_121_fu_2483_p2);

assign empty_124_fu_2500_p2 = 26'd1 << grp_fu_420_p2;

assign empty_125_fu_2506_p2 = (p_Result_117_reg_4453 & empty_124_fu_2500_p2);

assign empty_127_fu_2517_p2 = 26'd1 << grp_fu_425_p2;

assign empty_128_fu_2523_p2 = (p_Result_117_reg_4453 & empty_127_fu_2517_p2);

assign empty_130_fu_2534_p2 = 26'd1 << grp_fu_430_p2;

assign empty_131_fu_2540_p2 = (p_Result_117_reg_4453 & empty_130_fu_2534_p2);

assign empty_132_fu_3579_p3 = ((p_Result_79_reg_4613[0:0] == 1'b1) ? grp_fu_520_p4 : grp_fu_529_p2);

assign empty_133_fu_3598_p3 = ((p_Result_80_reg_4618[0:0] == 1'b1) ? grp_fu_535_p4 : grp_fu_544_p2);

assign empty_134_fu_3627_p3 = ((p_Result_82_reg_4623[0:0] == 1'b1) ? grp_fu_598_p4 : grp_fu_607_p2);

assign empty_135_fu_3646_p3 = ((p_Result_83_reg_4628[0:0] == 1'b1) ? grp_fu_613_p4 : grp_fu_622_p2);

assign empty_136_fu_3693_p3 = ((p_Result_85_reg_4633[0:0] == 1'b1) ? grp_fu_628_p4 : grp_fu_637_p2);

assign empty_137_fu_3712_p3 = ((p_Result_86_reg_4638[0:0] == 1'b1) ? grp_fu_643_p4 : grp_fu_652_p2);

assign empty_138_fu_3148_p3 = ((p_Result_50_reg_4418[0:0] == 1'b1) ? grp_fu_550_p4 : grp_fu_559_p2);

assign empty_139_fu_3167_p3 = ((p_Result_51_reg_4423[0:0] == 1'b1) ? grp_fu_565_p4 : grp_fu_574_p2);

assign empty_140_fu_3011_p3 = ((p_Result_55_reg_4378[0:0] == 1'b1) ? grp_fu_550_p4 : grp_fu_559_p2);

assign empty_141_fu_3030_p3 = ((p_Result_56_reg_4383[0:0] == 1'b1) ? grp_fu_565_p4 : grp_fu_574_p2);

assign empty_142_fu_3065_p3 = ((p_Result_58_reg_4388[0:0] == 1'b1) ? grp_fu_580_p4 : sub_ln368_20_fu_3059_p2);

assign empty_143_fu_3090_p3 = ((p_Result_59_reg_4393[0:0] == 1'b1) ? grp_fu_589_p4 : sub_ln368_21_fu_3084_p2);

assign empty_34_fu_1712_p1 = lhs_V_1_reg_4209[25:0];

assign empty_35_fu_1715_p2 = 26'd1 << empty_34_fu_1712_p1;

assign empty_36_fu_1721_p2 = (p_Result_104_fu_1458_p3 & empty_35_fu_1715_p2);

assign empty_37_fu_1733_p2 = (empty_34_fu_1712_p1 + 26'd1);

assign empty_38_fu_1739_p2 = 26'd1 << empty_37_fu_1733_p2;

assign empty_39_fu_1745_p2 = (p_Result_104_fu_1458_p3 & empty_38_fu_1739_p2);

assign empty_40_fu_1757_p2 = (empty_34_fu_1712_p1 + 26'd2);

assign empty_41_fu_1763_p2 = 26'd1 << empty_40_fu_1757_p2;

assign empty_42_fu_1769_p2 = (p_Result_104_fu_1458_p3 & empty_41_fu_1763_p2);

assign empty_43_fu_1781_p2 = (empty_34_fu_1712_p1 + 26'd3);

assign empty_44_fu_1787_p2 = 26'd1 << empty_43_fu_1781_p2;

assign empty_45_fu_1793_p2 = (p_Result_104_fu_1458_p3 & empty_44_fu_1787_p2);

assign empty_46_fu_1805_p2 = (empty_34_fu_1712_p1 + 26'd4);

assign empty_47_fu_1811_p2 = 26'd1 << empty_46_fu_1805_p2;

assign empty_48_fu_1817_p2 = (p_Result_104_fu_1458_p3 & empty_47_fu_1811_p2);

assign empty_49_fu_1829_p2 = (empty_34_fu_1712_p1 + 26'd5);

assign empty_50_fu_1835_p2 = 26'd1 << empty_49_fu_1829_p2;

assign empty_51_fu_1841_p2 = (p_Result_104_fu_1458_p3 & empty_50_fu_1835_p2);

assign empty_52_fu_2808_p3 = ((p_Result_26_reg_4398[0:0] == 1'b1) ? grp_fu_460_p4 : grp_fu_469_p2);

assign empty_53_fu_2827_p3 = ((p_Result_33_reg_4403[0:0] == 1'b1) ? grp_fu_475_p4 : grp_fu_484_p2);

assign empty_54_fu_2856_p3 = ((p_Result_35_reg_4408[0:0] == 1'b1) ? grp_fu_490_p4 : grp_fu_499_p2);

assign empty_55_fu_2875_p3 = ((p_Result_36_reg_4413[0:0] == 1'b1) ? grp_fu_505_p4 : grp_fu_514_p2);

assign empty_56_fu_1523_p1 = lhs_V_1_reg_4209[25:0];

assign empty_57_fu_1526_p2 = 26'd1 << empty_56_fu_1523_p1;

assign empty_58_fu_1532_p2 = (p_Result_104_fu_1458_p3 & empty_57_fu_1526_p2);

assign empty_59_fu_1544_p2 = (empty_56_fu_1523_p1 + 26'd1);

assign empty_60_fu_1550_p2 = 26'd1 << empty_59_fu_1544_p2;

assign empty_61_fu_1556_p2 = (p_Result_104_fu_1458_p3 & empty_60_fu_1550_p2);

assign empty_62_fu_1568_p2 = (empty_56_fu_1523_p1 + 26'd2);

assign empty_63_fu_1574_p2 = 26'd1 << empty_62_fu_1568_p2;

assign empty_64_fu_1580_p2 = (p_Result_104_fu_1458_p3 & empty_63_fu_1574_p2);

assign empty_65_fu_1592_p2 = (empty_56_fu_1523_p1 + 26'd3);

assign empty_66_fu_1598_p2 = 26'd1 << empty_65_fu_1592_p2;

assign empty_67_fu_1604_p2 = (p_Result_104_fu_1458_p3 & empty_66_fu_1598_p2);

assign empty_68_fu_1616_p2 = (empty_56_fu_1523_p1 + 26'd4);

assign empty_69_fu_1622_p2 = 26'd1 << empty_68_fu_1616_p2;

assign empty_70_fu_1628_p2 = (p_Result_104_fu_1458_p3 & empty_69_fu_1622_p2);

assign empty_71_fu_1640_p2 = (empty_56_fu_1523_p1 + 26'd5);

assign empty_72_fu_1646_p2 = 26'd1 << empty_71_fu_1640_p2;

assign empty_73_fu_1652_p2 = (p_Result_104_fu_1458_p3 & empty_72_fu_1646_p2);

assign empty_74_fu_1664_p2 = (empty_56_fu_1523_p1 + 26'd6);

assign empty_75_fu_1670_p2 = 26'd1 << empty_74_fu_1664_p2;

assign empty_76_fu_1676_p2 = (p_Result_104_fu_1458_p3 & empty_75_fu_1670_p2);

assign empty_77_fu_1688_p2 = (empty_56_fu_1523_p1 + 26'd7);

assign empty_78_fu_1694_p2 = 26'd1 << empty_77_fu_1688_p2;

assign empty_79_fu_1700_p2 = (p_Result_104_fu_1458_p3 & empty_78_fu_1694_p2);

assign empty_80_fu_2713_p3 = ((p_Result_27_reg_4358[0:0] == 1'b1) ? grp_fu_460_p4 : grp_fu_469_p2);

assign empty_81_fu_2732_p3 = ((p_Result_39_reg_4363[0:0] == 1'b1) ? grp_fu_475_p4 : grp_fu_484_p2);

assign empty_82_fu_2761_p3 = ((p_Result_41_reg_4368[0:0] == 1'b1) ? grp_fu_490_p4 : grp_fu_499_p2);

assign empty_83_fu_2780_p3 = ((p_Result_42_reg_4373[0:0] == 1'b1) ? grp_fu_505_p4 : grp_fu_514_p2);

assign empty_84_fu_2305_p2 = 26'd1 << select_ln1035_12_reg_4486;

assign empty_85_fu_2310_p2 = (p_Result_117_reg_4453 & empty_84_fu_2305_p2);

assign empty_87_fu_2321_p2 = 26'd1 << grp_fu_410_p2;

assign empty_88_fu_2327_p2 = (p_Result_117_reg_4453 & empty_87_fu_2321_p2);

assign empty_90_fu_2338_p2 = 26'd1 << grp_fu_415_p2;

assign empty_91_fu_2344_p2 = (p_Result_117_reg_4453 & empty_90_fu_2338_p2);

assign empty_93_fu_2355_p2 = 26'd1 << grp_fu_420_p2;

assign empty_94_fu_2361_p2 = (p_Result_117_reg_4453 & empty_93_fu_2355_p2);

assign empty_96_fu_2372_p2 = 26'd1 << grp_fu_425_p2;

assign empty_97_fu_2378_p2 = (p_Result_117_reg_4453 & empty_96_fu_2372_p2);

assign empty_99_fu_2389_p2 = 26'd1 << grp_fu_430_p2;

assign grp_fu_3896_p1 = zext_ln1494_fu_988_p1;

assign grp_fu_3902_p1 = zext_ln1494_fu_988_p1;

assign grp_fu_3908_p1 = zext_ln1494_fu_988_p1;

assign grp_fu_3914_p1 = zext_ln1494_fu_988_p1;

assign grp_fu_3920_p1 = zext_ln1494_reg_4156;

assign grp_fu_3926_p1 = zext_ln1494_reg_4156;

assign grp_fu_3932_p1 = zext_ln1494_reg_4156;

assign grp_fu_3937_p1 = zext_ln1494_reg_4156;

assign grp_fu_3942_p1 = zext_ln1494_reg_4156;

assign grp_fu_3948_p1 = zext_ln1494_reg_4156;

assign grp_fu_3954_p1 = zext_ln1494_reg_4156;

assign grp_fu_3959_p1 = zext_ln1494_reg_4156;

assign grp_fu_3964_p1 = zext_ln1494_reg_4156;

assign grp_fu_3970_p1 = zext_ln1494_reg_4156;

assign grp_fu_3976_p1 = zext_ln1494_reg_4156;

assign grp_fu_3982_p1 = zext_ln1494_reg_4156;

assign grp_fu_400_p2 = (grp_fu_400_p0 + 32'd1);

assign grp_fu_405_p2 = (p_Result_7_reg_4016 ^ 1'd1);

assign grp_fu_410_p2 = (select_ln1035_12_reg_4486 + 26'd1);

assign grp_fu_415_p2 = (select_ln1035_12_reg_4486 + 26'd2);

assign grp_fu_420_p2 = (select_ln1035_12_reg_4486 + 26'd3);

assign grp_fu_425_p2 = (select_ln1035_12_reg_4486 + 26'd4);

assign grp_fu_430_p2 = (select_ln1035_12_reg_4486 + 26'd5);

assign grp_fu_435_p4 = {ap_const_lv72_0[72 - 1:65], |(p_Result_s_reg_4028_pp0_iter1_reg), ap_const_lv72_0[63:0]};

assign grp_fu_444_p3 = ((p_Result_7_reg_4016_pp0_iter1_reg[0:0] == 1'b1) ? grp_fu_435_p4 : 72'd0);

assign grp_fu_451_p4 = {grp_fu_444_p3[72 - 1:66], |(p_Result_1_reg_4043_pp0_iter1_reg), grp_fu_444_p3[64:0]};

assign grp_fu_460_p4 = {{p_Val2_17_reg_4668[23:8]}};

assign grp_fu_469_p2 = (16'd0 - grp_fu_460_p4);

assign grp_fu_475_p4 = {{p_Val2_19_reg_4673[23:9]}};

assign grp_fu_484_p2 = (15'd0 - grp_fu_475_p4);

assign grp_fu_490_p4 = {{p_Val2_22_reg_4678[23:8]}};

assign grp_fu_499_p2 = (16'd0 - grp_fu_490_p4);

assign grp_fu_505_p4 = {{p_Val2_24_reg_4683[23:9]}};

assign grp_fu_514_p2 = (15'd0 - grp_fu_505_p4);

assign grp_fu_520_p4 = {{grp_fu_520_p1[23:8]}};

assign grp_fu_529_p2 = (16'd0 - grp_fu_520_p4);

assign grp_fu_535_p4 = {{grp_fu_535_p1[23:9]}};

assign grp_fu_544_p2 = (15'd0 - grp_fu_535_p4);

assign grp_fu_550_p4 = {{p_Val2_41_reg_4718[23:8]}};

assign grp_fu_559_p2 = (16'd0 - grp_fu_550_p4);

assign grp_fu_565_p4 = {{p_Val2_43_reg_4723[23:9]}};

assign grp_fu_574_p2 = (15'd0 - grp_fu_565_p4);

assign grp_fu_580_p4 = {{grp_fu_3942_p2[23:8]}};

assign grp_fu_589_p4 = {{grp_fu_3948_p2[23:9]}};

assign grp_fu_598_p4 = {{p_Val2_69_reg_4813[23:8]}};

assign grp_fu_607_p2 = (16'd0 - grp_fu_598_p4);

assign grp_fu_613_p4 = {{p_Val2_71_reg_4818[23:9]}};

assign grp_fu_622_p2 = (15'd0 - grp_fu_613_p4);

assign grp_fu_628_p4 = {{grp_fu_3964_p2[23:8]}};

assign grp_fu_637_p2 = (16'd0 - grp_fu_628_p4);

assign grp_fu_643_p4 = {{grp_fu_3970_p2[23:9]}};

assign grp_fu_652_p2 = (15'd0 - grp_fu_643_p4);

assign grp_fu_658_p4 = {{grp_fu_3976_p2[23:8]}};

assign grp_fu_667_p4 = {{grp_fu_3982_p2[23:9]}};

assign grp_fu_676_p2 = (tmp_last_V_7_reg_4007_pp0_iter1_reg & p_Result_8_reg_4132_pp0_iter1_reg);

assign icmp_ln1027_fu_829_p2 = ((tmp_3_fu_819_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1035_1_fu_874_p2 = ((ret_V_1_fu_868_p2 > 33'd25) ? 1'b1 : 1'b0);

assign icmp_ln1035_2_fu_926_p2 = ((ret_V_fu_909_p2 > 33'd23) ? 1'b1 : 1'b0);

assign icmp_ln1035_3_fu_1946_p2 = ((ret_V_2_reg_4248 > 33'd25) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_915_p2 = ((ret_V_fu_909_p2 > 33'd25) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_1350_p2 = ((and_ln_fu_1341_p4 == 17'd65537) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_1356_p2 = ((and_ln_fu_1341_p4 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_895_p2 = ((modOrder == 4'd6) ? 1'b1 : 1'b0);

assign lhs_V_1_fu_1027_p3 = ((or_ln1035_3_fu_1000_p2[0:0] == 1'b1) ? 32'd2 : add_ln238_reg_4104);

assign modOrder_read_read_fu_244_p2 = modOrder;

assign or_ln1035_1_fu_1287_p2 = (or_ln1035_fu_1283_p2 | icmp_ln1035_2_reg_4126);

assign or_ln1035_2_fu_1311_p2 = (or_ln1035_fu_1283_p2 | and_ln1035_1_fu_1298_p2);

assign or_ln1035_3_fu_1000_p2 = (p_Result_s_reg_4028 | icmp_ln1035_1_reg_4088);

assign or_ln1035_4_fu_1988_p2 = (or_ln1035_3_reg_4193 | icmp_ln1035_3_fu_1946_p2);

assign or_ln1035_fu_1283_p2 = (p_Result_s_reg_4028 | icmp_ln1035_reg_4115);

assign or_ln241_1_fu_1034_p2 = (grp_fu_405_p2 | cmp_i_i2871_reg_4077);

assign or_ln241_2_fu_1065_p2 = (or_ln241_1_fu_1034_p2 | icmp_ln241_reg_4109);

assign or_ln241_3_fu_1190_p2 = (or_ln241_fu_1165_p2 | icmp_ln241_reg_4109);

assign or_ln241_fu_1165_p2 = (xor_ln241_fu_1159_p2 | cmp_i_i2871_reg_4077);

assign p_Result_100_fu_2444_p2 = ((empty_106_fu_2439_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_102_fu_2079_p3 = ((and_ln1035_1_reg_4279[0:0] == 1'b1) ? p_Result_3_fu_2046_p3 : p_Result_5_fu_2071_p3);

assign p_Result_103_fu_2959_p9 = {{{{{{{{tmp_23_reg_4663}, {tmp_reg_4313}}, {select_ln779_11_fu_2952_p3}}, {p_Result_8_reg_4132}}, {select_ln779_9_fu_2938_p3}}, {p_Result_7_reg_4016_pp0_iter1_reg}}, {select_ln779_10_fu_2945_p3}}, {select_ln779_8_fu_2931_p3}};

assign p_Result_104_fu_1458_p3 = ((and_ln1035_2_reg_4198[0:0] == 1'b1) ? p_Result_10_fu_1439_p5 : p_Result_11_fu_1451_p3);

assign p_Result_107_fu_3262_p4 = {LLRout_T_data_V_21_fu_3251_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_21_fu_3251_p5[31:0]};

assign p_Result_108_fu_3290_p5 = {{LLRout_T_data_V_22_fu_3272_p5[71:64]}, {tmp_6_fu_3283_p3}, {LLRout_T_data_V_22_fu_3272_p5[47:0]}};

assign p_Result_10_fu_1439_p5 = {{reg_681}, {b1_scrambledSeq_V[1:0]}};

assign p_Result_111_fu_2846_p4 = {LLRout_T_data_V_25_fu_2834_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_25_fu_2834_p5[31:0]};

assign p_Result_112_fu_2890_p5 = {{LLRout_T_data_V_26_fu_2863_p5[71:64]}, {tmp_11_fu_2882_p3}, {LLRout_T_data_V_26_fu_2863_p5[47:0]}};

assign p_Result_115_fu_2751_p4 = {LLRout_T_data_V_29_fu_2739_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_29_fu_2739_p5[31:0]};

assign p_Result_116_fu_2795_p5 = {{LLRout_T_data_V_30_fu_2768_p5[71:64]}, {tmp_17_fu_2787_p3}, {LLRout_T_data_V_30_fu_2768_p5[47:0]}};

assign p_Result_117_fu_1993_p3 = ((icmp_ln1035_3_fu_1946_p2[0:0] == 1'b1) ? p_Result_61_fu_1951_p5 : p_Result_104_fu_1458_p3);

assign p_Result_118_fu_3319_p5 = {{ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14[71:66]}, {tmp_36_fu_3312_p3}, {ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14[63:0]}};

assign p_Result_119_fu_3369_p4 = {LLRout_T_data_V_33_fu_3357_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_33_fu_3357_p5[31:0]};

assign p_Result_11_fu_1451_p3 = ((p_Result_s_reg_4028[0:0] == 1'b1) ? p_Result_9_fu_1427_p5 : b1_scrambledSeq_V);

assign p_Result_120_fu_3413_p5 = {{LLRout_T_data_V_34_fu_3386_p5[71:64]}, {tmp_60_fu_3405_p3}, {LLRout_T_data_V_34_fu_3386_p5[47:0]}};

assign p_Result_121_fu_3483_p4 = {LLRout_T_data_V_36_fu_3471_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_36_fu_3471_p5[31:0]};

assign p_Result_122_fu_3539_p5 = {{LLRout_T_data_V_37_fu_3506_p5[71:64]}, {tmp_63_fu_3531_p3}, {LLRout_T_data_V_37_fu_3506_p5[47:0]}};

assign p_Result_123_fu_3567_p5 = {{ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14[71:66]}, {tmp_35_fu_3560_p3}, {ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14[63:0]}};

assign p_Result_124_fu_3617_p4 = {LLRout_T_data_V_39_fu_3605_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_39_fu_3605_p5[31:0]};

assign p_Result_125_fu_3661_p5 = {{LLRout_T_data_V_40_fu_3634_p5[71:64]}, {tmp_48_fu_3653_p3}, {LLRout_T_data_V_40_fu_3634_p5[47:0]}};

assign p_Result_126_fu_3731_p4 = {LLRout_T_data_V_42_fu_3719_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_42_fu_3719_p5[31:0]};

assign p_Result_127_fu_3741_p5 = {{p_Result_126_fu_3731_p4[71:32]}, {grp_fu_658_p4}, {p_Result_126_fu_3731_p4[15:0]}};

assign p_Result_128_fu_3761_p5 = {{p_Result_127_fu_3741_p5[71:64]}, {tmp_54_fu_3753_p3}, {p_Result_127_fu_3741_p5[47:0]}};

assign p_Result_129_fu_3789_p5 = {{ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14[71:66]}, {tmp_34_fu_3782_p3}, {ap_phi_mux_LLRout_T_data_V_31_phi_fu_383_p14[63:0]}};

assign p_Result_130_fu_3839_p4 = {LLRout_T_data_V_44_fu_3827_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_44_fu_3827_p5[31:0]};

assign p_Result_131_fu_3883_p5 = {{LLRout_T_data_V_45_fu_3856_p5[71:64]}, {tmp_43_fu_3875_p3}, {LLRout_T_data_V_45_fu_3856_p5[47:0]}};

assign p_Result_132_fu_3136_p5 = {{ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370[71:66]}, {tmp_12_fu_3129_p3}, {ap_phi_reg_pp0_iter1_LLRout_T_data_V_46_reg_370[63:0]}};

assign p_Result_133_fu_3186_p4 = {LLRout_T_data_V_48_fu_3174_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_48_fu_3174_p5[31:0]};

assign p_Result_134_fu_3196_p5 = {{p_Result_133_fu_3186_p4[71:32]}, {grp_fu_580_p4}, {p_Result_133_fu_3186_p4[15:0]}};

assign p_Result_135_fu_3216_p5 = {{p_Result_134_fu_3196_p5[71:64]}, {tmp_28_fu_3208_p3}, {p_Result_134_fu_3196_p5[47:0]}};

assign p_Result_136_fu_2999_p5 = {{ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361[71:66]}, {tmp_18_fu_2992_p3}, {ap_phi_reg_pp0_iter1_LLRout_T_data_V_49_reg_361[63:0]}};

assign p_Result_137_fu_3049_p4 = {LLRout_T_data_V_51_fu_3037_p5[72 - 1:33], |(1'd1), LLRout_T_data_V_51_fu_3037_p5[31:0]};

assign p_Result_138_fu_3105_p5 = {{LLRout_T_data_V_52_fu_3072_p5[71:64]}, {tmp_33_fu_3097_p3}, {LLRout_T_data_V_52_fu_3072_p5[47:0]}};

assign p_Result_13_fu_1078_p3 = tmp_data_V_11_reg_3992[32'd15];

assign p_Result_14_fu_1109_p3 = tmp_data_V_11_reg_3992[32'd47];

assign p_Result_15_fu_1465_p3 = p_Val2_7_reg_4224[32'd15];

assign p_Result_16_fu_1494_p3 = p_Val2_8_reg_4236[32'd15];

assign p_Result_17_fu_2193_p3 = p_Val2_10_reg_4334[32'd15];

assign p_Result_18_fu_2222_p3 = p_Val2_11_reg_4346[32'd15];

assign p_Result_25_fu_1868_p2 = ((and_ln779_fu_1862_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_26_fu_1727_p2 = ((empty_36_fu_1721_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_27_fu_1538_p2 = ((empty_58_fu_1532_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_28_fu_1892_p2 = ((and_ln779_1_fu_1886_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_2_fu_2024_p5 = {{24'd4515228}, {b1_scrambledSeq_V[1:0]}};

assign p_Result_30_fu_1916_p2 = ((and_ln779_2_fu_1910_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_31_fu_1940_p2 = ((and_ln779_3_fu_1934_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_33_fu_1751_p2 = ((empty_39_fu_1745_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_35_fu_1775_p2 = ((empty_42_fu_1769_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_36_fu_1799_p2 = ((empty_45_fu_1793_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_39_fu_1562_p2 = ((empty_61_fu_1556_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_3_fu_2046_p3 = {{reg_681}, {tmp6_fu_2036_p4}};

assign p_Result_41_fu_1586_p2 = ((empty_64_fu_1580_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_42_fu_1610_p2 = ((empty_67_fu_1604_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_45_fu_2112_p2 = ((and_ln779_4_fu_2106_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_46_fu_2129_p2 = ((and_ln779_5_fu_2123_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_47_fu_2156_p2 = ((and_ln779_6_fu_2150_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_48_fu_2179_p2 = ((and_ln779_7_fu_2173_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_4_fu_2054_p3 = ((p_Result_s_reg_4028[0:0] == 1'b1) ? p_Result_2_fu_2024_p5 : b1_scrambledSeq_V);

assign p_Result_50_fu_1823_p2 = ((empty_48_fu_1817_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_51_fu_1847_p2 = ((empty_51_fu_1841_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_55_fu_1634_p2 = ((empty_70_fu_1628_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_56_fu_1658_p2 = ((empty_73_fu_1652_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_58_fu_1682_p2 = ((empty_76_fu_1676_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_59_fu_1706_p2 = ((empty_79_fu_1700_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_5_fu_2071_p3 = ((and_ln1035_fu_2066_p2[0:0] == 1'b1) ? p_Result_3_fu_2046_p3 : p_Result_4_fu_2054_p3);

assign p_Result_61_fu_1951_p5 = {{scramblerSeq_V_q0}, {p_Result_104_fu_1458_p3[1:0]}};

assign p_Result_63_fu_981_p3 = tmp_data_V_11_reg_3992[32'd48];

assign p_Result_64_fu_1209_p3 = tmp_data_V_11_reg_3992[32'd31];

assign p_Result_65_fu_1236_p3 = tmp_data_V_11_reg_3992[32'd63];

assign p_Result_66_fu_2257_p3 = p_Val2_56_reg_4258[32'd15];

assign p_Result_67_fu_2281_p3 = p_Val2_57_reg_4266[32'd15];

assign p_Result_68_fu_2657_p3 = p_Val2_59_reg_4557[32'd15];

assign p_Result_69_fu_2685_p3 = p_Val2_60_reg_4565[32'd15];

assign p_Result_73_fu_2561_p2 = ((and_ln779_8_fu_2556_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_74_fu_2578_p2 = ((and_ln779_9_fu_2573_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_76_fu_2595_p2 = ((and_ln779_10_fu_2590_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_77_fu_2612_p2 = ((and_ln779_11_fu_2607_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_79_fu_2460_p2 = ((empty_116_fu_2455_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_80_fu_2477_p2 = ((empty_119_fu_2472_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_82_fu_2494_p2 = ((empty_122_fu_2489_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_83_fu_2511_p2 = ((empty_125_fu_2506_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_85_fu_2528_p2 = ((empty_128_fu_2523_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_86_fu_2545_p2 = ((empty_131_fu_2540_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_8_fu_944_p3 = tmp_data_V_11_reg_3992[32'd48];

assign p_Result_90_fu_2315_p2 = ((empty_85_fu_2310_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_91_fu_2332_p2 = ((empty_88_fu_2327_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_93_fu_2349_p2 = ((empty_91_fu_2344_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_94_fu_2366_p2 = ((empty_94_fu_2361_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_96_fu_2383_p2 = ((empty_97_fu_2378_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_97_fu_2400_p2 = ((empty_100_fu_2395_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_99_fu_2422_p2 = ((empty_103_fu_2417_p2 == 26'd0) ? 1'b1 : 1'b0);

assign p_Result_9_fu_1427_p5 = {{24'd4515228}, {b1_scrambledSeq_V[1:0]}};

assign p_Val2_10_fu_1484_p2 = (zext_ln118_fu_1413_p1 - select_ln292_fu_1477_p3);

assign p_Val2_11_fu_1513_p2 = (zext_ln118_fu_1413_p1 - p_Val2_9_fu_1506_p3);

assign p_Val2_12_fu_2234_p3 = ((p_Result_18_fu_2222_p3[0:0] == 1'b1) ? sub_ln324_fu_2229_p2 : p_Val2_11_reg_4346);

assign p_Val2_1_fu_954_p4 = {{tmp_data_V_11_reg_3992[31:16]}};

assign p_Val2_3_fu_972_p4 = {{tmp_data_V_11_reg_3992[63:48]}};

assign p_Val2_4_fu_963_p4 = {{tmp_data_V_11_reg_3992[47:32]}};

assign p_Val2_55_fu_1249_p3 = ((p_Result_65_fu_1236_p3[0:0] == 1'b1) ? sub_ln283_1_fu_1243_p2 : p_Val2_3_fu_972_p4);

assign p_Val2_56_fu_1230_p2 = (zext_ln119_fu_936_p1 - select_ln272_1_fu_1222_p3);

assign p_Val2_57_fu_1257_p2 = (zext_ln119_fu_936_p1 - p_Val2_55_fu_1249_p3);

assign p_Val2_58_fu_2293_p3 = ((p_Result_67_fu_2281_p3[0:0] == 1'b1) ? sub_ln303_1_fu_2288_p2 : p_Val2_57_reg_4266);

assign p_Val2_59_fu_2276_p2 = (zext_ln118_reg_4318 - select_ln292_1_fu_2269_p3);

assign p_Val2_5_fu_951_p1 = tmp_data_V_11_reg_3992[15:0];

assign p_Val2_60_fu_2300_p2 = (zext_ln118_reg_4318 - p_Val2_58_fu_2293_p3);

assign p_Val2_61_fu_2697_p3 = ((p_Result_69_fu_2685_p3[0:0] == 1'b1) ? sub_ln324_1_fu_2692_p2 : p_Val2_60_reg_4565);

assign p_Val2_6_fu_1122_p3 = ((p_Result_14_fu_1109_p3[0:0] == 1'b1) ? sub_ln283_fu_1116_p2 : p_Val2_4_fu_963_p4);

assign p_Val2_7_fu_1099_p2 = (zext_ln119_fu_936_p1 - select_ln272_fu_1091_p3);

assign p_Val2_8_fu_1130_p2 = (zext_ln119_fu_936_p1 - p_Val2_6_fu_1122_p3);

assign p_Val2_9_fu_1506_p3 = ((p_Result_16_fu_1494_p3[0:0] == 1'b1) ? sub_ln303_fu_1501_p2 : p_Val2_8_reg_4236);

assign phitmp72_fu_1277_p2 = (trunc_ln141_fu_1266_p1 + zext_ln141_1_fu_1269_p1);

assign phitmp_fu_1982_p2 = (trunc_ln238_fu_1971_p1 + zext_ln238_2_fu_1974_p1);

assign ret_V_1_fu_868_p2 = (zext_ln186_2_fu_860_p1 + zext_ln186_3_fu_864_p1);

assign ret_V_2_fu_1148_p2 = (zext_ln186_4_fu_1140_p1 + zext_ln186_5_fu_1144_p1);

assign ret_V_fu_909_p2 = (zext_ln186_fu_901_p1 + zext_ln186_1_fu_905_p1);

assign rhs_V_1_fu_1070_p3 = ((or_ln241_2_fu_1065_p2[0:0] == 1'b1) ? zext_ln250_fu_1054_p1 : select_ln250_fu_1058_p3);

assign select_ln1035_10_fu_2001_p3 = ((icmp_ln1035_3_fu_1946_p2[0:0] == 1'b1) ? 32'd2 : add_ln238_1_fu_1977_p2);

assign select_ln1035_11_fu_2009_p3 = ((icmp_ln1035_3_fu_1946_p2[0:0] == 1'b1) ? add_ln235_1_fu_1963_p2 : select_ln1035_7_reg_4203);

assign select_ln1035_12_fu_2016_p3 = ((icmp_ln1035_3_fu_1946_p2[0:0] == 1'b1) ? 26'd2 : phitmp_fu_1982_p2);

assign select_ln1035_1_fu_1317_p3 = ((or_ln1035_2_fu_1311_p2[0:0] == 1'b1) ? select_ln1035_fu_1303_p3 : add_ln141_fu_1272_p2);

assign select_ln1035_2_fu_2086_p3 = ((and_ln1035_fu_2066_p2[0:0] == 1'b1) ? grp_fu_400_p2 : 32'd1);

assign select_ln1035_3_fu_2094_p3 = ((and_ln1035_1_reg_4279[0:0] == 1'b1) ? grp_fu_400_p2 : select_ln1035_2_fu_2086_p3);

assign select_ln1035_4_fu_1325_p3 = ((and_ln1035_1_fu_1298_p2[0:0] == 1'b1) ? 26'd0 : 26'd2);

assign select_ln1035_5_fu_1333_p3 = ((or_ln1035_2_fu_1311_p2[0:0] == 1'b1) ? select_ln1035_4_fu_1325_p3 : phitmp72_fu_1277_p2);

assign select_ln1035_7_fu_1020_p3 = ((and_ln1035_2_fu_1009_p2[0:0] == 1'b1) ? add_ln235_reg_4099 : select_ln779_fu_1014_p3);

assign select_ln1035_fu_1303_p3 = ((and_ln1035_1_fu_1298_p2[0:0] == 1'b1) ? 32'd0 : 32'd2);

assign select_ln155_fu_1374_p3 = ((and_ln155_fu_1362_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign select_ln241_1_fu_1178_p3 = ((or_ln241_fu_1165_p2[0:0] == 1'b1) ? select_ln241_fu_1170_p3 : 3'd6);

assign select_ln241_2_fu_1039_p3 = ((p_Result_7_reg_4016[0:0] == 1'b1) ? 3'd4 : 3'd0);

assign select_ln241_3_fu_1046_p3 = ((or_ln241_1_fu_1034_p2[0:0] == 1'b1) ? select_ln241_2_fu_1039_p3 : 3'd6);

assign select_ln241_5_fu_1195_p3 = ((or_ln241_3_fu_1190_p2[0:0] == 1'b1) ? zext_ln241_fu_1186_p1 : select_ln250_fu_1058_p3);

assign select_ln241_fu_1170_p3 = ((p_Result_63_fu_981_p3[0:0] == 1'b1) ? 3'd4 : 3'd0);

assign select_ln250_fu_1058_p3 = ((cmp_i_i_reg_4083[0:0] == 1'b1) ? 4'd8 : 4'd0);

assign select_ln272_1_fu_1222_p3 = ((p_Result_64_fu_1209_p3[0:0] == 1'b1) ? sub_ln273_1_fu_1216_p2 : p_Val2_1_fu_954_p4);

assign select_ln272_fu_1091_p3 = ((p_Result_13_fu_1078_p3[0:0] == 1'b1) ? sub_ln273_fu_1085_p2 : p_Val2_5_fu_951_p1);

assign select_ln292_1_fu_2269_p3 = ((p_Result_66_fu_2257_p3[0:0] == 1'b1) ? sub_ln293_1_fu_2264_p2 : p_Val2_56_reg_4258);

assign select_ln292_fu_1477_p3 = ((p_Result_15_fu_1465_p3[0:0] == 1'b1) ? sub_ln293_fu_1472_p2 : p_Val2_7_reg_4224);

assign select_ln312_1_fu_2669_p3 = ((p_Result_68_fu_2657_p3[0:0] == 1'b1) ? sub_ln313_1_fu_2664_p2 : p_Val2_59_reg_4557);

assign select_ln312_fu_2205_p3 = ((p_Result_17_fu_2193_p3[0:0] == 1'b1) ? sub_ln313_fu_2200_p2 : p_Val2_10_reg_4334);

assign select_ln779_10_fu_2945_p3 = ((p_Result_47_reg_4521[0:0] == 1'b1) ? grp_fu_520_p4 : grp_fu_529_p2);

assign select_ln779_11_fu_2952_p3 = ((p_Result_48_reg_4526[0:0] == 1'b1) ? grp_fu_535_p4 : grp_fu_544_p2);

assign select_ln779_12_fu_3801_p3 = ((p_Result_73_reg_4643[0:0] == 1'b1) ? grp_fu_520_p4 : grp_fu_529_p2);

assign select_ln779_13_fu_3820_p3 = ((p_Result_74_reg_4648[0:0] == 1'b1) ? grp_fu_535_p4 : grp_fu_544_p2);

assign select_ln779_14_fu_3849_p3 = ((p_Result_76_reg_4653[0:0] == 1'b1) ? grp_fu_598_p4 : grp_fu_607_p2);

assign select_ln779_15_fu_3868_p3 = ((p_Result_77_reg_4658[0:0] == 1'b1) ? grp_fu_613_p4 : grp_fu_622_p2);

assign select_ln779_4_fu_2903_p3 = ((p_Result_25_reg_4428[0:0] == 1'b1) ? grp_fu_460_p4 : grp_fu_469_p2);

assign select_ln779_5_fu_2910_p3 = ((p_Result_28_reg_4433[0:0] == 1'b1) ? grp_fu_475_p4 : grp_fu_484_p2);

assign select_ln779_6_fu_2917_p3 = ((p_Result_30_reg_4438[0:0] == 1'b1) ? grp_fu_490_p4 : grp_fu_499_p2);

assign select_ln779_7_fu_2924_p3 = ((p_Result_31_reg_4443[0:0] == 1'b1) ? grp_fu_505_p4 : grp_fu_514_p2);

assign select_ln779_8_fu_2931_p3 = ((p_Result_45_reg_4511[0:0] == 1'b1) ? grp_fu_460_p4 : grp_fu_469_p2);

assign select_ln779_9_fu_2938_p3 = ((p_Result_46_reg_4516[0:0] == 1'b1) ? grp_fu_475_p4 : grp_fu_484_p2);

assign select_ln779_fu_1014_p3 = ((p_Result_s_reg_4028[0:0] == 1'b1) ? 32'd1 : posI_load_reg_4065);

assign shl_ln779_10_fu_2584_p2 = 26'd1 << grp_fu_415_p2;

assign shl_ln779_11_fu_2601_p2 = 26'd1 << grp_fu_420_p2;

assign shl_ln779_1_fu_2118_p2 = 26'd1 << add_ln779_reg_4307;

assign shl_ln779_2_fu_2144_p2 = 26'd1 << add_ln779_1_fu_2139_p2;

assign shl_ln779_3_fu_1856_p2 = 26'd1 << trunc_ln779_fu_1853_p1;

assign shl_ln779_4_fu_2167_p2 = 26'd1 << add_ln779_2_fu_2162_p2;

assign shl_ln779_5_fu_1880_p2 = 26'd1 << add_ln779_3_fu_1874_p2;

assign shl_ln779_6_fu_1904_p2 = 26'd1 << add_ln779_4_fu_1898_p2;

assign shl_ln779_7_fu_1928_p2 = 26'd1 << add_ln779_5_fu_1922_p2;

assign shl_ln779_8_fu_2551_p2 = 26'd1 << select_ln1035_12_reg_4486;

assign shl_ln779_9_fu_2567_p2 = 26'd1 << grp_fu_410_p2;

assign shl_ln779_fu_2101_p2 = 26'd1 << select_ln1035_5_reg_4290;

assign sub_ln273_1_fu_1216_p2 = ($signed(16'd0) - $signed(p_Val2_1_fu_954_p4));

assign sub_ln273_fu_1085_p2 = ($signed(16'd0) - $signed(p_Val2_5_fu_951_p1));

assign sub_ln283_1_fu_1243_p2 = ($signed(16'd0) - $signed(p_Val2_3_fu_972_p4));

assign sub_ln283_fu_1116_p2 = ($signed(16'd0) - $signed(p_Val2_4_fu_963_p4));

assign sub_ln293_1_fu_2264_p2 = ($signed(16'd0) - $signed(p_Val2_56_reg_4258));

assign sub_ln293_fu_1472_p2 = ($signed(16'd0) - $signed(p_Val2_7_reg_4224));

assign sub_ln303_1_fu_2288_p2 = ($signed(16'd0) - $signed(p_Val2_57_reg_4266));

assign sub_ln303_fu_1501_p2 = ($signed(16'd0) - $signed(p_Val2_8_reg_4236));

assign sub_ln313_1_fu_2664_p2 = ($signed(16'd0) - $signed(p_Val2_59_reg_4557));

assign sub_ln313_fu_2200_p2 = ($signed(16'd0) - $signed(p_Val2_10_reg_4334));

assign sub_ln319_1_fu_2676_p2 = (zext_ln117_reg_4531 - select_ln312_1_fu_2669_p3);

assign sub_ln319_fu_2212_p2 = (zext_ln117_fu_2189_p1 - select_ln312_fu_2205_p3);

assign sub_ln324_1_fu_2692_p2 = ($signed(16'd0) - $signed(p_Val2_60_reg_4565));

assign sub_ln324_fu_2229_p2 = ($signed(16'd0) - $signed(p_Val2_11_reg_4346));

assign sub_ln330_1_fu_2704_p2 = (zext_ln117_reg_4531 - p_Val2_61_fu_2697_p3);

assign sub_ln330_fu_2241_p2 = (zext_ln117_fu_2189_p1 - p_Val2_12_fu_2234_p3);

assign sub_ln368_20_fu_3059_p2 = (16'd0 - grp_fu_580_p4);

assign sub_ln368_21_fu_3084_p2 = (15'd0 - grp_fu_589_p4);

assign sub_ln368_38_fu_3493_p2 = (16'd0 - grp_fu_658_p4);

assign sub_ln368_39_fu_3518_p2 = (15'd0 - grp_fu_667_p4);

assign symbolsIn_TREADY = regslice_both_symbolsIn_V_data_V_U_ack_in;

assign tmp6_fu_2036_p4 = {{b1_scrambledSeq_V[25:24]}};

assign tmp_11_fu_2882_p3 = {{empty_55_fu_2875_p3}, {1'd1}};

assign tmp_12_fu_3129_p3 = {{p_Result_1_reg_4043_pp0_iter1_reg}, {1'd0}};

assign tmp_17_fu_2787_p3 = {{empty_83_fu_2780_p3}, {1'd1}};

assign tmp_18_fu_2992_p3 = {{p_Result_1_reg_4043_pp0_iter1_reg}, {1'd0}};

assign tmp_28_fu_3208_p3 = {{grp_fu_589_p4}, {1'd0}};

assign tmp_33_fu_3097_p3 = {{empty_143_fu_3090_p3}, {1'd1}};

assign tmp_34_fu_3782_p3 = {{p_Result_1_reg_4043_pp0_iter1_reg}, {and_ln341_1_fu_3777_p2}};

assign tmp_35_fu_3560_p3 = {{p_Result_1_reg_4043_pp0_iter1_reg}, {and_ln394_1_fu_3555_p2}};

assign tmp_36_fu_3312_p3 = {{p_Result_1_reg_4043_pp0_iter1_reg}, {and_ln467_1_fu_3307_p2}};

assign tmp_39_fu_3681_p5 = {{p_Result_125_fu_3661_p5[71:66]}, {tmp_49_fu_3674_p3}, {p_Result_125_fu_3661_p5[63:0]}};

assign tmp_3_fu_819_p4 = {{modOrder[3:2]}};

assign tmp_42_fu_3433_p5 = {{p_Result_120_fu_3413_p5[71:66]}, {tmp_53_fu_3426_p3}, {p_Result_120_fu_3413_p5[63:0]}};

assign tmp_43_fu_3875_p3 = {{select_ln779_15_fu_3868_p3}, {1'd1}};

assign tmp_48_fu_3653_p3 = {{empty_135_fu_3646_p3}, {1'd1}};

assign tmp_49_fu_3674_p3 = {{p_Result_1_reg_4043_pp0_iter1_reg}, {1'd0}};

assign tmp_53_fu_3426_p3 = {{p_Result_1_reg_4043_pp0_iter1_reg}, {1'd0}};

assign tmp_54_fu_3753_p3 = {{grp_fu_667_p4}, {1'd0}};

assign tmp_60_fu_3405_p3 = {{empty_110_fu_3398_p3}, {1'd1}};

assign tmp_63_fu_3531_p3 = {{empty_114_fu_3524_p3}, {1'd1}};

assign tmp_6_fu_3283_p3 = {{select_ln779_7_reg_4755}, {1'd1}};

assign trunc_ln141_fu_1266_p1 = lhs_V_reg_4059[25:0];

assign trunc_ln238_fu_1971_p1 = lhs_V_1_reg_4209[25:0];

assign trunc_ln779_fu_1853_p1 = lhs_V_1_reg_4209[25:0];

assign xor_ln1035_fu_1292_p2 = (or_ln1035_fu_1283_p2 ^ 1'd1);

assign xor_ln241_fu_1159_p2 = (p_Result_63_fu_981_p3 ^ 1'd1);

assign xor_ln779_1_fu_1004_p2 = (p_Result_s_reg_4028 ^ 1'd1);

assign xor_ln779_fu_2061_p2 = (p_Result_s_reg_4028 ^ 1'd1);

assign zext_ln117_fu_2189_p1 = A_2_s1614_r_V;

assign zext_ln118_fu_1413_p1 = A_4_s1614_r_V;

assign zext_ln119_fu_936_p1 = A_8_r_V;

assign zext_ln130_fu_921_p1 = posI;

assign zext_ln141_1_fu_1269_p1 = rhs_V_reg_4071;

assign zext_ln141_fu_1263_p1 = rhs_V_reg_4071;

assign zext_ln1494_fu_988_p1 = A_4_r_V;

assign zext_ln186_1_fu_905_p1 = jump2_V;

assign zext_ln186_2_fu_860_p1 = rowI;

assign zext_ln186_3_fu_864_p1 = jump2_V;

assign zext_ln186_4_fu_1140_p1 = lhs_V_1_fu_1027_p3;

assign zext_ln186_5_fu_1144_p1 = rhs_V_1_fu_1070_p3;

assign zext_ln186_fu_901_p1 = rowI;

assign zext_ln233_1_fu_1154_p1 = select_ln1035_7_fu_1020_p3;

assign zext_ln233_fu_880_p1 = posI;

assign zext_ln238_1_fu_1968_p1 = rhs_V_1_reg_4218;

assign zext_ln238_2_fu_1974_p1 = rhs_V_1_reg_4218;

assign zext_ln238_fu_885_p1 = jump2_V;

assign zext_ln241_fu_1186_p1 = select_ln241_1_fu_1178_p3;

assign zext_ln250_fu_1054_p1 = select_ln241_3_fu_1046_p3;

assign zext_ln779_fu_2135_p1 = ap_phi_reg_pp0_iter0_empty_33_reg_310;

always @ (posedge ap_clk) begin
    A_8_r_V[12] <= 1'b0;
    A_4_s1614_r_V[0] <= 1'b0;
    A_4_s1614_r_V[4:2] <= 3'b000;
    A_4_s1614_r_V[11:10] <= 2'b00;
    A_2_s1614_r_V[3:1] <= 3'b000;
    A_2_s1614_r_V[5:5] <= 1'b0;
    A_2_s1614_r_V[10:9] <= 2'b00;
    jump2_V[0] <= 1'b0;
    rhs_V_reg_4071[0] <= 1'b0;
    zext_ln1494_reg_4156[23:8] <= 16'b0000000000000000;
    rhs_V_1_reg_4218[0] <= 1'b0;
    zext_ln118_reg_4318[0] <= 1'b0;
    zext_ln118_reg_4318[4:2] <= 3'b000;
    zext_ln118_reg_4318[11:10] <= 2'b00;
    zext_ln118_reg_4318[15:13] <= 3'b000;
    zext_ln117_reg_4531[3:1] <= 3'b000;
    zext_ln117_reg_4531[5:5] <= 1'b0;
    zext_ln117_reg_4531[10:9] <= 2'b00;
    zext_ln117_reg_4531[15:12] <= 4'b0000;
    ap_phi_reg_pp0_iter0_empty_33_reg_310[0] <= 1'b0;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "demapper_M_QAM_top_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //demapper_M_QAM_top

