// Seed: 3649724227
module module_0 (
    output wor id_0,
    output supply0 id_1,
    output supply1 id_2
);
  logic id_4;
  assign module_2.id_0 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3
);
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
program module_2 #(
    parameter id_0 = 32'd47
) (
    input  tri  _id_0,
    output wand id_1
);
  assign id_1 = -1 == -1;
  assign id_1 = 1;
  wire [id_0 : id_0] id_3;
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endprogram
