module top_module (
    input  [7:0] a,
    input  [7:0] b,
    output [7:0] s,
    output       overflow
);
    assign s = a + b;

    // Signed overflow detection:
    // Overflow occurs if:
    // - a and b are positive and s is negative
    // - a and b are negative and s is positive
    assign overflow = (~a[7] & ~b[7] & s[7]) | (a[7] & b[7] & ~s[7]);

endmodule
