
*** Running vivado
    with args -log microblaze_mcs_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source microblaze_mcs_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source microblaze_mcs_0.tcl -notrace
Command: synth_design -top microblaze_mcs_0 -part xc7k420tffg1156-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 404680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.727 ; gain = 202.414 ; free physical = 2141 ; free virtual = 18971
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_mcs_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/synth/microblaze_mcs_0.vhd:77]
INFO: [Synth 8-3491] module 'bd_fc5c' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:14' bound to instance 'U0' of component 'bd_fc5c' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/synth/microblaze_mcs_0.vhd:123]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:39]
INFO: [Synth 8-3491] module 'bd_fc5c_dlmb_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_dlmb_0_stub.vhdl:5' bound to instance 'dlmb' of component 'bd_fc5c_dlmb_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:342]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_dlmb_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_dlmb_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'bd_fc5c_dlmb_cntlr_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_dlmb_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_cntlr' of component 'bd_fc5c_dlmb_cntlr_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:375]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_dlmb_cntlr_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_dlmb_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'bd_fc5c_ilmb_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_ilmb_0_stub.vhdl:5' bound to instance 'ilmb' of component 'bd_fc5c_ilmb_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:429]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_ilmb_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_ilmb_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'bd_fc5c_ilmb_cntlr_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_ilmb_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_cntlr' of component 'bd_fc5c_ilmb_cntlr_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:457]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_ilmb_cntlr_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_ilmb_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'bd_fc5c_iomodule_0_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_iomodule_0_0_stub.vhdl:5' bound to instance 'iomodule_0' of component 'bd_fc5c_iomodule_0_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:511]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_iomodule_0_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_iomodule_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'bd_fc5c_lmb_bram_I_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_lmb_bram_I_0_stub.vhdl:5' bound to instance 'lmb_bram_I' of component 'bd_fc5c_lmb_bram_I_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:545]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_lmb_bram_I_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_lmb_bram_I_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'bd_fc5c_microblaze_I_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_microblaze_I_0_stub.vhdl:5' bound to instance 'microblaze_I' of component 'bd_fc5c_microblaze_I_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:692]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_microblaze_I_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_microblaze_I_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'bd_fc5c_rst_0_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_rst_0_0_stub.vhdl:5' bound to instance 'rst_0' of component 'bd_fc5c_rst_0_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:750]
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_rst_0_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/realtime/bd_fc5c_rst_0_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c' (1#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'microblaze_mcs_0' (2#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/synth/microblaze_mcs_0.vhd:77]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.164 ; gain = 242.852 ; free physical = 2117 ; free virtual = 18947
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.164 ; gain = 242.852 ; free physical = 2117 ; free virtual = 18947
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_fc5c_dlmb_0' instantiated as 'U0/dlmb' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:342]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_fc5c_dlmb_cntlr_0' instantiated as 'U0/dlmb_cntlr' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:375]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_fc5c_ilmb_0' instantiated as 'U0/ilmb' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:429]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_fc5c_ilmb_cntlr_0' instantiated as 'U0/ilmb_cntlr' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:457]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_fc5c_iomodule_0_0' instantiated as 'U0/iomodule_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:511]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_fc5c_lmb_bram_I_0' instantiated as 'U0/lmb_bram_I' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:545]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_fc5c_microblaze_I_0' instantiated as 'U0/microblaze_I' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:692]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_fc5c_rst_0_0' instantiated as 'U0/rst_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/bd_0/hdl/bd_fc5c.vhd:750]
INFO: [Device 21-403] Loading part xc7k420tffg1156-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp/bd_fc5c_microblaze_I_0_in_context.xdc] for cell 'U0/microblaze_I'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp/bd_fc5c_microblaze_I_0_in_context.xdc] for cell 'U0/microblaze_I'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_2/bd_fc5c_rst_0_0_in_context.xdc] for cell 'U0/rst_0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_2/bd_fc5c_rst_0_0_in_context.xdc] for cell 'U0/rst_0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_3/bd_fc5c_ilmb_0_in_context.xdc] for cell 'U0/ilmb'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_3/bd_fc5c_ilmb_0_in_context.xdc] for cell 'U0/ilmb'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_4/bd_fc5c_dlmb_0_in_context.xdc] for cell 'U0/dlmb'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_4/bd_fc5c_dlmb_0_in_context.xdc] for cell 'U0/dlmb'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_5/bd_fc5c_dlmb_cntlr_0_in_context.xdc] for cell 'U0/dlmb_cntlr'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_5/bd_fc5c_dlmb_cntlr_0_in_context.xdc] for cell 'U0/dlmb_cntlr'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_6/bd_fc5c_ilmb_cntlr_0_in_context.xdc] for cell 'U0/ilmb_cntlr'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_6/bd_fc5c_ilmb_cntlr_0_in_context.xdc] for cell 'U0/ilmb_cntlr'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_7/bd_fc5c_lmb_bram_I_0_in_context.xdc] for cell 'U0/lmb_bram_I'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_7/bd_fc5c_lmb_bram_I_0_in_context.xdc] for cell 'U0/lmb_bram_I'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_8/bd_fc5c_iomodule_0_0_in_context.xdc] for cell 'U0/iomodule_0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/.Xil/Vivado-404676-UEM/dcp_8/bd_fc5c_iomodule_0_0_in_context.xdc] for cell 'U0/iomodule_0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/microblaze_mcs_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1667.648 ; gain = 0.000 ; free physical = 1867 ; free virtual = 18697
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1868 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k420tffg1156-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1868 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/rst_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1868 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1867 ; free virtual = 18697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1680 (col length:160)
BRAMs: 1670 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1867 ; free virtual = 18697
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1868 ; free virtual = 18698
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1868 ; free virtual = 18698

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1868 ; free virtual = 18698
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1868 ; free virtual = 18698

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/dlmb_cntlr/BRAM_Clk_A' to pin 'U0/dlmb_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/ilmb_cntlr/BRAM_Clk_A' to pin 'U0/ilmb_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1840 ; free virtual = 18670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1840 ; free virtual = 18670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |bd_fc5c_dlmb_0         |         1|
|2     |bd_fc5c_dlmb_cntlr_0   |         1|
|3     |bd_fc5c_ilmb_0         |         1|
|4     |bd_fc5c_ilmb_cntlr_0   |         1|
|5     |bd_fc5c_iomodule_0_0   |         1|
|6     |bd_fc5c_lmb_bram_I_0   |         1|
|7     |bd_fc5c_microblaze_I_0 |         1|
|8     |bd_fc5c_rst_0_0        |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |bd_fc5c_dlmb_0_bbox         |     1|
|2     |bd_fc5c_dlmb_cntlr_0_bbox   |     1|
|3     |bd_fc5c_ilmb_0_bbox         |     1|
|4     |bd_fc5c_ilmb_cntlr_0_bbox   |     1|
|5     |bd_fc5c_iomodule_0_0_bbox   |     1|
|6     |bd_fc5c_lmb_bram_I_0_bbox   |     1|
|7     |bd_fc5c_microblaze_I_0_bbox |     1|
|8     |bd_fc5c_rst_0_0_bbox        |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   750|
|2     |  U0     |bd_fc5c |   750|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1667.648 ; gain = 105.438 ; free physical = 1831 ; free virtual = 18661
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1667.648 ; gain = 602.336 ; free physical = 1831 ; free virtual = 18661
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.648 ; gain = 502.773 ; free physical = 1818 ; free virtual = 18648
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1667.648 ; gain = 0.000 ; free physical = 1818 ; free virtual = 18648
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 16:36:31 2023...
