// Seed: 1197503488
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  wire id_3;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd32,
    parameter id_3  = 32'd84,
    parameter id_6  = 32'd56,
    parameter id_8  = 32'd61
) (
    output uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wire _id_3,
    output wor id_4,
    output wire id_5,
    output tri _id_6,
    output supply0 id_7,
    input supply0 _id_8,
    input supply0 id_9,
    input wand id_10,
    input wand id_11,
    output tri0 id_12,
    output tri _id_13,
    input wire id_14,
    input tri id_15
);
  assign id_4 = 1;
  logic [{  id_3  ,  id_8  ,  id_8  ,  id_13  ,  id_6  } : -1 'b0] id_17;
  module_0 modCall_1 (
      id_11,
      id_2
  );
endmodule
