{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 14:05:22 2017 " "Info: Processing started: Fri Sep 22 14:05:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/main.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register Unidade_de_Controle:UC\|state.Fetch_E2 Unidade_de_Controle:UC\|state.Fetch_PC 380.08 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 380.08 MHz between source register \"Unidade_de_Controle:UC\|state.Fetch_E2\" and destination register \"Unidade_de_Controle:UC\|state.Fetch_PC\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.631 ns + Longest register register " "Info: + Longest register to register delay is 0.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Unidade_de_Controle:UC\|state.Fetch_E2 1 REG LCFF_X1_Y49_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y49_N3; Fanout = 2; REG Node = 'Unidade_de_Controle:UC\|state.Fetch_E2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Unidade_de_Controle:UC|state.Fetch_E2 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.177 ns) 0.535 ns Unidade_de_Controle:UC\|state.Fetch_PC~0 2 COMB LCCOMB_X1_Y49_N28 1 " "Info: 2: + IC(0.358 ns) + CELL(0.177 ns) = 0.535 ns; Loc. = LCCOMB_X1_Y49_N28; Fanout = 1; COMB Node = 'Unidade_de_Controle:UC\|state.Fetch_PC~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Unidade_de_Controle:UC|state.Fetch_E2 Unidade_de_Controle:UC|state.Fetch_PC~0 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.631 ns Unidade_de_Controle:UC\|state.Fetch_PC 3 REG LCFF_X1_Y49_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.631 ns; Loc. = LCFF_X1_Y49_N29; Fanout = 1; REG Node = 'Unidade_de_Controle:UC\|state.Fetch_PC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Unidade_de_Controle:UC|state.Fetch_PC~0 Unidade_de_Controle:UC|state.Fetch_PC } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 43.26 % ) " "Info: Total cell delay = 0.273 ns ( 43.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.358 ns ( 56.74 % ) " "Info: Total interconnect delay = 0.358 ns ( 56.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Unidade_de_Controle:UC|state.Fetch_E2 Unidade_de_Controle:UC|state.Fetch_PC~0 Unidade_de_Controle:UC|state.Fetch_PC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.631 ns" { Unidade_de_Controle:UC|state.Fetch_E2 {} Unidade_de_Controle:UC|state.Fetch_PC~0 {} Unidade_de_Controle:UC|state.Fetch_PC {} } { 0.000ns 0.358ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.075 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.602 ns) 3.075 ns Unidade_de_Controle:UC\|state.Fetch_PC 3 REG LCFF_X1_Y49_N29 1 " "Info: 3: + IC(1.323 ns) + CELL(0.602 ns) = 3.075 ns; Loc. = LCFF_X1_Y49_N29; Fanout = 1; REG Node = 'Unidade_de_Controle:UC\|state.Fetch_PC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { clock~clkctrl Unidade_de_Controle:UC|state.Fetch_PC } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.94 % ) " "Info: Total cell delay = 1.628 ns ( 52.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.447 ns ( 47.06 % ) " "Info: Total interconnect delay = 1.447 ns ( 47.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock clock~clkctrl Unidade_de_Controle:UC|state.Fetch_PC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:UC|state.Fetch_PC {} } { 0.000ns 0.000ns 0.124ns 1.323ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.075 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.602 ns) 3.075 ns Unidade_de_Controle:UC\|state.Fetch_E2 3 REG LCFF_X1_Y49_N3 2 " "Info: 3: + IC(1.323 ns) + CELL(0.602 ns) = 3.075 ns; Loc. = LCFF_X1_Y49_N3; Fanout = 2; REG Node = 'Unidade_de_Controle:UC\|state.Fetch_E2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { clock~clkctrl Unidade_de_Controle:UC|state.Fetch_E2 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.94 % ) " "Info: Total cell delay = 1.628 ns ( 52.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.447 ns ( 47.06 % ) " "Info: Total interconnect delay = 1.447 ns ( 47.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock clock~clkctrl Unidade_de_Controle:UC|state.Fetch_E2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:UC|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.323ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock clock~clkctrl Unidade_de_Controle:UC|state.Fetch_PC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:UC|state.Fetch_PC {} } { 0.000ns 0.000ns 0.124ns 1.323ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock clock~clkctrl Unidade_de_Controle:UC|state.Fetch_E2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:UC|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.323ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Unidade_de_Controle:UC|state.Fetch_E2 Unidade_de_Controle:UC|state.Fetch_PC~0 Unidade_de_Controle:UC|state.Fetch_PC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.631 ns" { Unidade_de_Controle:UC|state.Fetch_E2 {} Unidade_de_Controle:UC|state.Fetch_PC~0 {} Unidade_de_Controle:UC|state.Fetch_PC {} } { 0.000ns 0.358ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock clock~clkctrl Unidade_de_Controle:UC|state.Fetch_PC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:UC|state.Fetch_PC {} } { 0.000ns 0.000ns 0.124ns 1.323ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock clock~clkctrl Unidade_de_Controle:UC|state.Fetch_E2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:UC|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.323ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Unidade_de_Controle:UC|state.Fetch_PC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Unidade_de_Controle:UC|state.Fetch_PC {} } {  } {  } "" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Estado\[1\] Unidade_de_Controle:UC\|state.Fetch_E2 6.763 ns register " "Info: tco from clock \"clock\" to destination pin \"Estado\[1\]\" through register \"Unidade_de_Controle:UC\|state.Fetch_E2\" is 6.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.075 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.602 ns) 3.075 ns Unidade_de_Controle:UC\|state.Fetch_E2 3 REG LCFF_X1_Y49_N3 2 " "Info: 3: + IC(1.323 ns) + CELL(0.602 ns) = 3.075 ns; Loc. = LCFF_X1_Y49_N3; Fanout = 2; REG Node = 'Unidade_de_Controle:UC\|state.Fetch_E2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { clock~clkctrl Unidade_de_Controle:UC|state.Fetch_E2 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.94 % ) " "Info: Total cell delay = 1.628 ns ( 52.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.447 ns ( 47.06 % ) " "Info: Total interconnect delay = 1.447 ns ( 47.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock clock~clkctrl Unidade_de_Controle:UC|state.Fetch_E2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:UC|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.323ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.411 ns + Longest register pin " "Info: + Longest register to pin delay is 3.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Unidade_de_Controle:UC\|state.Fetch_E2 1 REG LCFF_X1_Y49_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y49_N3; Fanout = 2; REG Node = 'Unidade_de_Controle:UC\|state.Fetch_E2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Unidade_de_Controle:UC|state.Fetch_E2 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(2.820 ns) 3.411 ns Estado\[1\] 2 PIN PIN_H7 0 " "Info: 2: + IC(0.591 ns) + CELL(2.820 ns) = 3.411 ns; Loc. = PIN_H7; Fanout = 0; PIN Node = 'Estado\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { Unidade_de_Controle:UC|state.Fetch_E2 Estado[1] } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/msc3/Downloads/Projeto-de-Hardware-master/Projeto-de-Hardware-master/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 82.67 % ) " "Info: Total cell delay = 2.820 ns ( 82.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.591 ns ( 17.33 % ) " "Info: Total interconnect delay = 0.591 ns ( 17.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { Unidade_de_Controle:UC|state.Fetch_E2 Estado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.411 ns" { Unidade_de_Controle:UC|state.Fetch_E2 {} Estado[1] {} } { 0.000ns 0.591ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock clock~clkctrl Unidade_de_Controle:UC|state.Fetch_E2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:UC|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.323ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { Unidade_de_Controle:UC|state.Fetch_E2 Estado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.411 ns" { Unidade_de_Controle:UC|state.Fetch_E2 {} Estado[1] {} } { 0.000ns 0.591ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 14:05:23 2017 " "Info: Processing ended: Fri Sep 22 14:05:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
