# Reading pref.tcl
# do MKRVIDOR4000_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib JTAG
# ** Warning: (vlib-34) Library already exists at "JTAG".
# vmap JTAG JTAG
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap JTAG JTAG 
# Modifying modelsim.ini
# vlog -sv -work JTAG +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/JTAG/synthesis {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/JTAG/synthesis/JTAG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:56 on Oct 28,2021
# vlog -reportprogress 300 -sv -work JTAG "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/JTAG/synthesis" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/JTAG/synthesis/JTAG.v 
# -- Compiling module JTAG
# 
# Top level modules:
# 	JTAG
# End time: 22:48:56 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL/SYSTEM_PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:56 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL/SYSTEM_PLL.v 
# -- Compiling module SYSTEM_PLL
# 
# Top level modules:
# 	SYSTEM_PLL
# End time: 22:48:57 on Oct 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/MKRVIDOR4000_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:57 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/MKRVIDOR4000_top.v 
# -- Compiling module MKRVIDOR4000_top
# 
# Top level modules:
# 	MKRVIDOR4000_top
# End time: 22:48:57 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db/system_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:57 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db/system_pll_altpll.v 
# -- Compiling module SYSTEM_PLL_altpll
# 
# Top level modules:
# 	SYSTEM_PLL_altpll
# End time: 22:48:57 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/jtag_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:57 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/jtag_memory.v 
# -- Compiling module JTAG_Memory
# 
# Top level modules:
# 	JTAG_Memory
# End time: 22:48:57 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:57 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/synchronizer.v 
# -- Compiling module Synchronizer
# 
# Top level modules:
# 	Synchronizer
# End time: 22:48:57 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/run_network.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:57 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/run_network.sv 
# -- Compiling module run_network
# -- Compiling module testbench_run_network
# 
# Top level modules:
# 	testbench_run_network
# End time: 22:48:58 on Oct 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/network.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:58 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/network.sv 
# -- Compiling module network
# -- Compiling module testbench_network
# 
# Top level modules:
# 	testbench_network
# End time: 22:48:58 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/stim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:58 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/stim.sv 
# -- Compiling module stim
# -- Compiling module testbench_stim
# 
# Top level modules:
# 	testbench_stim
# End time: 22:48:58 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:58 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/divider.sv 
# -- Compiling module divider
# -- Compiling module testbench_divider
# 
# Top level modules:
# 	testbench_divider
# End time: 22:48:58 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface {D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/output2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:58 on Oct 28,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface" D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/output2.sv 
# -- Compiling module output2
# -- Compiling module testbench_output
# 
# Top level modules:
# 	testbench_output
# End time: 22:48:58 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.MKRVIDOR4000_top
# vsim work.MKRVIDOR4000_top 
# Start time: 22:49:08 on Oct 28,2021
# Loading sv_std.std
# Loading work.MKRVIDOR4000_top
# ** Error: (vsim-3033) Instantiation of 'cyclone10lp_oscillator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /MKRVIDOR4000_top File: D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 144
#         Searched libraries:
#             D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/simulation/modelsim/rtl_work
# Loading work.SYSTEM_PLL
# ** Error: (vsim-3033) Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /MKRVIDOR4000_top/PLL_inst File: D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 82
#         Searched libraries:
#             D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'MyDesign' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /MKRVIDOR4000_top File: D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 182
#         Searched libraries:
#             D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/simulation/modelsim/rtl_work
# Loading work.run_network
# Loading work.network
# Loading work.stim
# Loading work.output2
# Error loading design
# End time: 22:49:08 on Oct 28,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vsim work.testbench_output
# vsim work.testbench_output 
# Start time: 22:49:24 on Oct 28,2021
# Loading sv_std.std
# Loading work.testbench_output
# Loading work.output2
# End time: 22:49:31 on Oct 28,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
