<?xml version="1.0"?>
<dblpperson name="Ronny Ronen" pid="02/4298" n="31">
<person key="homepages/02/4298" mdate="2009-06-10">
<author pid="02/4298">Ronny Ronen</author>
</person>
<r><article key="journals/tcad/HurRABEPK20" mdate="2020-10-06">
<author orcid="0000-0002-8995-7655" pid="185/8767">Rotem Ben Hur</author>
<author orcid="0000-0002-0341-284X" pid="02/4298">Ronny Ronen</author>
<author orcid="0000-0001-8515-2828" pid="209/3087">Ameer Haj Ali</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author orcid="0000-0003-1033-6168" pid="275/4784">Adi Eliahu</author>
<author pid="275/5071">Natan Peled</author>
<author orcid="0000-0001-7277-7271" pid="92/10504">Shahar Kvatinsky</author>
<title>SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput.</title>
<pages>2434-2447</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCAD.2019.2931188</ee>
<url>db/journals/tcad/tcad39.html#HurRABEPK20</url>
</article>
</r>
<r><inproceedings key="conf/iccad/BhattacharjeeCD20" mdate="2021-01-18">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="220/3291">Srijit Dutta</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.</title>
<pages>150:1-150:9</pages>
<year>2020</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3400302.3415681</ee>
<ee>https://ieeexplore.ieee.org/document/9256720</ee>
<crossref>conf/iccad/2020</crossref>
<url>db/conf/iccad/iccad2020.html#BhattacharjeeCD20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/EliahuHRK20" mdate="2021-02-17">
<author pid="275/4784">Adi Eliahu</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>abstractPIM: Bridging the Gap Between Processing-In-Memory Technology and Instruction Set Architecture.</title>
<pages>28-33</pages>
<year>2020</year>
<booktitle>VLSI-SOC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SOC46417.2020.9344103</ee>
<crossref>conf/vlsi/2020</crossref>
<url>db/conf/vlsi/vlsisoc2020.html#EliahuHRK20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/PeledHRK20" mdate="2021-02-17">
<author pid="275/5071">Natan Peled</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>X-MAGIC: Enhancing PIM Using Input Overwriting Capabilities.</title>
<pages>64-69</pages>
<year>2020</year>
<booktitle>VLSI-SOC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SOC46417.2020.9344095</ee>
<crossref>conf/vlsi/2020</crossref>
<url>db/conf/vlsi/vlsisoc2020.html#PeledHRK20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-2009-00881" mdate="2020-09-16">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="220/3291">Srijit Dutta</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.</title>
<year>2020</year>
<volume>abs/2009.00881</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2009.00881</ee>
<url>db/journals/corr/corr2009.html#abs-2009-00881</url>
</article>
</r>
<r><article key="journals/micro/TalatiHPRK19" mdate="2019-03-02">
<author pid="161/3279">Nishil Talati</author>
<author pid="191/7804">Heonjae Ha</author>
<author pid="223/7879">Ben Perach</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>CONCEPT: A Column-Oriented Memory Controller for Efficient Memory and PIM Operations in RRAM.</title>
<pages>33-43</pages>
<year>2019</year>
<volume>39</volume>
<journal>IEEE Micro</journal>
<number>1</number>
<ee>https://doi.org/10.1109/MM.2018.2890033</ee>
<url>db/journals/micro/micro39.html#TalatiHPRK19</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1910-10234" mdate="2019-10-25">
<author pid="60/10106">Kunal Korgaonkar</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>The Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm.</title>
<year>2019</year>
<volume>abs/1910.10234</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1910.10234</ee>
<url>db/journals/corr/corr1910.html#abs-1910-10234</url>
</article>
</r>
<r><article key="journals/micro/AliHWRK18" mdate="2018-10-12">
<author pid="209/3087">Ameer Haj Ali</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Not in Name Alone: A Memristive Memory Processing Unit for Real In-Memory Processing.</title>
<pages>13-21</pages>
<year>2018</year>
<volume>38</volume>
<journal>IEEE Micro</journal>
<number>5</number>
<ee>https://doi.org/10.1109/MM.2018.053631137</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MM.2018.053631137</ee>
<url>db/journals/micro/micro38.html#AliHWRK18</url>
</article>
</r>
<r><article key="journals/tcas/AliHWRK18" mdate="2020-05-22">
<author orcid="0000-0001-8515-2828" pid="209/3087">Ameer Haj Ali</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>IMAGING: In-Memory AlGorithms for Image processiNG.</title>
<pages>4258-4271</pages>
<year>2018</year>
<volume>65-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>12</number>
<ee type="oa">https://doi.org/10.1109/TCSI.2018.2846699</ee>
<url>db/journals/tcas/tcasI65.html#AliHWRK18</url>
</article>
</r>
<r><inproceedings key="conf/date/TalatiAHWRGK18" mdate="2018-04-24">
<author pid="161/3279">Nishil Talati</author>
<author pid="209/3087">Ameer Haj Ali</author>
<author pid="185/8767">Rotem Ben Hur</author>
<author pid="152/0738">Nimrod Wald</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="92/10504">Shahar Kvatinsky</author>
<title>Practical challenges in delivering the promises of real processing-in-memory machines.</title>
<pages>1628-1633</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342275</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#TalatiAHWRGK18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/Ronen17" mdate="2018-08-13">
<author pid="02/4298">Ronny Ronen</author>
<title>Why &#38; When Deep Learning Works: Looking Inside Deep Learnings.</title>
<year>2017</year>
<volume>abs/1705.03921</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1705.03921</ee>
<url>db/journals/corr/corr1705.html#Ronen17</url>
</article>
</r>
<r><inproceedings key="conf/isca/CzechowskiLGRSVD14" mdate="2019-09-25">
<author pid="66/10046">Kenneth Czechowski</author>
<author pid="53/182">Victor W. Lee</author>
<author pid="11/4513">Ed Grochowski</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="65/7863">Ronak Singhal</author>
<author orcid="0000-0003-2178-138X" pid="v/RVuduc">Richard W. Vuduc</author>
<author pid="47/4438">Pradeep Dubey</author>
<title>Improving the energy efficiency of Big Cores.</title>
<pages>493-504</pages>
<year>2014</year>
<booktitle>ISCA</booktitle>
<ee>https://doi.org/10.1109/ISCA.2014.6853219</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISCA.2014.6853219</ee>
<ee>http://dl.acm.org/citation.cfm?id=2665743</ee>
<crossref>conf/isca/2014</crossref>
<url>db/conf/isca/isca2014.html#CzechowskiLGRSVD14</url>
</inproceedings>
</r>
<r><proceedings key="conf/isca/2010" mdate="2014-10-16">
<editor pid="08/6044">Andr&#233; Seznec</editor>
<editor pid="35/1243">Uri C. Weiser</editor>
<editor pid="02/4298">Ronny Ronen</editor>
<title>37th International Symposium on Computer Architecture (ISCA 2010), June 19-23, 2010, Saint-Malo, France</title>
<booktitle>ISCA</booktitle>
<publisher>ACM</publisher>
<year>2010</year>
<ee>http://dl.acm.org/citation.cfm?id=1815961</ee>
<url>db/conf/isca/isca2010.html</url>
<isbn>978-1-4503-0053-7</isbn>
</proceedings>
</r>
<r><article key="journals/tcas/GolanderWR09" mdate="2020-05-27">
<author pid="63/3690">Amit Golander</author>
<author pid="61/4577">Shlomo Weiss</author>
<author pid="02/4298">Ronny Ronen</author>
<title>Synchronizing Redundant Cores in a Dynamic DMR Multicore Architecture.</title>
<pages>474-478</pages>
<year>2009</year>
<volume>56-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TCSII.2009.2020930</ee>
<url>db/journals/tcas/tcasII56.html#GolanderWR09</url>
</article>
</r>
<r><inproceedings key="conf/cf/Ronen09" mdate="2018-11-06">
<author pid="02/4298">Ronny Ronen</author>
<title>Larrabee: a many-core Intel architecture for visual computing.</title>
<pages>225</pages>
<year>2009</year>
<booktitle>Conf. Computing Frontiers</booktitle>
<ee>https://doi.org/10.1145/1531743.1531744</ee>
<crossref>conf/cf/2009</crossref>
<url>db/conf/cf/cf2009.html#Ronen09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hipc/YanZGCLZCRS09" mdate="2019-02-07">
<author pid="08/6611">Shoumeng Yan</author>
<author pid="55/1292">Xiaocheng Zhou</author>
<author pid="15/1300">Ying Gao</author>
<author pid="04/1286">Hu Chen</author>
<author pid="18/7665">Sai Luo</author>
<author pid="58/1250">Peinan Zhang</author>
<author pid="23/4077">Naveen Cherukuri</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="52/6044">Bratin Saha</author>
<title>Terascale chip multiprocessor memory hierarchy and programming model.</title>
<pages>150-159</pages>
<year>2009</year>
<booktitle>HiPC</booktitle>
<ee>https://doi.org/10.1109/HIPC.2009.5433215</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/HIPC.2009.5433215</ee>
<crossref>conf/hipc/2009</crossref>
<url>db/conf/hipc/hipc2009.html#YanZGCLZCRS09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/pldi/SahaZCGYRFZRM09" mdate="2018-11-06">
<author pid="52/6044">Bratin Saha</author>
<author pid="55/1292">Xiaocheng Zhou</author>
<author pid="04/1286">Hu Chen</author>
<author pid="15/1300">Ying Gao</author>
<author pid="08/6611">Shoumeng Yan</author>
<author pid="78/6954">Mohan Rajagopalan</author>
<author pid="77/129">Jesse Fang</author>
<author pid="58/1250">Peinan Zhang</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="01/1397">Avi Mendelson</author>
<title>Programming model for a heterogeneous x86 platform.</title>
<pages>431-440</pages>
<year>2009</year>
<booktitle>PLDI</booktitle>
<ee>https://doi.org/10.1145/1542476.1542525</ee>
<crossref>conf/pldi/2009</crossref>
<url>db/conf/pldi/pldi2009.html#SahaZCGYRFZRM09</url>
</inproceedings>
</r>
<r><article key="journals/cal/GolanderWR08" mdate="2020-03-15">
<author pid="63/3690">Amit Golander</author>
<author pid="61/4577">Shlomo Weiss</author>
<author pid="02/4298">Ronny Ronen</author>
<title>DDMR: Dynamic and Scalable Dual Modular Redundancy with Short Validation Intervals.</title>
<pages>65-68</pages>
<year>2008</year>
<volume>7</volume>
<journal>IEEE Comput. Archit. Lett.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/L-CA.2008.12</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.12</ee>
<url>db/journals/cal/cal7.html#GolanderWR08</url>
</article>
</r>
<r><article key="journals/micro/RonenG07" mdate="2017-06-14">
<author pid="02/4298">Ronny Ronen</author>
<author orcid="0000-0002-0009-0996" pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author>
<title>Guest Editors' Introduction: Micro's Top Picks from the Microarchitecture Conferences.</title>
<pages>8-11</pages>
<year>2007</year>
<volume>27</volume>
<journal>IEEE Micro</journal>
<number>1</number>
<ee>https://doi.org/10.1109/MM.2007.12</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MM.2007.12</ee>
<url>db/journals/micro/micro27.html#RonenG07</url>
</article>
</r>
<r><inproceedings key="conf/iccd/GrochowskiRSW04" mdate="2017-05-24">
<author pid="11/4513">Ed Grochowski</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="99/1477">John Paul Shen</author>
<author pid="w/HongWang3">Hong Wang 0003</author>
<title>Best of Both Latency and Throughput.</title>
<pages>236-243</pages>
<year>2004</year>
<crossref>conf/iccd/2004</crossref>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2004.1347928</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2004.1347928</ee>
<url>db/conf/iccd/iccd2004.html#GrochowskiRSW04</url>
</inproceedings>
</r>
<r><article key="journals/cal/CohenFMRR03" mdate="2021-03-26">
<author pid="09/6762-1">Aviad Cohen 0001</author>
<author pid="51/6955">Lev Finkelstein</author>
<author pid="01/1397">Avi Mendelson</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="53/5166">Dmitry Rudoy</author>
<title>On Estimating Optimal Performance of CPU Dynamic Thermal Management.</title>
<year>2003</year>
<volume>2</volume>
<journal>IEEE Comput. Archit. Lett.</journal>
<ee>https://doi.org/10.1109/L-CA.2003.5</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/L-CA.2003.5</ee>
<url>db/journals/cal/cal2.html#CohenFMRR03</url>
</article>
</r>
<r><article key="journals/tvlsi/SolomonMROA03" mdate="2020-03-11">
<author pid="68/6581">Baruch Solomon</author>
<author pid="01/1397">Avi Mendelson</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="02/974">Doron Orenstein</author>
<author pid="85/6400">Yoav Almog</author>
<title>Micro-operation cache: a power aware frontend for variable instruction length ISA.</title>
<pages>801-811</pages>
<year>2003</year>
<volume>11</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TVLSI.2003.814327</ee>
<url>db/journals/tvlsi/tvlsi11.html#SolomonMROA03</url>
</article>
</r>
<r><inproceedings key="conf/ics/RosnerMSR03" mdate="2018-11-06">
<author pid="51/5639">Roni Rosner</author>
<author pid="90/5737">Micha Moffie</author>
<author pid="38/1130">Yiannakis Sazeides</author>
<author pid="02/4298">Ronny Ronen</author>
<title>Selecting long atomic traces for high coverage.</title>
<pages>2-11</pages>
<year>2003</year>
<crossref>conf/ics/2003</crossref>
<booktitle>ICS</booktitle>
<ee>https://doi.org/10.1145/782814.782818</ee>
<url>db/conf/ics/ics2003.html#RosnerMSR03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/IEEEpact/RosnerMR01" mdate="2017-05-22">
<author pid="51/5639">Roni Rosner</author>
<author pid="01/1397">Avi Mendelson</author>
<author pid="02/4298">Ronny Ronen</author>
<title>Filtering Techniques to Improve Trace-Cache Efficiency.</title>
<pages>37-48</pages>
<year>2001</year>
<crossref>conf/IEEEpact/2001</crossref>
<booktitle>IEEE PACT</booktitle>
<ee>https://doi.org/10.1109/PACT.2001.953286</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/PACT.2001.953286</ee>
<url>db/conf/IEEEpact/IEEEpact2001.html#RosnerMR01</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/SolomonMOAR01" mdate="2018-11-06">
<author pid="68/6581">Baruch Solomon</author>
<author pid="01/1397">Avi Mendelson</author>
<author pid="02/974">Doron Orenstein</author>
<author pid="85/6400">Yoav Almog</author>
<author pid="02/4298">Ronny Ronen</author>
<title>Micro-operation cache: a power aware frontend for the variable instruction length ISA.</title>
<pages>4-9</pages>
<year>2001</year>
<crossref>conf/islped/2001</crossref>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1145/383082.383085</ee>
<url>db/conf/islped/islped2001.html#SolomonMOAR01</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hpca/JourdanRAEYR00" mdate="2017-05-19">
<author pid="49/3368">St&#233;phan Jourdan</author>
<author pid="72/2991">Lihu Rappoport</author>
<author pid="85/6400">Yoav Almog</author>
<author pid="95/2048">Mattan Erez</author>
<author pid="86/6783">Adi Yoaz</author>
<author pid="02/4298">Ronny Ronen</author>
<title>eXtended Block Cache.</title>
<pages>61-70</pages>
<year>2000</year>
<crossref>conf/hpca/2000</crossref>
<booktitle>HPCA</booktitle>
<ee>https://doi.org/10.1109/HPCA.2000.824339</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/HPCA.2000.824339</ee>
<url>db/conf/hpca/hpca2000.html#JourdanRAEYR00</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isca/BekermanYGJKR00" mdate="2018-11-06">
<author pid="02/3578">Michael Bekerman</author>
<author pid="86/6783">Adi Yoaz</author>
<author pid="50/4924">Freddy Gabbay</author>
<author pid="49/3368">St&#233;phan Jourdan</author>
<author pid="06/6787">Maxim Kalaev</author>
<author pid="02/4298">Ronny Ronen</author>
<title>Early load address resolution via register tracking.</title>
<pages>306-315</pages>
<year>2000</year>
<crossref>conf/isca/2000</crossref>
<booktitle>ISCA</booktitle>
<ee>https://doi.org/10.1109/ISCA.2000.854400</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854400</ee>
<ee>https://doi.org/10.1145/339647.339705</ee>
<url>db/conf/isca/isca2000.html#BekermanYGJKR00</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isca/YoazERJ99" mdate="2018-11-26">
<author pid="86/6783">Adi Yoaz</author>
<author pid="95/2048">Mattan Erez</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="49/3368">St&#233;phan Jourdan</author>
<title>Speculation Techniques for Improving Load Related Instruction Scheduling.</title>
<pages>42-53</pages>
<year>1999</year>
<crossref>conf/isca/1999</crossref>
<booktitle>ISCA</booktitle>
<ee>https://doi.org/10.1109/ISCA.1999.765938</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISCA.1999.765938</ee>
<ee>https://dl.acm.org/citation.cfm?id=300983</ee>
<url>db/conf/isca/isca99.html#YoazERJ99</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isca/BekermanJRKRYW99" mdate="2018-11-26">
<author pid="02/3578">Michael Bekerman</author>
<author pid="49/3368">St&#233;phan Jourdan</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="92/5757">Gilad Kirshenboim</author>
<author pid="72/2991">Lihu Rappoport</author>
<author pid="86/6783">Adi Yoaz</author>
<author pid="35/1243">Uri C. Weiser</author>
<title>Correlated Load-Address Predictors.</title>
<pages>54-63</pages>
<year>1999</year>
<crossref>conf/isca/1999</crossref>
<booktitle>ISCA</booktitle>
<ee>https://doi.org/10.1109/ISCA.1999.765939</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISCA.1999.765939</ee>
<ee>https://dl.acm.org/citation.cfm?id=300984</ee>
<url>db/conf/isca/isca99.html#BekermanJRKRYW99</url>
</inproceedings>
</r>
<r><proceedings key="conf/micro/1999" mdate="2019-10-16">
<editor pid="02/4298">Ronny Ronen</editor>
<editor pid="41/4899">Matthew K. Farrens</editor>
<editor pid="44/3580">Ilan Y. Spillinger</editor>
<title>Proceedings of the 32nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 32, Haifa, Israel, November 16-18, 1999</title>
<booktitle>MICRO</booktitle>
<publisher>ACM/IEEE Computer Society</publisher>
<year>1999</year>
<isbn>0-7695-0437-X</isbn>
<ee>https://ieeexplore.ieee.org/xpl/conhome/6577/proceeding</ee>
<ee>http://www.computer.org/csdl/proceedings/micro/1999/0437/00/index.html</ee>
<ee>http://dl.acm.org/citation.cfm?id=320080</ee>
<url>db/conf/micro/micro1999.html</url>
</proceedings>
</r>
<r><inproceedings key="conf/micro/JourdanRBSY98" mdate="2017-05-21">
<author pid="49/3368">St&#233;phan Jourdan</author>
<author pid="02/4298">Ronny Ronen</author>
<author pid="02/3578">Michael Bekerman</author>
<author pid="51/2250">Bishara Shomar</author>
<author pid="86/6783">Adi Yoaz</author>
<title>A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification.</title>
<pages>216-225</pages>
<year>1998</year>
<crossref>conf/micro/1998</crossref>
<booktitle>MICRO</booktitle>
<ee>https://doi.org/10.1109/MICRO.1998.742783</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MICRO.1998.742783</ee>
<ee>http://portal.acm.org/citation.cfm?id=290940.290985</ee>
<url>db/conf/micro/micro98.html#JourdanRBSY98</url>
</inproceedings>
</r>
<coauthors n="58" nc="2">
<co c="0"><na f="a/Ali:Ameer_Haj" pid="209/3087">Ameer Haj Ali</na></co>
<co c="0"><na f="a/Almog:Yoav" pid="85/6400">Yoav Almog</na></co>
<co c="0"><na f="b/Bekerman:Michael" pid="02/3578">Michael Bekerman</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Chen:Hu" pid="04/1286">Hu Chen</na></co>
<co c="0"><na f="c/Cherukuri:Naveen" pid="23/4077">Naveen Cherukuri</na></co>
<co c="0"><na f="c/Cohen_0001:Aviad" pid="09/6762-1">Aviad Cohen 0001</na></co>
<co c="0"><na f="c/Czechowski:Kenneth" pid="66/10046">Kenneth Czechowski</na></co>
<co c="0"><na f="d/Dubey:Pradeep" pid="47/4438">Pradeep Dubey</na></co>
<co c="0"><na f="d/Dutta:Srijit" pid="220/3291">Srijit Dutta</na></co>
<co c="0"><na f="e/Eliahu:Adi" pid="275/4784">Adi Eliahu</na></co>
<co c="0"><na f="e/Erez:Mattan" pid="95/2048">Mattan Erez</na></co>
<co c="0"><na f="f/Fang:Jesse" pid="77/129">Jesse Fang</na></co>
<co c="1"><na f="f/Farrens:Matthew_K=" pid="41/4899">Matthew K. Farrens</na></co>
<co c="0"><na f="f/Finkelstein:Lev" pid="51/6955">Lev Finkelstein</na></co>
<co c="0"><na f="g/Gabbay:Freddy" pid="50/4924">Freddy Gabbay</na></co>
<co c="0"><na f="g/Gaillardon:Pierre=Emmanuel" pid="48/9513">Pierre-Emmanuel Gaillardon</na></co>
<co c="0"><na f="g/Gao:Ying" pid="15/1300">Ying Gao</na></co>
<co c="0"><na f="g/Golander:Amit" pid="63/3690">Amit Golander</na></co>
<co c="0"><na f="g/Gonz=aacute=lez_0001:Antonio" pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</na></co>
<co c="0"><na f="g/Grochowski:Ed" pid="11/4513">Ed Grochowski</na></co>
<co c="0"><na f="h/Ha:Heonjae" pid="191/7804">Heonjae Ha</na></co>
<co c="0"><na f="h/Hur:Rotem_Ben" pid="185/8767">Rotem Ben Hur</na></co>
<co c="0"><na f="j/Jourdan:St=eacute=phan" pid="49/3368">St&#233;phan Jourdan</na></co>
<co c="0"><na f="k/Kalaev:Maxim" pid="06/6787">Maxim Kalaev</na></co>
<co c="0"><na f="k/Kirshenboim:Gilad" pid="92/5757">Gilad Kirshenboim</na></co>
<co c="0"><na f="k/Korgaonkar:Kunal" pid="60/10106">Kunal Korgaonkar</na></co>
<co c="0"><na f="k/Kvatinsky:Shahar" pid="92/10504">Shahar Kvatinsky</na></co>
<co c="0"><na f="l/Lee:Victor_W=" pid="53/182">Victor W. Lee</na></co>
<co c="0"><na f="l/Luo:Sai" pid="18/7665">Sai Luo</na></co>
<co c="0"><na f="m/Mendelson:Avi" pid="01/1397">Avi Mendelson</na></co>
<co c="0"><na f="m/Moffie:Micha" pid="90/5737">Micha Moffie</na></co>
<co c="0"><na f="o/Orenstein:Doron" pid="02/974">Doron Orenstein</na></co>
<co c="0"><na f="p/Peled:Natan" pid="275/5071">Natan Peled</na></co>
<co c="0"><na f="p/Perach:Ben" pid="223/7879">Ben Perach</na></co>
<co c="0"><na f="r/Rajagopalan:Mohan" pid="78/6954">Mohan Rajagopalan</na></co>
<co c="0"><na f="r/Rappoport:Lihu" pid="72/2991">Lihu Rappoport</na></co>
<co c="0"><na f="r/Rosner:Roni" pid="51/5639">Roni Rosner</na></co>
<co c="0"><na f="r/Rudoy:Dmitry" pid="53/5166">Dmitry Rudoy</na></co>
<co c="0"><na f="s/Saha:Bratin" pid="52/6044">Bratin Saha</na></co>
<co c="0"><na f="s/Sazeides:Yiannakis" pid="38/1130">Yiannakis Sazeides</na></co>
<co c="0"><na f="s/Seznec:Andr=eacute=" pid="08/6044">Andr&#233; Seznec</na></co>
<co c="0"><na f="s/Shen:John_Paul" pid="99/1477">John Paul Shen</na></co>
<co c="0"><na f="s/Shomar:Bishara" pid="51/2250">Bishara Shomar</na></co>
<co c="0"><na f="s/Singhal:Ronak" pid="65/7863">Ronak Singhal</na></co>
<co c="0"><na f="s/Solomon:Baruch" pid="68/6581">Baruch Solomon</na></co>
<co c="1"><na f="s/Spillinger:Ilan_Y=" pid="44/3580">Ilan Y. Spillinger</na></co>
<co c="0"><na f="t/Talati:Nishil" pid="161/3279">Nishil Talati</na></co>
<co c="0"><na f="v/Vuduc:Richard_W=" pid="v/RVuduc">Richard W. Vuduc</na></co>
<co c="0"><na f="w/Wald:Nimrod" pid="152/0738">Nimrod Wald</na></co>
<co c="0"><na f="w/Wang_0003:Hong" pid="w/HongWang3">Hong Wang 0003</na></co>
<co c="0"><na f="w/Weiser:Uri_C=" pid="35/1243">Uri C. Weiser</na></co>
<co c="0"><na f="w/Weiss:Shlomo" pid="61/4577">Shlomo Weiss</na></co>
<co c="0"><na f="y/Yan:Shoumeng" pid="08/6611">Shoumeng Yan</na></co>
<co c="0"><na f="y/Yoaz:Adi" pid="86/6783">Adi Yoaz</na></co>
<co c="0"><na f="z/Zhang:Peinan" pid="58/1250">Peinan Zhang</na></co>
<co c="0"><na f="z/Zhou:Xiaocheng" pid="55/1292">Xiaocheng Zhou</na></co>
</coauthors>
</dblpperson>

