Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 18 22:28:47 2024
| Host         : Petrichor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    33          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: BTN_SCAN/result_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.541        0.000                      0                  118        0.158        0.000                      0                  118        3.000        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout0    {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout0           7.856        0.000                      0                   41        0.252        0.000                      0                   41        4.500        0.000                       0                    75  
  clkout2          37.556        0.000                      0                   20        0.304        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          97.720        0.000                      0                   16        0.158        0.000                      0                   16       49.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout0                  7.541        0.000                      0                   41        0.227        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clkfbout                    
(none)        clkout0                     
(none)        clkout2                     
(none)        clkout3                     
(none)                      clkout0       
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        7.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 1.696ns (80.619%)  route 0.408ns (19.381%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  clock_dividor/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.408     0.208    clock_dividor/clk_div_OBUF[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.770 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.770    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.868 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.868    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.966 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.064 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.064    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.162 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.162    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.260 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.525 r  clock_dividor/clk_div_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.525    clock_dividor/clk_div_reg[24]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    clock_dividor/clk
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[25]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.059     9.381    clock_dividor/clk_div_reg[25]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.861ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.691ns (80.573%)  route 0.408ns (19.427%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  clock_dividor/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.408     0.208    clock_dividor/clk_div_OBUF[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.770 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.770    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.868 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.868    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.966 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.064 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.064    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.162 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.162    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.260 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.520 r  clock_dividor/clk_div_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.520    clock_dividor/clk_div_reg[24]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    clock_dividor/clk
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[27]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.059     9.381    clock_dividor/clk_div_reg[27]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  7.861    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.631ns (80.001%)  route 0.408ns (19.999%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  clock_dividor/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.408     0.208    clock_dividor/clk_div_OBUF[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.770 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.770    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.868 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.868    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.966 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.064 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.064    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.162 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.162    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.260 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.460 r  clock_dividor/clk_div_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.460    clock_dividor/clk_div_reg[24]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    clock_dividor/clk
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[26]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.059     9.381    clock_dividor/clk_div_reg[26]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 1.612ns (79.813%)  route 0.408ns (20.187%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  clock_dividor/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.408     0.208    clock_dividor/clk_div_OBUF[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.770 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.770    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.868 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.868    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.966 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.064 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.064    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.162 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.162    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.260 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.441 r  clock_dividor/clk_div_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.441    clock_dividor/clk_div_reg[24]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    clock_dividor/clk
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[24]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.059     9.381    clock_dividor/clk_div_reg[24]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.954ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 1.598ns (79.672%)  route 0.408ns (20.328%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  clock_dividor/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.408     0.208    clock_dividor/clk_div_OBUF[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.770 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.770    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.868 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.868    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.966 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.064 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.064    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.162 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.162    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.427 r  clock_dividor/clk_div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.427    clock_dividor/clk_div_reg[20]_i_1_n_6
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    clock_dividor/clk
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[21]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.059     9.381    clock_dividor/clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  7.954    

Slack (MET) :             7.959ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 1.593ns (79.621%)  route 0.408ns (20.379%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  clock_dividor/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.408     0.208    clock_dividor/clk_div_OBUF[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.770 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.770    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.868 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.868    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.966 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.064 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.064    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.162 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.162    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.422 r  clock_dividor/clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.422    clock_dividor/clk_div_reg[20]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    clock_dividor/clk
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.059     9.381    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  7.959    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dr/c0/clk_div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 1.360ns (67.865%)  route 0.644ns (32.135%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.433    -0.146 r  dr/c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.644     0.498    dr/c0/clk_div_reg_n_0_[1]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     1.047 r  dr/c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.047    dr/c0/clk_div_reg[0]_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.147 r  dr/c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    dr/c0/clk_div_reg[4]_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.247 r  dr/c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    dr/c0/clk_div_reg[8]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.425 r  dr/c0/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.425    dr/c0/clk_div_reg[12]_i_1_n_7
    SLICE_X54Y94         FDCE                                         r  dr/c0/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    dr/c0/clk100MHz
    SLICE_X54Y94         FDCE                                         r  dr/c0/clk_div_reg[12]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X54Y94         FDCE (Setup_fdce_C_D)        0.101     9.423    dr/c0/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  7.997    

Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dr/c0/clk_div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 1.344ns (67.607%)  route 0.644ns (32.393%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.433    -0.146 r  dr/c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.644     0.498    dr/c0/clk_div_reg_n_0_[1]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     1.047 r  dr/c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.047    dr/c0/clk_div_reg[0]_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.147 r  dr/c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    dr/c0/clk_div_reg[4]_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.409 r  dr/c0/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.409    dr/c0/clk_div_reg[8]_i_1_n_4
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    dr/c0/clk100MHz
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[11]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.101     9.423    dr/c0/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.018ns  (required time - arrival time)
  Source:                 dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dr/c0/clk_div_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 1.339ns (67.525%)  route 0.644ns (32.475%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.433    -0.146 r  dr/c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.644     0.498    dr/c0/clk_div_reg_n_0_[1]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     1.047 r  dr/c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.047    dr/c0/clk_div_reg[0]_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.147 r  dr/c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    dr/c0/clk_div_reg[4]_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.404 r  dr/c0/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.404    dr/c0/clk_div_reg[8]_i_1_n_6
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    dr/c0/clk100MHz
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[9]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.101     9.423    dr/c0/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  8.018    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 1.533ns (78.991%)  route 0.408ns (21.009%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  clock_dividor/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.408     0.208    clock_dividor/clk_div_OBUF[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.770 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.770    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.868 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.868    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.966 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.064 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.064    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.162 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.162    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.362 r  clock_dividor/clk_div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.362    clock_dividor/clk_div_reg[20]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    clock_dividor/clk
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[22]/C
                         clock pessimism              0.418     9.395    
                         clock uncertainty           -0.074     9.322    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.059     9.381    clock_dividor/clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  8.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dr/c0/clk_div_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.563    -0.601    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  dr/c0/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.325    dr/c0/clk_div_reg_n_0_[2]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.215 r  dr/c0/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    dr/c0/clk_div_reg[0]_i_1_n_5
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y91         FDCE (Hold_fdce_C_D)         0.134    -0.467    dr/c0/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dr/c0/clk_div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dr/c0/clk_div_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.563    -0.601    dr/c0/clk100MHz
    SLICE_X54Y92         FDCE                                         r  dr/c0/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  dr/c0/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.325    dr/c0/clk_div_reg_n_0_[6]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.215 r  dr/c0/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    dr/c0/clk_div_reg[4]_i_1_n_5
    SLICE_X54Y92         FDCE                                         r  dr/c0/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/c0/clk100MHz
    SLICE_X54Y92         FDCE                                         r  dr/c0/clk_div_reg[6]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y92         FDCE (Hold_fdce_C_D)         0.134    -0.467    dr/c0/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.563    -0.601    clock_dividor/clk
    SLICE_X52Y92         FDCE                                         r  clock_dividor/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clock_dividor/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.343    clock_dividor/clk_div_OBUF[10]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  clock_dividor/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.232    clock_dividor/clk_div_reg[8]_i_1_n_5
    SLICE_X52Y92         FDCE                                         r  clock_dividor/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    clock_dividor/clk
    SLICE_X52Y92         FDCE                                         r  clock_dividor/clk_div_reg[10]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.105    -0.496    clock_dividor/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    clock_dividor/clk
    SLICE_X52Y93         FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.342    clock_dividor/clk_div_OBUF[14]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.231 r  clock_dividor/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.231    clock_dividor/clk_div_reg[12]_i_1_n_5
    SLICE_X52Y93         FDCE                                         r  clock_dividor/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    clock_dividor/clk
    SLICE_X52Y93         FDCE                                         r  clock_dividor/clk_div_reg[14]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.105    -0.495    clock_dividor/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    clock_dividor/clk
    SLICE_X52Y94         FDCE                                         r  clock_dividor/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  clock_dividor/clk_div_reg[18]/Q
                         net (fo=1, routed)           0.118    -0.342    clock_dividor/clk_div_OBUF[18]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.231 r  clock_dividor/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.231    clock_dividor/clk_div_reg[16]_i_1_n_5
    SLICE_X52Y94         FDCE                                         r  clock_dividor/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    clock_dividor/clk
    SLICE_X52Y94         FDCE                                         r  clock_dividor/clk_div_reg[18]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105    -0.495    clock_dividor/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    clock_dividor/clk
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  clock_dividor/clk_div_reg[26]/Q
                         net (fo=1, routed)           0.118    -0.342    clock_dividor/clk_div_OBUF[26]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.231 r  clock_dividor/clk_div_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.231    clock_dividor/clk_div_reg[24]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    clock_dividor/clk
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[26]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.495    clock_dividor/clk_div_reg[26]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.563    -0.601    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clock_dividor/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.343    clock_dividor/clk_div_OBUF[2]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  clock_dividor/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.232    clock_dividor/clk_div_reg[0]_i_1_n_5
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y90         FDCE (Hold_fdce_C_D)         0.105    -0.496    clock_dividor/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.563    -0.601    clock_dividor/clk
    SLICE_X52Y91         FDCE                                         r  clock_dividor/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clock_dividor/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.343    clock_dividor/clk_div_OBUF[6]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  clock_dividor/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.232    clock_dividor/clk_div_reg[4]_i_1_n_5
    SLICE_X52Y91         FDCE                                         r  clock_dividor/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    clock_dividor/clk
    SLICE_X52Y91         FDCE                                         r  clock_dividor/clk_div_reg[6]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.105    -0.496    clock_dividor/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dr/c0/clk_div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.310ns (73.444%)  route 0.112ns (26.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.563    -0.601    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  dr/c0/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.325    dr/c0/clk_div_reg_n_0_[2]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.179 r  dr/c0/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    dr/c0/clk_div_reg[0]_i_1_n_4
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[3]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y91         FDCE (Hold_fdce_C_D)         0.134    -0.467    dr/c0/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dr/c0/clk_div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dr/c0/clk_div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.310ns (73.444%)  route 0.112ns (26.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.563    -0.601    dr/c0/clk100MHz
    SLICE_X54Y92         FDCE                                         r  dr/c0/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  dr/c0/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.325    dr/c0/clk_div_reg_n_0_[6]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.179 r  dr/c0/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    dr/c0/clk_div_reg[4]_i_1_n_4
    SLICE_X54Y92         FDCE                                         r  dr/c0/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/c0/clk100MHz
    SLICE_X54Y92         FDCE                                         r  dr/c0/clk_div_reg[7]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y92         FDCE (Hold_fdce_C_D)         0.134    -0.467    dr/c0/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y90     clock_dividor/clk_div_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y92     clock_dividor/clk_div_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y92     clock_dividor/clk_div_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y93     clock_dividor/clk_div_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y93     clock_dividor/clk_div_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y93     clock_dividor/clk_div_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y93     clock_dividor/clk_div_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y94     clock_dividor/clk_div_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y90     clock_dividor/clk_div_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y90     clock_dividor/clk_div_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92     clock_dividor/clk_div_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92     clock_dividor/clk_div_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92     clock_dividor/clk_div_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92     clock_dividor/clk_div_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y93     clock_dividor/clk_div_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y93     clock_dividor/clk_div_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y93     clock_dividor/clk_div_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y93     clock_dividor/clk_div_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y90     clock_dividor/clk_div_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y90     clock_dividor/clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92     clock_dividor/clk_div_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92     clock_dividor/clk_div_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92     clock_dividor/clk_div_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y92     clock_dividor/clk_div_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y93     clock_dividor/clk_div_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y93     clock_dividor/clk_div_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y93     clock_dividor/clk_div_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y93     clock_dividor/clk_div_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       37.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.556ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.385ns (58.075%)  route 1.000ns (41.925%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.619 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.619    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.884 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.884    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    39.054    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.418    39.472    
                         clock uncertainty           -0.091    39.381    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    39.440    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 37.556    

Slack (MET) :             37.561ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 1.380ns (57.987%)  route 1.000ns (42.013%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.619 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.619    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.879 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    39.054    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.418    39.472    
                         clock uncertainty           -0.091    39.381    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    39.440    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                 37.561    

Slack (MET) :             37.569ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 1.399ns (58.320%)  route 1.000ns (41.680%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.619 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.619    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.717 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.717    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.898 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.339    39.056    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.443    39.499    
                         clock uncertainty           -0.091    39.408    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    39.467    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         39.467    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                 37.569    

Slack (MET) :             37.605ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.350ns (57.450%)  route 1.000ns (42.550%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.619 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.619    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.717 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.717    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.849 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.849    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.339    39.056    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.443    39.499    
                         clock uncertainty           -0.091    39.408    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.046    39.454    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         39.454    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 37.605    

Slack (MET) :             37.621ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 1.320ns (56.900%)  route 1.000ns (43.100%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.619 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.619    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.819 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    39.054    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.418    39.472    
                         clock uncertainty           -0.091    39.381    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    39.440    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 37.621    

Slack (MET) :             37.640ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.301ns (56.544%)  route 1.000ns (43.456%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.619 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.619    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.800 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    39.054    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.418    39.472    
                         clock uncertainty           -0.091    39.381    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    39.440    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                 37.640    

Slack (MET) :             37.654ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.287ns (56.278%)  route 1.000ns (43.722%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.786 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.786    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    39.054    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.418    39.472    
                         clock uncertainty           -0.091    39.381    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.059    39.440    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -1.786    
  -------------------------------------------------------------------
                         slack                                 37.654    

Slack (MET) :             37.659ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.282ns (56.182%)  route 1.000ns (43.818%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.781 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.781    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    39.054    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.418    39.472    
                         clock uncertainty           -0.091    39.381    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.059    39.440    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                 37.659    

Slack (MET) :             37.719ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.222ns (54.999%)  route 1.000ns (45.001%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.721 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.721    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    39.054    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.418    39.472    
                         clock uncertainty           -0.091    39.381    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.059    39.440    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -1.721    
  -------------------------------------------------------------------
                         slack                                 37.719    

Slack (MET) :             37.738ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 1.203ns (54.611%)  route 1.000ns (45.389%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.000     0.878    BTN_SCAN/p_0_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.105     0.983 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.983    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.423 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.521 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.521    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.702 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.702    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    42.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    36.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    37.640    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.717 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    39.054    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.418    39.472    
                         clock uncertainty           -0.091    39.381    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.059    39.440    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                 37.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594    -0.570    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.160    -0.269    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.224 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.161 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.161    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864    -0.809    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105    -0.465    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594    -0.570    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  BTN_SCAN/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.160    -0.269    BTN_SCAN/clk_count_reg_n_0_[15]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045    -0.224 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.161 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.161    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.865    -0.808    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105    -0.465    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.591    -0.573    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.160    -0.272    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.227    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.164 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.861    -0.812    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105    -0.468    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592    -0.572    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.160    -0.271    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.163 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.163    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862    -0.811    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105    -0.467    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.056%)  route 0.181ns (41.944%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595    -0.569    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.181    -0.247    BTN_SCAN/p_0_in
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  BTN_SCAN/clk_count[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.202    BTN_SCAN/clk_count[8]_i_4_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.137 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.137    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864    -0.809    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105    -0.452    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.252ns (58.205%)  route 0.181ns (41.795%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595    -0.569    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.181    -0.247    BTN_SCAN/p_0_in
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  BTN_SCAN/clk_count[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.202    BTN_SCAN/clk_count[8]_i_3_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.136 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864    -0.809    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105    -0.452    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594    -0.570    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.166    -0.263    BTN_SCAN/clk_count_reg_n_0_[8]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    BTN_SCAN/clk_count[8]_i_5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864    -0.809    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105    -0.465    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.591    -0.573    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.166    -0.266    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.221    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.151 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.151    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.861    -0.812    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105    -0.468    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594    -0.570    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.166    -0.263    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.865    -0.808    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105    -0.465    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595    -0.569    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.166    -0.262    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.147 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.147    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.866    -0.807    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105    -0.464    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       97.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.720ns  (required time - arrival time)
  Source:                 rst_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_all_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.589ns (27.067%)  route 1.587ns (72.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_count_reg[11]/Q
                         net (fo=2, routed)           0.929     0.732    rst_count[11]
    SLICE_X55Y95         LUT6 (Prop_lut6_I4_O)        0.105     0.837 r  rst_all_i_2/O
                         net (fo=1, routed)           0.658     1.494    rst_all_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.105     1.599 r  rst_all_i_1/O
                         net (fo=1, routed)           0.000     1.599    rst_all_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
                         clock pessimism              0.418    99.395    
                         clock uncertainty           -0.106    99.289    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.030    99.319    rst_all_reg
  -------------------------------------------------------------------
                         required time                         99.319    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                 97.720    

Slack (MET) :             98.793ns  (required time - arrival time)
  Source:                 rst_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.398ns (45.508%)  route 0.477ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.398    -0.179 r  rst_count_reg[9]/Q
                         net (fo=2, routed)           0.477     0.298    rst_count[9]
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[10]/C
                         clock pessimism              0.422    99.399    
                         clock uncertainty           -0.106    99.293    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)       -0.202    99.091    rst_count_reg[10]
  -------------------------------------------------------------------
                         required time                         99.091    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                 98.793    

Slack (MET) :             98.900ns  (required time - arrival time)
  Source:                 rst_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.433ns (44.791%)  route 0.534ns (55.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.433    -0.144 r  rst_count_reg[5]/Q
                         net (fo=2, routed)           0.534     0.390    rst_count[5]
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[6]/C
                         clock pessimism              0.446    99.423    
                         clock uncertainty           -0.106    99.317    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)       -0.027    99.290    rst_count_reg[6]
  -------------------------------------------------------------------
                         required time                         99.290    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 98.900    

Slack (MET) :             98.942ns  (required time - arrival time)
  Source:                 rst_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.379ns (41.637%)  route 0.531ns (58.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_count_reg[11]/Q
                         net (fo=2, routed)           0.531     0.334    rst_count[11]
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[12]/C
                         clock pessimism              0.446    99.423    
                         clock uncertainty           -0.106    99.317    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)       -0.042    99.275    rst_count_reg[12]
  -------------------------------------------------------------------
                         required time                         99.275    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 98.942    

Slack (MET) :             98.954ns  (required time - arrival time)
  Source:                 rst_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.433ns (46.637%)  route 0.495ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.433    -0.144 r  rst_count_reg[7]/Q
                         net (fo=2, routed)           0.495     0.352    rst_count[7]
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[8]/C
                         clock pessimism              0.446    99.423    
                         clock uncertainty           -0.106    99.317    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)       -0.012    99.305    rst_count_reg[8]
  -------------------------------------------------------------------
                         required time                         99.305    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                 98.954    

Slack (MET) :             98.955ns  (required time - arrival time)
  Source:                 rst_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.379ns (42.234%)  route 0.518ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_count_reg[2]/Q
                         net (fo=2, routed)           0.518     0.321    rst_count[2]
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[3]/C
                         clock pessimism              0.446    99.423    
                         clock uncertainty           -0.106    99.317    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)       -0.042    99.275    rst_count_reg[3]
  -------------------------------------------------------------------
                         required time                         99.275    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                 98.955    

Slack (MET) :             98.958ns  (required time - arrival time)
  Source:                 rst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.379ns (42.236%)  route 0.518ns (57.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_count_reg[3]/Q
                         net (fo=2, routed)           0.518     0.321    rst_count[3]
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[4]/C
                         clock pessimism              0.446    99.423    
                         clock uncertainty           -0.106    99.317    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)       -0.039    99.278    rst_count_reg[4]
  -------------------------------------------------------------------
                         required time                         99.278    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                 98.958    

Slack (MET) :             98.971ns  (required time - arrival time)
  Source:                 rst_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.379ns (42.559%)  route 0.512ns (57.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_count_reg[13]/Q
                         net (fo=2, routed)           0.512     0.314    rst_count[13]
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[14]/C
                         clock pessimism              0.446    99.423    
                         clock uncertainty           -0.106    99.317    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)       -0.032    99.285    rst_count_reg[14]
  -------------------------------------------------------------------
                         required time                         99.285    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 98.971    

Slack (MET) :             98.974ns  (required time - arrival time)
  Source:                 rst_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.379ns (42.997%)  route 0.502ns (57.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_count_reg[12]/Q
                         net (fo=2, routed)           0.502     0.305    rst_count[12]
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[13]/C
                         clock pessimism              0.446    99.423    
                         clock uncertainty           -0.106    99.317    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)       -0.039    99.278    rst_count_reg[13]
  -------------------------------------------------------------------
                         required time                         99.278    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                 98.974    

Slack (MET) :             99.044ns  (required time - arrival time)
  Source:                 rst_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.433ns (51.686%)  route 0.405ns (48.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 98.977 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.433    -0.144 r  rst_count_reg[6]/Q
                         net (fo=2, routed)           0.405     0.261    rst_count[6]
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    96.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    97.640    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    97.717 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    98.977    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[7]/C
                         clock pessimism              0.446    99.423    
                         clock uncertainty           -0.106    99.317    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)       -0.012    99.305    rst_count_reg[7]
  -------------------------------------------------------------------
                         required time                         99.305    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                 99.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rst_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.729%)  route 0.108ns (43.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rst_count_reg[4]/Q
                         net (fo=2, routed)           0.108    -0.352    rst_count[4]
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[5]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.075    -0.509    rst_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rst_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.052%)  route 0.111ns (43.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rst_count_reg[10]/Q
                         net (fo=2, routed)           0.111    -0.349    rst_count[10]
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.047    -0.553    rst_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.070%)  route 0.118ns (41.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  rst_count_reg[8]/Q
                         net (fo=2, routed)           0.118    -0.318    rst_count[8]
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[9]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.060    -0.540    rst_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.181%)  route 0.186ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.565    -0.599    clk_cpu
    SLICE_X52Y99         FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.273    rst_count[0]
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.075    -0.509    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rst_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  rst_count_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.347    rst_count[14]
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[15]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.017    -0.583    rst_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 rst_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  rst_count_reg[1]/Q
                         net (fo=2, routed)           0.126    -0.347    rst_count[1]
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.012    -0.588    rst_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rst_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.349%)  route 0.208ns (59.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rst_count_reg[12]/Q
                         net (fo=2, routed)           0.208    -0.251    rst_count[12]
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[13]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.072    -0.528    rst_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rst_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.129%)  route 0.177ns (51.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  rst_count_reg[6]/Q
                         net (fo=2, routed)           0.177    -0.260    rst_count[6]
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X54Y95         FDRE                                         r  rst_count_reg[7]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.063    -0.537    rst_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rst_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.548%)  route 0.216ns (60.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rst_count_reg[13]/Q
                         net (fo=2, routed)           0.216    -0.244    rst_count[13]
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X55Y95         FDRE                                         r  rst_count_reg[14]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.075    -0.525    rst_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rst_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_all_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.227ns (59.944%)  route 0.152ns (40.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  rst_count_reg[1]/Q
                         net (fo=2, routed)           0.152    -0.321    rst_count[1]
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.099    -0.222 r  rst_all_i_1/O
                         net (fo=1, routed)           0.000    -0.222    rst_all_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.834    -0.839    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.091    -0.509    rst_all_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y18   CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y95     rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y99     rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y95     rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y95     rst_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y95     rst_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y95     rst_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y95     rst_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y95     rst_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     rst_all_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y99     rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y99     rst_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y99     rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y99     rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y95     rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        7.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.379ns (22.066%)  route 1.339ns (77.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.339     1.141    clock_dividor/rst
    SLICE_X52Y90         FDCE                                         f  clock_dividor/clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259     8.976    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[0]/C
                         clock pessimism              0.263     9.239    
                         clock uncertainty           -0.226     9.013    
    SLICE_X52Y90         FDCE (Recov_fdce_C_CLR)     -0.331     8.682    clock_dividor/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.379ns (22.066%)  route 1.339ns (77.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.339     1.141    clock_dividor/rst
    SLICE_X52Y90         FDCE                                         f  clock_dividor/clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259     8.976    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[1]/C
                         clock pessimism              0.263     9.239    
                         clock uncertainty           -0.226     9.013    
    SLICE_X52Y90         FDCE (Recov_fdce_C_CLR)     -0.331     8.682    clock_dividor/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.379ns (22.066%)  route 1.339ns (77.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.339     1.141    clock_dividor/rst
    SLICE_X52Y90         FDCE                                         f  clock_dividor/clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259     8.976    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[2]/C
                         clock pessimism              0.263     9.239    
                         clock uncertainty           -0.226     9.013    
    SLICE_X52Y90         FDCE (Recov_fdce_C_CLR)     -0.331     8.682    clock_dividor/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.379ns (22.066%)  route 1.339ns (77.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.339     1.141    clock_dividor/rst
    SLICE_X52Y90         FDCE                                         f  clock_dividor/clk_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259     8.976    clock_dividor/clk
    SLICE_X52Y90         FDCE                                         r  clock_dividor/clk_div_reg[3]/C
                         clock pessimism              0.263     9.239    
                         clock uncertainty           -0.226     9.013    
    SLICE_X52Y90         FDCE (Recov_fdce_C_CLR)     -0.331     8.682    clock_dividor/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.379ns (22.306%)  route 1.320ns (77.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.320     1.122    clock_dividor/rst
    SLICE_X52Y91         FDCE                                         f  clock_dividor/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259     8.976    clock_dividor/clk
    SLICE_X52Y91         FDCE                                         r  clock_dividor/clk_div_reg[4]/C
                         clock pessimism              0.263     9.239    
                         clock uncertainty           -0.226     9.013    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.331     8.682    clock_dividor/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[5]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.379ns (22.306%)  route 1.320ns (77.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.320     1.122    clock_dividor/rst
    SLICE_X52Y91         FDCE                                         f  clock_dividor/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259     8.976    clock_dividor/clk
    SLICE_X52Y91         FDCE                                         r  clock_dividor/clk_div_reg[5]/C
                         clock pessimism              0.263     9.239    
                         clock uncertainty           -0.226     9.013    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.331     8.682    clock_dividor/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[6]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.379ns (22.306%)  route 1.320ns (77.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.320     1.122    clock_dividor/rst
    SLICE_X52Y91         FDCE                                         f  clock_dividor/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259     8.976    clock_dividor/clk
    SLICE_X52Y91         FDCE                                         r  clock_dividor/clk_div_reg[6]/C
                         clock pessimism              0.263     9.239    
                         clock uncertainty           -0.226     9.013    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.331     8.682    clock_dividor/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[7]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.379ns (22.306%)  route 1.320ns (77.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.320     1.122    clock_dividor/rst
    SLICE_X52Y91         FDCE                                         f  clock_dividor/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259     8.976    clock_dividor/clk
    SLICE_X52Y91         FDCE                                         r  clock_dividor/clk_div_reg[7]/C
                         clock pessimism              0.263     9.239    
                         clock uncertainty           -0.226     9.013    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.331     8.682    clock_dividor/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[16]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.379ns (22.345%)  route 1.317ns (77.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.317     1.120    clock_dividor/rst
    SLICE_X52Y94         FDCE                                         f  clock_dividor/clk_div_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    clock_dividor/clk
    SLICE_X52Y94         FDCE                                         r  clock_dividor/clk_div_reg[16]/C
                         clock pessimism              0.263     9.240    
                         clock uncertainty           -0.226     9.014    
    SLICE_X52Y94         FDCE (Recov_fdce_C_CLR)     -0.331     8.683    clock_dividor/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[17]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.379ns (22.345%)  route 1.317ns (77.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 f  rst_all_reg/Q
                         net (fo=89, routed)          1.317     1.120    clock_dividor/rst
    SLICE_X52Y94         FDCE                                         f  clock_dividor/clk_div_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092     6.259 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.640    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.717 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260     8.977    clock_dividor/clk
    SLICE_X52Y94         FDCE                                         r  clock_dividor/clk_div_reg[17]/C
                         clock pessimism              0.263     9.240    
                         clock uncertainty           -0.226     9.014    
    SLICE_X52Y94         FDCE (Recov_fdce_C_CLR)     -0.331     8.683    clock_dividor/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                  7.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[20]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.768%)  route 0.538ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.538     0.079    clock_dividor/rst
    SLICE_X52Y95         FDCE                                         f  clock_dividor/clk_div_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    clock_dividor/clk
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[20]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.226    -0.057    
    SLICE_X52Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.149    clock_dividor/clk_div_reg[20]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[21]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.768%)  route 0.538ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.538     0.079    clock_dividor/rst
    SLICE_X52Y95         FDCE                                         f  clock_dividor/clk_div_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    clock_dividor/clk
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[21]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.226    -0.057    
    SLICE_X52Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.149    clock_dividor/clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[22]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.768%)  route 0.538ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.538     0.079    clock_dividor/rst
    SLICE_X52Y95         FDCE                                         f  clock_dividor/clk_div_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    clock_dividor/clk
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[22]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.226    -0.057    
    SLICE_X52Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.149    clock_dividor/clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.768%)  route 0.538ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.538     0.079    clock_dividor/rst
    SLICE_X52Y95         FDCE                                         f  clock_dividor/clk_div_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    clock_dividor/clk
    SLICE_X52Y95         FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.226    -0.057    
    SLICE_X52Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.149    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dr/c0/clk_div_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.239%)  route 0.592ns (80.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.592     0.133    dr/c0/rst_all
    SLICE_X54Y91         FDCE                                         f  dr/c0/clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[0]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.226    -0.058    
    SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.125    dr/c0/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dr/c0/clk_div_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.239%)  route 0.592ns (80.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.592     0.133    dr/c0/rst_all
    SLICE_X54Y91         FDCE                                         f  dr/c0/clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[1]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.226    -0.058    
    SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.125    dr/c0/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dr/c0/clk_div_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.239%)  route 0.592ns (80.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.592     0.133    dr/c0/rst_all
    SLICE_X54Y91         FDCE                                         f  dr/c0/clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[2]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.226    -0.058    
    SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.125    dr/c0/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dr/c0/clk_div_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.239%)  route 0.592ns (80.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.592     0.133    dr/c0/rst_all
    SLICE_X54Y91         FDCE                                         f  dr/c0/clk_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/c0/clk100MHz
    SLICE_X54Y91         FDCE                                         r  dr/c0/clk_div_reg[3]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.226    -0.058    
    SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067    -0.125    dr/c0/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[24]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.242%)  route 0.592ns (80.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.592     0.133    clock_dividor/rst
    SLICE_X52Y96         FDCE                                         f  clock_dividor/clk_div_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    clock_dividor/clk
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[24]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.226    -0.057    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.149    clock_dividor/clk_div_reg[24]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_dividor/clk_div_reg[25]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.242%)  route 0.592ns (80.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.592     0.133    clock_dividor/rst
    SLICE_X52Y96         FDCE                                         f  clock_dividor/clk_div_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    clock_dividor/clk
    SLICE_X52Y96         FDCE                                         r  clock_dividor/clk_div_reg[25]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.226    -0.057    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.149    clock_dividor/clk_div_reg[25]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.281    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 4.695ns (48.880%)  route 4.910ns (51.120%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.910     6.308    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.297     9.605 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.605    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.199ns (48.895%)  route 4.389ns (51.105%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.899     0.899 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.389     5.288    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.300     8.587 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.587    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 4.207ns (49.885%)  route 4.227ns (50.115%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.227     5.141    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.293     8.434 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.434    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 4.740ns (67.291%)  route 2.304ns (32.709%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.439     1.439 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.304     3.743    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.301     7.044 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.044    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 4.726ns (67.257%)  route 2.301ns (32.743%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.301     3.729    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.297     7.027 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.027    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 4.714ns (68.212%)  route 2.197ns (31.788%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           2.197     3.613    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.298     6.911 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.911    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.730ns  (logic 4.710ns (69.983%)  route 2.020ns (30.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           2.020     3.453    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.277     6.730 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.730    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.615ns  (logic 4.711ns (71.216%)  route 1.904ns (28.784%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         1.413     1.413 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           1.904     3.317    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.298     6.615 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.615    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 4.675ns (70.977%)  route 1.912ns (29.023%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           1.912     3.320    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.266     6.586 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.586    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.548ns  (logic 4.691ns (71.646%)  route 1.857ns (28.354%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.857     3.267    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.281     6.548 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.548    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen/data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen/data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.223%)  route 0.065ns (33.777%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE                         0.000     0.000 r  gen/data_reg[11]/C
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gen/data_reg[11]/Q
                         net (fo=2, routed)           0.065     0.193    gen/Q[11]
    SLICE_X55Y93         FDCE                                         r  gen/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen/data_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            gen/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDPE                         0.000     0.000 r  gen/data_reg[0]/C
    SLICE_X57Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  gen/data_reg[0]/Q
                         net (fo=2, routed)           0.055     0.196    gen/Q[0]
    SLICE_X57Y92         FDPE                                         r  gen/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen/data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE                         0.000     0.000 r  gen/data_reg[1]/C
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen/data_reg[1]/Q
                         net (fo=2, routed)           0.067     0.208    gen/Q[1]
    SLICE_X57Y94         FDPE                                         r  gen/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen/data_reg[29]/C
                            (rising edge-triggered cell FDPE)
  Destination:            gen/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.962%)  route 0.114ns (47.038%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDPE                         0.000     0.000 r  gen/data_reg[29]/C
    SLICE_X57Y94         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  gen/data_reg[29]/Q
                         net (fo=2, routed)           0.114     0.242    gen/Q[29]
    SLICE_X57Y94         FDCE                                         r  gen/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen/data_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            gen/data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.081%)  route 0.110ns (43.919%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDPE                         0.000     0.000 r  gen/data_reg[13]/C
    SLICE_X57Y94         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  gen/data_reg[13]/Q
                         net (fo=2, routed)           0.110     0.251    gen/Q[13]
    SLICE_X57Y94         FDCE                                         r  gen/data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen/data_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen/data_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.488%)  route 0.126ns (49.512%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE                         0.000     0.000 r  gen/data_reg[25]/C
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gen/data_reg[25]/Q
                         net (fo=2, routed)           0.126     0.254    gen/Q[25]
    SLICE_X57Y94         FDPE                                         r  gen/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen/data_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            gen/data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (49.984%)  route 0.128ns (50.016%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDPE                         0.000     0.000 r  gen/data_reg[4]/C
    SLICE_X57Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  gen/data_reg[4]/Q
                         net (fo=2, routed)           0.128     0.256    gen/Q[4]
    SLICE_X57Y92         FDCE                                         r  gen/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen/data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE                         0.000     0.000 r  gen/data_reg[2]/C
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen/data_reg[2]/Q
                         net (fo=2, routed)           0.116     0.257    gen/Q[2]
    SLICE_X55Y90         FDCE                                         r  gen/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen/data_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen/data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.889%)  route 0.126ns (47.111%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE                         0.000     0.000 r  gen/data_reg[23]/C
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen/data_reg[23]/Q
                         net (fo=2, routed)           0.126     0.267    gen/Q[23]
    SLICE_X55Y93         FDCE                                         r  gen/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen/data_reg[16]/C
                            (rising edge-triggered cell FDPE)
  Destination:            gen/data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.725%)  route 0.120ns (42.275%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDPE                         0.000     0.000 r  gen/data_reg[16]/C
    SLICE_X56Y91         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  gen/data_reg[16]/Q
                         net (fo=2, routed)           0.120     0.284    gen/Q[16]
    SLICE_X56Y91         FDPE                                         r  gen/data_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.925ns  (logic 0.081ns (2.769%)  route 2.844ns (97.231%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     7.478    CLK_GEN/CLK100MHZ_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.956     1.522 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449     2.971    CLK_GEN/clkfbout
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     3.052 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.395     4.447    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.749ns  (logic 0.077ns (2.801%)  route 2.672ns (97.199%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkfbout
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.290    -0.992    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dr/Hexs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 4.471ns (47.121%)  route 5.017ns (52.879%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    dr/clk100MHz
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.433    -0.146 r  dr/Hexs_reg[26]/Q
                         net (fo=1, routed)           0.925     0.780    dr/c0/Q[26]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.105     0.885 r  dr/c0/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     0.885    dr/c0/CA_OBUF_inst_i_11_n_0
    SLICE_X55Y91         MUXF7 (Prop_muxf7_I1_O)      0.182     1.067 r  dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.693     1.759    dr/c0/p_0_out[2]
    SLICE_X53Y92         LUT5 (Prop_lut5_I3_O)        0.265     2.024 r  dr/c0/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.399     5.423    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.486     8.909 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.909    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.352ns  (logic 4.269ns (45.648%)  route 5.083ns (54.352%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.371    -0.578    dr/c0/clk100MHz
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.433    -0.145 r  dr/c0/clk_div_reg[11]/Q
                         net (fo=17, routed)          0.822     0.677    dr/c0/clk_div_reg[11]
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.105     0.782 r  dr/c0/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     0.782    dr/c0/CA_OBUF_inst_i_6_n_0
    SLICE_X55Y94         MUXF7 (Prop_muxf7_I0_O)      0.178     0.960 r  dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.861     1.822    dr/c0/p_0_out[1]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.252     2.074 r  dr/c0/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.400     5.473    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     8.774 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     8.774    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 4.447ns (48.762%)  route 4.673ns (51.238%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.371    -0.578    dr/c0/clk100MHz
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.433    -0.145 r  dr/c0/clk_div_reg[11]/Q
                         net (fo=17, routed)          0.822     0.677    dr/c0/clk_div_reg[11]
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.105     0.782 r  dr/c0/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     0.782    dr/c0/CA_OBUF_inst_i_6_n_0
    SLICE_X55Y94         MUXF7 (Prop_muxf7_I0_O)      0.178     0.960 r  dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.861     1.822    dr/c0/p_0_out[1]
    SLICE_X53Y92         LUT5 (Prop_lut5_I3_O)        0.273     2.095 r  dr/c0/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.989     5.084    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.458     8.542 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.542    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/Hexs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.061ns  (logic 4.278ns (47.219%)  route 4.782ns (52.781%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    dr/clk100MHz
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.433    -0.146 r  dr/Hexs_reg[26]/Q
                         net (fo=1, routed)           0.925     0.780    dr/c0/Q[26]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.105     0.885 r  dr/c0/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     0.885    dr/c0/CA_OBUF_inst_i_11_n_0
    SLICE_X55Y91         MUXF7 (Prop_muxf7_I1_O)      0.182     1.067 r  dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.693     1.759    dr/c0/p_0_out[2]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.252     2.011 r  dr/c0/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.164     5.176    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.306     8.482 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     8.482    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.484ns  (logic 4.013ns (47.298%)  route 4.471ns (52.702%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.372    -0.577    dr/c0/clk100MHz
    SLICE_X54Y94         FDCE                                         r  dr/c0/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.433    -0.144 f  dr/c0/clk_div_reg[12]/Q
                         net (fo=13, routed)          1.079     0.936    dr/c0/clk_div_reg[12]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.118     1.054 r  dr/c0/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.392     4.446    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.462     7.908 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.908    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/Hexs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 4.431ns (52.386%)  route 4.028ns (47.614%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    dr/clk100MHz
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.433    -0.146 r  dr/Hexs_reg[26]/Q
                         net (fo=1, routed)           0.925     0.780    dr/c0/Q[26]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.105     0.885 r  dr/c0/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     0.885    dr/c0/CA_OBUF_inst_i_11_n_0
    SLICE_X55Y91         MUXF7 (Prop_muxf7_I1_O)      0.182     1.067 r  dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.691     1.757    dr/c0/p_0_out[2]
    SLICE_X53Y92         LUT5 (Prop_lut5_I2_O)        0.262     2.019 r  dr/c0/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.411     4.431    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.449     7.880 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.880    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/Hexs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.318ns  (logic 4.211ns (50.622%)  route 4.107ns (49.378%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    dr/clk100MHz
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.433    -0.146 r  dr/Hexs_reg[26]/Q
                         net (fo=1, routed)           0.925     0.780    dr/c0/Q[26]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.105     0.885 r  dr/c0/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     0.885    dr/c0/CA_OBUF_inst_i_11_n_0
    SLICE_X55Y91         MUXF7 (Prop_muxf7_I1_O)      0.182     1.067 r  dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.691     1.757    dr/c0/p_0_out[2]
    SLICE_X53Y92         LUT5 (Prop_lut5_I4_O)        0.252     2.009 r  dr/c0/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.491     4.501    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.239     7.739 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.739    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/Hexs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.286ns  (logic 4.255ns (51.353%)  route 4.031ns (48.647%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.370    -0.579    dr/clk100MHz
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.433    -0.146 r  dr/Hexs_reg[26]/Q
                         net (fo=1, routed)           0.925     0.780    dr/c0/Q[26]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.105     0.885 r  dr/c0/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     0.885    dr/c0/CA_OBUF_inst_i_11_n_0
    SLICE_X55Y91         MUXF7 (Prop_muxf7_I1_O)      0.182     1.067 r  dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.695     1.761    dr/c0/p_0_out[2]
    SLICE_X53Y92         LUT5 (Prop_lut5_I3_O)        0.252     2.013 r  dr/c0/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.411     4.424    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.283     7.707 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.707    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 3.858ns (46.973%)  route 4.355ns (53.027%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.371    -0.578    dr/c0/clk100MHz
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.433    -0.145 f  dr/c0/clk_div_reg[11]/Q
                         net (fo=17, routed)          1.125     0.980    dr/c0/clk_div_reg[11]
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.105     1.085 r  dr/c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.230     4.316    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.320     7.636 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.636    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.012ns (51.886%)  route 3.720ns (48.114%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.371    -0.578    dr/c0/clk100MHz
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.433    -0.145 f  dr/c0/clk_div_reg[11]/Q
                         net (fo=17, routed)          1.125     0.980    dr/c0/clk_div_reg[11]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.119     1.099 r  dr/c0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.595     3.694    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.460     7.154 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.154    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dr/c0/clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.445ns (54.735%)  route 1.195ns (45.265%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    dr/c0/clk100MHz
    SLICE_X54Y94         FDCE                                         r  dr/c0/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  dr/c0/clk_div_reg[12]/Q
                         net (fo=13, routed)          0.362    -0.074    dr/c0/clk_div_reg[12]
    SLICE_X44Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.029 r  dr/c0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.833     0.804    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.041 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.041    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.733ns  (logic 1.504ns (55.046%)  route 1.229ns (44.954%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    dr/c0/clk100MHz
    SLICE_X54Y94         FDCE                                         r  dr/c0/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  dr/c0/clk_div_reg[12]/Q
                         net (fo=13, routed)          0.362    -0.074    dr/c0/clk_div_reg[12]
    SLICE_X44Y94         LUT4 (Prop_lut4_I1_O)        0.042    -0.032 r  dr/c0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.866     0.834    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     2.133 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.133    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.428ns (51.741%)  route 1.331ns (48.259%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    dr/c0/clk100MHz
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.436 f  dr/c0/clk_div_reg[11]/Q
                         net (fo=17, routed)          0.241    -0.195    dr/c0/clk_div_reg[11]
    SLICE_X55Y94         LUT4 (Prop_lut4_I0_O)        0.045    -0.150 r  dr/c0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.090     0.940    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     2.159 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.159    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/Hexs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.585ns (55.615%)  route 1.265ns (44.385%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    dr/clk100MHz
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  dr/Hexs_reg[24]/Q
                         net (fo=1, routed)           0.109    -0.327    dr/c0/Q[24]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.282 f  dr/c0/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    -0.282    dr/c0/CA_OBUF_inst_i_13_n_0
    SLICE_X55Y91         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.208 f  dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.219     0.011    dr/c0/p_0_out[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.108     0.119 r  dr/c0/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.937     1.056    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.250 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     2.250    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/Hexs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.637ns (57.289%)  route 1.221ns (42.711%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.563    -0.601    dr/clk100MHz
    SLICE_X55Y92         FDRE                                         r  dr/Hexs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  dr/Hexs_reg[23]/Q
                         net (fo=1, routed)           0.083    -0.390    dr/c0/Q[23]
    SLICE_X55Y92         LUT6 (Prop_lut6_I3_O)        0.098    -0.292 r  dr/c0/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000    -0.292    dr/c0/CA_OBUF_inst_i_9_n_0
    SLICE_X55Y92         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.227 r  dr/c0/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.207    -0.020    dr/c0/p_0_out[3]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.108     0.088 r  dr/c0/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.931     1.018    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.256 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     2.256    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.460ns (50.791%)  route 1.414ns (49.209%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    dr/c0/clk100MHz
    SLICE_X54Y94         FDCE                                         r  dr/c0/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.436 f  dr/c0/clk_div_reg[12]/Q
                         net (fo=13, routed)          0.479     0.042    dr/c0/clk_div_reg[12]
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.045     0.087 r  dr/c0/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.936     1.023    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.274 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.274    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/Hexs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.919ns  (logic 1.690ns (57.911%)  route 1.229ns (42.089%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    dr/clk100MHz
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  dr/Hexs_reg[24]/Q
                         net (fo=1, routed)           0.109    -0.327    dr/c0/Q[24]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  dr/c0/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    -0.282    dr/c0/CA_OBUF_inst_i_13_n_0
    SLICE_X55Y91         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.208 r  dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.219     0.011    dr/c0/p_0_out[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I3_O)        0.106     0.117 r  dr/c0/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.900     1.017    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.301     2.319 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     2.319    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.950ns  (logic 1.526ns (51.747%)  route 1.423ns (48.253%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    dr/c0/clk100MHz
    SLICE_X54Y94         FDCE                                         r  dr/c0/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.436 f  dr/c0/clk_div_reg[12]/Q
                         net (fo=13, routed)          0.479     0.042    dr/c0/clk_div_reg[12]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.043     0.085 r  dr/c0/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.945     1.030    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     2.349 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.349    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.969ns  (logic 1.521ns (51.226%)  route 1.448ns (48.774%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    dr/c0/clk100MHz
    SLICE_X54Y94         FDCE                                         r  dr/c0/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  dr/c0/clk_div_reg[12]/Q
                         net (fo=13, routed)          0.484     0.047    dr/c0/clk_div_reg[12]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.042     0.089 r  dr/c0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.964     1.054    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     2.368 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.368    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dr/c0/clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.525ns (47.714%)  route 1.671ns (52.286%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.600    dr/c0/clk100MHz
    SLICE_X54Y93         FDCE                                         r  dr/c0/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.436 f  dr/c0/clk_div_reg[11]/Q
                         net (fo=17, routed)          0.241    -0.195    dr/c0/clk_div_reg[11]
    SLICE_X55Y94         LUT4 (Prop_lut4_I2_O)        0.042    -0.153 r  dr/c0/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.430     1.277    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.319     2.596 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.596    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 3.694ns (63.990%)  route 2.078ns (36.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           2.078     1.957    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.315     5.271 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.271    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.626ns  (logic 3.695ns (65.674%)  route 1.931ns (34.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.448    -0.501    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    -0.122 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=2, routed)           1.931     1.810    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.316     5.126 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.126    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.412ns (69.172%)  route 0.629ns (30.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595    -0.569    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=2, routed)           0.629     0.201    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.472 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.472    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.410ns (67.391%)  route 0.682ns (32.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595    -0.569    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           0.682     0.254    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.524 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.524    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 3.804ns (42.241%)  route 5.201ns (57.759%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.971     1.773    dr/c0/rst_all
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.105     1.878 r  dr/c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.230     5.109    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.320     8.429 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.429    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 3.986ns (44.827%)  route 4.905ns (55.173%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.507     1.309    dr/c0/rst_all
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.121     1.430 r  dr/c0/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.399     4.829    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.486     8.314 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.314    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.871ns  (logic 3.969ns (44.741%)  route 4.902ns (55.259%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.510     1.312    dr/c0/rst_all
    SLICE_X55Y94         LUT4 (Prop_lut4_I3_O)        0.128     1.440 r  dr/c0/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.392     4.832    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.462     8.294 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.294    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 3.954ns (46.405%)  route 4.566ns (53.595%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.971     1.773    dr/c0/rst_all
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.115     1.888 r  dr/c0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.595     4.484    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.460     7.943 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.943    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.461ns  (logic 3.790ns (44.796%)  route 4.671ns (55.204%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.507     1.309    dr/c0/rst_all
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.105     1.414 r  dr/c0/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.164     4.578    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.306     7.885 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.885    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.414ns  (logic 3.961ns (47.077%)  route 4.453ns (52.923%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.977     1.780    dr/c0/rst_all
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.115     1.895 r  dr/c0/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.476     4.371    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.467     7.838 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.838    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.345ns  (logic 3.785ns (45.355%)  route 4.560ns (54.645%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.161     0.963    dr/c0/rst_all
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.105     1.068 r  dr/c0/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.400     4.468    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     7.769 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.769    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 3.780ns (46.174%)  route 4.406ns (53.826%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.977     1.780    dr/c0/rst_all
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.105     1.885 r  dr/c0/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.429     4.313    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.296     7.609 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.609    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 3.945ns (48.733%)  route 4.150ns (51.267%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.161     0.963    dr/c0/rst_all
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.108     1.071 r  dr/c0/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.989     4.060    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.458     7.518 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     7.518    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 3.747ns (47.346%)  route 4.167ns (52.654%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.478    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.956    -3.478 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.029    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.372    -0.577    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.379    -0.198 r  rst_all_reg/Q
                         net (fo=89, routed)          1.510     1.312    dr/c0/rst_all
    SLICE_X55Y94         LUT4 (Prop_lut4_I3_O)        0.105     1.417 r  dr/c0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.657     4.075    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263     7.338 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.338    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[13]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.593     0.134    gen/AR[0]
    SLICE_X57Y94         FDPE                                         f  gen/data_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.593     0.134    gen/AR[0]
    SLICE_X57Y94         FDCE                                         f  gen/data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.593     0.134    gen/AR[0]
    SLICE_X57Y94         FDCE                                         f  gen/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[21]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.593     0.134    gen/AR[0]
    SLICE_X57Y94         FDPE                                         f  gen/data_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.593     0.134    gen/AR[0]
    SLICE_X57Y94         FDCE                                         f  gen/data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[29]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.593     0.134    gen/AR[0]
    SLICE_X57Y94         FDPE                                         f  gen/data_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.593     0.134    gen/AR[0]
    SLICE_X57Y94         FDPE                                         f  gen/data_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.593     0.134    gen/AR[0]
    SLICE_X57Y94         FDCE                                         f  gen/data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.141ns (18.541%)  route 0.619ns (81.459%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.619     0.160    gen/AR[0]
    SLICE_X55Y93         FDCE                                         f  gen/data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen/data_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.141ns (18.541%)  route 0.619ns (81.459%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.564    -0.600    clk_cpu
    SLICE_X53Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  rst_all_reg/Q
                         net (fo=89, routed)          0.619     0.160    gen/AR[0]
    SLICE_X55Y93         FDCE                                         f  gen/data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen/data_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.379ns (34.233%)  route 0.728ns (65.767%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDPE                         0.000     0.000 r  gen/data_reg[14]/C
    SLICE_X57Y91         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  gen/data_reg[14]/Q
                         net (fo=2, routed)           0.728     1.107    dr/Q[14]
    SLICE_X55Y91         FDRE                                         r  dr/Hexs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259    -1.024    dr/clk100MHz
    SLICE_X55Y91         FDRE                                         r  dr/Hexs_reg[14]/C

Slack:                    inf
  Source:                 gen/data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dr/Hexs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.077ns  (logic 0.379ns (35.197%)  route 0.698ns (64.803%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE                         0.000     0.000 r  gen/data_reg[22]/C
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  gen/data_reg[22]/Q
                         net (fo=2, routed)           0.698     1.077    dr/Q[22]
    SLICE_X55Y92         FDRE                                         r  dr/Hexs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.260    -1.023    dr/clk100MHz
    SLICE_X55Y92         FDRE                                         r  dr/Hexs_reg[22]/C

Slack:                    inf
  Source:                 gen/data_reg[30]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.379ns (37.088%)  route 0.643ns (62.912%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDPE                         0.000     0.000 r  gen/data_reg[30]/C
    SLICE_X55Y90         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  gen/data_reg[30]/Q
                         net (fo=2, routed)           0.643     1.022    dr/Q[30]
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259    -1.024    dr/clk100MHz
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[30]/C

Slack:                    inf
  Source:                 gen/data_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dr/Hexs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.379ns (38.127%)  route 0.615ns (61.873%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE                         0.000     0.000 r  gen/data_reg[17]/C
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  gen/data_reg[17]/Q
                         net (fo=2, routed)           0.615     0.994    dr/Q[17]
    SLICE_X56Y94         FDRE                                         r  dr/Hexs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.262    -1.021    dr/clk100MHz
    SLICE_X56Y94         FDRE                                         r  dr/Hexs_reg[17]/C

Slack:                    inf
  Source:                 gen/wen_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.379ns (40.987%)  route 0.546ns (59.013%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDPE                         0.000     0.000 r  gen/wen_reg/C
    SLICE_X55Y93         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  gen/wen_reg/Q
                         net (fo=33, routed)          0.546     0.925    dr/E[0]
    SLICE_X56Y90         FDRE                                         r  dr/Hexs_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.261    -1.022    dr/clk100MHz
    SLICE_X56Y90         FDRE                                         r  dr/Hexs_reg[12]/C

Slack:                    inf
  Source:                 gen/wen_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.379ns (40.987%)  route 0.546ns (59.013%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDPE                         0.000     0.000 r  gen/wen_reg/C
    SLICE_X55Y93         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  gen/wen_reg/Q
                         net (fo=33, routed)          0.546     0.925    dr/E[0]
    SLICE_X56Y90         FDRE                                         r  dr/Hexs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.261    -1.022    dr/clk100MHz
    SLICE_X56Y90         FDRE                                         r  dr/Hexs_reg[16]/C

Slack:                    inf
  Source:                 gen/wen_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.379ns (40.987%)  route 0.546ns (59.013%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDPE                         0.000     0.000 r  gen/wen_reg/C
    SLICE_X55Y93         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  gen/wen_reg/Q
                         net (fo=33, routed)          0.546     0.925    dr/E[0]
    SLICE_X56Y90         FDRE                                         r  dr/Hexs_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.261    -1.022    dr/clk100MHz
    SLICE_X56Y90         FDRE                                         r  dr/Hexs_reg[20]/C

Slack:                    inf
  Source:                 gen/wen_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.918ns  (logic 0.379ns (41.287%)  route 0.539ns (58.713%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDPE                         0.000     0.000 r  gen/wen_reg/C
    SLICE_X55Y93         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  gen/wen_reg/Q
                         net (fo=33, routed)          0.539     0.918    dr/E[0]
    SLICE_X55Y91         FDRE                                         r  dr/Hexs_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259    -1.024    dr/clk100MHz
    SLICE_X55Y91         FDRE                                         r  dr/Hexs_reg[10]/C

Slack:                    inf
  Source:                 gen/wen_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.918ns  (logic 0.379ns (41.287%)  route 0.539ns (58.713%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDPE                         0.000     0.000 r  gen/wen_reg/C
    SLICE_X55Y93         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  gen/wen_reg/Q
                         net (fo=33, routed)          0.539     0.918    dr/E[0]
    SLICE_X55Y91         FDRE                                         r  dr/Hexs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.259    -1.024    dr/clk100MHz
    SLICE_X55Y91         FDRE                                         r  dr/Hexs_reg[14]/C

Slack:                    inf
  Source:                 gen/wen_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.379ns (41.591%)  route 0.532ns (58.409%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDPE                         0.000     0.000 r  gen/wen_reg/C
    SLICE_X55Y93         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  gen/wen_reg/Q
                         net (fo=33, routed)          0.532     0.911    dr/E[0]
    SLICE_X56Y94         FDRE                                         r  dr/Hexs_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          1.262    -1.021    dr/clk100MHz
    SLICE_X56Y94         FDRE                                         r  dr/Hexs_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen/data_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.834%)  route 0.069ns (35.166%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDPE                         0.000     0.000 r  gen/data_reg[4]/C
    SLICE_X57Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  gen/data_reg[4]/Q
                         net (fo=2, routed)           0.069     0.197    dr/Q[4]
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    dr/clk100MHz
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[4]/C

Slack:                    inf
  Source:                 gen/data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dr/Hexs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.280%)  route 0.071ns (35.720%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE                         0.000     0.000 r  gen/data_reg[8]/C
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gen/data_reg[8]/Q
                         net (fo=2, routed)           0.071     0.199    dr/Q[8]
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    dr/clk100MHz
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[8]/C

Slack:                    inf
  Source:                 gen/data_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dr/Hexs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.108%)  route 0.063ns (30.892%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE                         0.000     0.000 r  gen/data_reg[28]/C
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen/data_reg[28]/Q
                         net (fo=2, routed)           0.063     0.204    dr/Q[28]
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    dr/clk100MHz
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[28]/C

Slack:                    inf
  Source:                 gen/data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dr/Hexs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.529%)  route 0.116ns (47.471%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE                         0.000     0.000 r  gen/data_reg[7]/C
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gen/data_reg[7]/Q
                         net (fo=2, routed)           0.116     0.244    dr/Q[7]
    SLICE_X55Y92         FDRE                                         r  dr/Hexs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/clk100MHz
    SLICE_X55Y92         FDRE                                         r  dr/Hexs_reg[7]/C

Slack:                    inf
  Source:                 gen/data_reg[29]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.471%)  route 0.121ns (48.529%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDPE                         0.000     0.000 r  gen/data_reg[29]/C
    SLICE_X57Y94         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  gen/data_reg[29]/Q
                         net (fo=2, routed)           0.121     0.249    dr/Q[29]
    SLICE_X56Y94         FDRE                                         r  dr/Hexs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.835    -0.838    dr/clk100MHz
    SLICE_X56Y94         FDRE                                         r  dr/Hexs_reg[29]/C

Slack:                    inf
  Source:                 gen/data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dr/Hexs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE                         0.000     0.000 r  gen/data_reg[26]/C
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen/data_reg[26]/Q
                         net (fo=2, routed)           0.109     0.250    dr/Q[26]
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/clk100MHz
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[26]/C

Slack:                    inf
  Source:                 gen/data_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dr/Hexs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.488%)  route 0.126ns (49.512%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE                         0.000     0.000 r  gen/data_reg[25]/C
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gen/data_reg[25]/Q
                         net (fo=2, routed)           0.126     0.254    dr/Q[25]
    SLICE_X56Y94         FDRE                                         r  dr/Hexs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.835    -0.838    dr/clk100MHz
    SLICE_X56Y94         FDRE                                         r  dr/Hexs_reg[25]/C

Slack:                    inf
  Source:                 gen/data_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dr/Hexs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.274%)  route 0.114ns (44.726%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDPE                         0.000     0.000 r  gen/data_reg[0]/C
    SLICE_X57Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  gen/data_reg[0]/Q
                         net (fo=2, routed)           0.114     0.255    dr/Q[0]
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    dr/clk100MHz
    SLICE_X56Y92         FDRE                                         r  dr/Hexs_reg[0]/C

Slack:                    inf
  Source:                 gen/data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dr/Hexs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.380%)  route 0.118ns (45.620%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE                         0.000     0.000 r  gen/data_reg[6]/C
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen/data_reg[6]/Q
                         net (fo=2, routed)           0.118     0.259    dr/Q[6]
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.833    -0.840    dr/clk100MHz
    SLICE_X54Y90         FDRE                                         r  dr/Hexs_reg[6]/C

Slack:                    inf
  Source:                 gen/data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dr/Hexs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE                         0.000     0.000 r  gen/data_reg[12]/C
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen/data_reg[12]/Q
                         net (fo=2, routed)           0.120     0.261    dr/Q[12]
    SLICE_X56Y90         FDRE                                         r  dr/Hexs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout1_buf/O
                         net (fo=73, routed)          0.834    -0.839    dr/clk100MHz
    SLICE_X56Y90         FDRE                                         r  dr/Hexs_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.243ns  (logic 1.408ns (62.765%)  route 0.835ns (37.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.835     2.243    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.339    -0.944    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 1.398ns (69.922%)  route 0.602ns (30.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.000    BTN_SCAN/BTN_R_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.339    -0.944    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.235ns (45.099%)  route 0.287ns (54.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.287     0.522    BTN_SCAN/BTN_R_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.866    -0.807    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C

Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.244ns (37.871%)  route 0.401ns (62.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.401     0.646    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.866    -0.807    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.543ns (33.056%)  route 3.125ns (66.944%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.125     4.563    RSTN_IBUF
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     4.668 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.668    p_1_out[0]
    SLICE_X52Y99         FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.351    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.092    -3.741 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.381    -2.360    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.283 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          1.260    -1.023    clk_cpu
    SLICE_X52Y99         FDRE                                         r  rst_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.320ns (16.914%)  route 1.570ns (83.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           1.570     1.844    RSTN_IBUF
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    p_1_out[0]
    SLICE_X52Y99         FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK_GEN/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    CLK_GEN/clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_GEN/clkout4_buf/O
                         net (fo=17, routed)          0.835    -0.838    clk_cpu
    SLICE_X52Y99         FDRE                                         r  rst_count_reg[0]/C





