{"Source Block": ["hdl/library/common/up_gt.v@360:384@HdlStmProcess", "  assign up_tx_rst_done_s = & up_tx_rst_done;\n  assign up_tx_pll_locked_s = & up_tx_pll_locked;\n\n  // resets\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_gt_pll_preset <= 1'b1;\n      up_gt_rx_preset <= 1'b1;\n      up_gt_tx_preset <= 1'b1;\n      up_rx_preset <= 1'b1;\n      up_tx_preset <= 1'b1;\n    end else begin\n      up_gt_pll_preset <= ~up_gt_pll_resetn;\n      up_gt_rx_preset <= ~(up_gt_pll_resetn & up_gt_rx_resetn & up_rx_pll_locked_s);\n      up_gt_tx_preset <= ~(up_gt_pll_resetn & up_gt_tx_resetn & up_tx_pll_locked_s);\n      up_rx_preset <= ~(up_gt_pll_resetn & up_gt_rx_resetn & up_rx_resetn & up_rx_pll_locked_s & up_rx_rst_done_s);\n      up_tx_preset <= ~(up_gt_pll_resetn & up_gt_tx_resetn & up_tx_resetn & up_tx_pll_locked_s & up_tx_rst_done_s);\n    end\n  end\n\n  // up clock domain reset done\n\n  assign rx_rst_done_up  = up_rx_rst_done_s;\n  assign tx_rst_done_up  = up_tx_rst_done_s;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[365, "  always @(negedge up_rstn or posedge up_clk) begin\n"], [366, "    if (up_rstn == 0) begin\n"], [367, "      up_gt_pll_preset <= 1'b1;\n"], [368, "      up_gt_rx_preset <= 1'b1;\n"], [369, "      up_gt_tx_preset <= 1'b1;\n"], [370, "      up_rx_preset <= 1'b1;\n"], [371, "      up_tx_preset <= 1'b1;\n"], [372, "    end else begin\n"], [373, "      up_gt_pll_preset <= ~up_gt_pll_resetn;\n"], [374, "      up_gt_rx_preset <= ~(up_gt_pll_resetn & up_gt_rx_resetn & up_rx_pll_locked_s);\n"], [375, "      up_gt_tx_preset <= ~(up_gt_pll_resetn & up_gt_tx_resetn & up_tx_pll_locked_s);\n"], [376, "      up_rx_preset <= ~(up_gt_pll_resetn & up_gt_rx_resetn & up_rx_resetn & up_rx_pll_locked_s & up_rx_rst_done_s);\n"], [377, "      up_tx_preset <= ~(up_gt_pll_resetn & up_gt_tx_resetn & up_tx_resetn & up_tx_pll_locked_s & up_tx_rst_done_s);\n"], [378, "    end\n"], [379, "  end\n"]], "Add": []}}