TraceInfo({"top._marker.constant.value":Bits(6),"top.clock":Clock,"top.input":Struct((name:"rhdl_fpga::fifo::testing::filler::In",fields:[(name:"full",ty:Bits(1))])),"top.outputs":Struct((name:"rhdl_fpga::fifo::testing::filler::Out",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<6>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(6)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.reset":Reset,"top.rng.input":Bits(1),"top.rng.outputs":Bits(32),"top.rng.w.dff.input":Bits(32),"top.rng.w.dff.output":Bits(32),"top.rng.x.dff.input":Bits(32),"top.rng.x.dff.output":Bits(32),"top.rng.y.dff.input":Bits(32),"top.rng.y.dff.output":Bits(32),"top.rng.z.dff.input":Bits(32),"top.rng.z.dff.output":Bits(32),"top.sleep_counter.dff.input":Bits(4),"top.sleep_counter.dff.output":Bits(4),"top.sleep_len.constant.value":Bits(4),"top.write_probability.constant.value":Bits(16)})