"subj"	"time"	"leg"	"site"	"SOL1 Noraxon"	"SOL1 US"	"SOL1 frame"	"SOL2 Noraxon"	"SOL2 US"	"SOL2 frame"	"GMMTJ1 Noraxon"	"GMMTJ1 US"	"GMMTJ1 US frame"	"GMMTJ2 Noraxon"	"GMMTJ2 US"	"GMMTJ2 US frame"	"GMfas1 Noraxon"	"GMfas1 US"	"GMfas1 frame"	"GMfas2 Noraxon"	"GMfas2 US"	"GMfas2 frame"	"GMfas1 Licht"	"GMfas2 Licht"	"PF MVC Noraxon"	"DF MVC Noraxon"	"calc CPM Noraxon"	"calc CPM US"	"calc CPM US frame"	"SOL CPM Noraxon"	"SOL CPM US"	"SOL CPM US frame"	"leg length"	"AT SOL length"	"AT GM length"
8	POST	R	PAS	08_POST_ROM_5R_trial1.tsv	08_POST_ROM_SOL_5R_0084	1	08_POST_ROM_5R_trial5.tsv	08_POST_ROM_SOL_5R_0088	2	08_POST_ROM_5R_trial3.tsv	08_POST_ROM_GMmtj_5R_0086	0	08_POST_ROM_5R_trial4.tsv	08_POST_ROM_GMmtj_5R_0087	0	08_POST_ROM_5R_trial6.tsv	08_POST_ROM_GMfas_5R_0089sup	0	08_POST_ROM_5R_trial7.tsv	08_POST_ROM_GMfas_5R_0090sup	1	ROM_GMfas_licht_POST_R/F24 08_F24 08_20130411_161300_0089	ROM_GMfas_licht_POST_R/F24 08_F24 08_20130411_161300_0090	08_POST_MVC_PF_5R_trial1.tsv	08_POST_MVC_DF_5R_trial1.tsv	08_POST_CPM_5R_trial1.tsv	08_POST_CPM_5R_0082.txt	11	08_POST_CPM_5R_trial2.tsv	08_POST_CPM_5R_0083.txt	x	51.50	55	180
8	PRE	L	PAS	08_PRE_ROM_2L_trial1.tsv	08_PRE_ROM_SOL_2L_0017	5	08_PRE_ROM_2L_trial2.tsv	08_PRE_ROM_SOL_2L_0018	10	08_PRE_ROM_2L_trial3.tsv	08_PRE_ROM_GMmtj_2L_0019	4	08_PRE_ROM_2L_trial4.tsv	08_PRE_ROM_GMmtj_2L_0020	10	08_PRE_ROM_2L_trial5.tsv	08_PRE_ROM_GMfas_2L_0021sup	4	08_PRE_ROM_2L_trial6.tsv	08_PRE_ROM_GMfas_2L_0022sup	11	ROM_GMfas_licht_PRE_L/F24 08_F24 08_20121016_111732_0021	ROM_GMfas_licht_PRE_L/F24 08_F24 08_20121016_111732_0022	08_PRE_MVC_PF_2L_trial3.tsv	08_PRE_MVC_DF_2L_trial2.tsv	08_PRE_CPM_2L_trial2.tsv	08_PRE_CPM_2L_0016.txt	4	08_PRE_CPM_2L_trial1.tsv	08_PRE_CPM_2L_0015.txt	x	51.50	55	180
8	PRE	R	PAS	08_PRE_ROM_2R_trial1.tsv	08_PRE_ROM_SOL_2R_0042	9	08_PRE_ROM_2R_trial2.tsv	08_PRE_ROM_SOL_2R_0043	6	08_PRE_ROM_2R_trial3.tsv	08_PRE_ROM_GMmtj_2R_0044	6	08_PRE_ROM_2R_trial4.tsv	08_PRE_ROM_GMmtj_2R_0045	9	08_PRE_ROM_2R_trial5.tsv	08_PRE_ROM_GMfas_2R_0046sup	2	08_PRE_ROM_2R_trial6.tsv	08_PRE_ROM_GMfas_2R_0047sup	12	ROM_GMfas_licht_PRE_R/F24 08_F24 08_20121016_111732_0046	ROM_GMfas_licht_PRE_R/F24 08_F24 08_20121016_111732_0047	08_PRE_MVC_PF_2R_trial1.tsv	08_PRE_MVC_DF_2R_trial2.tsv	08_PRE_CPM_2R_ALLCORRECT_trial1.tsv	08_PRE_CPM_2R_0040.txt	7	08_PRE_CPM_2R_ALLCORRECT_trial2.tsv	08_PRE_CPM_2R_0041.txt	x	51.50	55	180
9	POST	L	PAS	09_POST_ROM_5L_trial1.tsv	09_POST_ROM_SOL_5L_0078	3	09_POST_ROM_5L_trial2.tsv	09_POST_ROM_SOL_5L_0079	1	09_POST_ROM_5L_trial3.tsv	09_POST_ROM_GMmtj_5L_0080	2	09_POST_ROM_5L_trial4.tsv	09_POST_ROM_GMmtj_5L_0081	0	09_POST_ROM_5L_trial5.tsv	09_POST_ROM_GMfas_5L_0082sup	7	09_POST_ROM_5L_trial6.tsv	09_POST_ROM_GMfas_5L_0083sup	5	ROM_GMfas_licht_POST_L/F24 09_F24 09_20130418_202658_0082	ROM_GMfas_licht_POST_L/F24 09_F24 09_20130418_202658_0083	09_POST_MVC_PF_5L_trial2.tsv	09_POST_MVC_DF_5L_trial2.tsv	09_POST_CPM_5L_trial2.tsv	09_POST_CPM_5L_0077.txt	0	09_POST_CPM_5L_trial1.tsv	09_POST_CPM_5L_0076.txt	x	46.25	55	180
9	POST	R	PAS	09_POST_ROM_5R_trial1.tsv	09_POST_ROM_SOL_5R_0057	3	09_POST_ROM_5R_trial2.tsv	09_POST_ROM_SOL_5R_0058	4	09_POST_ROM_5R_trial3.tsv	09_POST_ROM_GMmtj_5R_0059	1	09_POST_ROM_5R_trial4.tsv	09_POST_ROM_GMmtj_5R_0060	2	09_POST_ROM_5R_trial6.tsv	09_POST_ROM_GMfas_5R_0062sup	1	09_POST_ROM_5R_trial7.tsv	09_POST_ROM_GMfas_5R_0063sup	8	ROM_GMfas_licht_POST_R/F24 09_F24 09_20130418_202658_0062	ROM_GMfas_licht_POST_R/F24 09_F24 09_20130418_202658_0063	09_POST_MVC_PF_5R_trial2.tsv	09_POST_MVC_DF_5R_trial1.tsv	09_POST_CPM_5R_trial2.tsv	09_POST_CPM_5R_0056.txt	6	09_POST_CPM_5R_trial1.tsv	09_POST_CPM_5R_0055.txt	x	46.75	55	180
9	PRE	L	PAS	09_PRE_ROM_2L_trial1.tsv	09_PRE_ROM_SOL_2L_0036	3	09_PRE_ROM_2L_trial3.tsv	09_PRE_ROM_SOL_2L_0038	5	09_PRE_ROM_2L_trial4.tsv	09_PRE_ROM_GMmtj_2L_0039	4	09_PRE_ROM_2L_trial7.tsv	09_PRE_ROM_GMmtj_2L_0041	3	09_PRE_ROM_2L_trial8.tsv	09_PRE_ROM_GMfas_2L_0042sup	4	09_PRE_ROM_2L_trial10.tsv	09_PRE_ROM_GMfas_2L_0043sup	2	ROM_GMfas_licht_PRE_L/F24 09_F24 09_20121012_152315_0042	ROM_GMfas_licht_PRE_L/F24 09_F24 09_20121012_152315_0043	09_PRE_MVC_PF_2L_trial2.tsv	09_PRE_MVC_DF_2L_trial2.tsv	09_PRE_CPM_2L_trial2.tsv	09_PRE_CPM_2L_0035.txt	1	09_PRE_CPM_2L_trial1.tsv	09_PRE_CPM_2L_0034.txt	x	46.25	55	180
9	PRE	R	PAS	09_PRE_ROM_2R_trial2.tsv	09_PRE_ROM_SOL_2R_0016	7	09_PRE_ROM_2R_trial3.tsv	09_PRE_ROM_SOL_2R_0017	11	09_PRE_ROM_2R_trial4.tsv	09_PRE_ROM_GMmtj_2R_0018	7	09_PRE_ROM_2R_trial7.tsv	09_PRE_ROM_GMmtj_2R_0019	1	09_PRE_ROM_2R_trial9.tsv	09_PRE_ROM_GMfas_2R_0021sup	3	09_PRE_ROM_2R_trial10.tsv	09_PRE_ROM_GMfas_2R_0022sup	7	ROM_GMfas_licht_PRE_R/F24 09_F24 09_20121012_152315_0021	ROM_GMfas_licht_PRE_R/F24 09_F24 09_20121012_152315_0022	09_PRE_MVC_PF_2R_trial2.tsv	09_PRE_MVC_DF_2R_trial1.tsv	09_PRE_CPM_2R_trial2.tsv	09_PRE_CPM_2R_0015.txt	6	09_PRE_CPM_2R_trial1.tsv	09_PRE_CPM_2R_0014.txt	x	46.75	55	180
10	POST	L	PAS	10_POST_ROM_5L_trial2.tsv	10_POST_ROM_SOL_5L_0065	5	10_POST_ROM_5L_trial3.tsv	10_POST_ROM_SOL_5L_0066	3	10_POST_ROM_5L_trial5.tsv	10_POST_ROM_GMmtj_5L_0068	6	10_POST_ROM_5L_trial6.tsv	10_POST_ROM_GMmtj_5L_0069	2	null	null	null	10_POST_ROM_5L_trial8.tsv	10_POST_ROM_GMfas_5L_0071sup	1	null	ROM_GMfas_licht_POST_L/F24 10_F24 10_20130408_221600_0071	10_POST_MVC_PF_5L_trial2.tsv	10_POST_MVC_DF_5L_trial2.tsv	10_POST_CPM_5L_trial1.tsv	10_POST_CPM_5L_0062.txt	0	10_POST_CPM_5L_trial2.tsv	10_POST_CPM_5L_0063.txt	x	46.75	69.72033333	166.7096667
10	POST	R	PAS	10_POST_ROM_5R_trial1.tsv	10_POST_ROM_SOL_5R_0084	2	10_POST_ROM_5R_trial2.tsv	10_POST_ROM_SOL_5R_0085	1	10_POST_ROM_5R_trial4.tsv	10_POST_ROM_GMmtj_5R_0087	5	10_POST_ROM_5R_trial5.tsv	10_POST_ROM_GMmtj_5R_0088	3	10_POST_ROM_5R_trial6.tsv	10_POST_ROM_GMfas_5R_0089sup	1	10_POST_ROM_5R_trial8.tsv	10_POST_ROM_GMfas_5R_0091sup	1	ROM_GMfas_licht_POST_R/F24 10_F24 10_20130408_221600_0089	ROM_GMfas_licht_POST_R/F24 10_F24 10_20130408_221600_0091	10_POST_MVC_PF_5R_trial2.tsv	10_POST_MVC_DF_5R_trial2.tsv	10_POST_CPM_5R_trial3.tsv	10_POST_CPM_5R_0083.txt	2	10_POST_CPM_5R_trial2.tsv	10_POST_CPM_5R_0082.txt	x	46.75	55	180
10	PRE	L	PAS	10_PRE_ROM_2L_trial1.tsv	10_PRE_ROM_SOL_2L_0014	4	10_PRE_ROM_2L_trial2.tsv	10_PRE_ROM_SOL_2L_0015	10	10_PRE_ROM_2L_trial3.tsv	10_PRE_ROM_GMmtj_2L_0016	7	10_PRE_ROM_2L_trial4.tsv	10_PRE_ROM_GMmtj_2L_0017	8	10_PRE_ROM_2L_trial5.tsv	10_PRE_ROM_GMfas_2L_0018sup	6	10_PRE_ROM_2L_trial6.tsv	10_PRE_ROM_GMfas_2L_0019sup	3	ROM_GMfas_licht_PRE_L/F24 10_F24 10_20121016_153734_0018	ROM_GMfas_licht_PRE_L/F24 10_F24 10_20121016_153734_0019	10_PRE_MVC_PF_2L_trial2.tsv	10_PRE_MVC_DF_2L_trial1.tsv	10_PRE_CPM_2L_trial1.tsv	null	null	10_PRE_CPM_2L_trial1.tsv	10_PRE_CPM_2L_0012.txt	x	46.75	69.72033333	166.7096667
10	PRE	R	PAS	10_PRE_ROM_2R_trial2.tsv	10_PRE_ROM_SOL_2R_0036	6	10_PRE_ROM_2R_trial3.tsv	10_PRE_ROM_SOL_2R_0037	7	10_PRE_ROM_2R_trial4.tsv	10_PRE_ROM_GMmtj_2R_0038	13	10_PRE_ROM_2R_trial5.tsv	10_PRE_ROM_GMmtj_2R_0039	5	10_PRE_ROM_2R_trial6.tsv	10_PRE_ROM_GMfas_2R_0040sup	7	10_PRE_ROM_2R_trial7.tsv	10_PRE_ROM_GMfas_2R_0041sup	7	ROM_GMfas_licht_PRE_R/F24 10_F24 10_20121016_153734_0040	ROM_GMfas_licht_PRE_R/F24 10_F24 10_20121016_153734_0041	10_PRE_MVC_PF_2R_trial2.tsv	10_PRE_MVC_DF_2R_trial1.tsv	10_PRE_CPM_2R_trial3.tsv	10_PRE_CPM_2R_0034.txt	1	10_PRE_CPM_2R_trial2.tsv	10_PRE_CPM_2R_0033.txt	x	46.75	55	180
11	POST	L	PAS	11_POST_ROM_5L_trial1.tsv	11_POST_ROM_SOL_5L_0062	2	11_POST_ROM_5L_trial2.tsv	11_POST_ROM_SOL_5L_0063	6	11_POST_ROM_5L_trial3.tsv	11_POST_ROM_GMmtj_5L_0064	4	11_POST_ROM_5L_trial4.tsv	11_POST_ROM_GMmtj_5L_0065	7	11_POST_ROM_5L_trial6.tsv	11_POST_ROM_GMfas_5L_0067sup	0	11_POST_ROM_5L_trial7.tsv	11_POST_ROM_GMfas_5L_0068sup	4	ROM_GMfas_licht_POST_L/F24 11_F24 11_20130423_192606_0067	ROM_GMfas_licht_POST_L/F24 11_F24 11_20130423_192606_0068	11_POST_MVC_PF_5L_trial1.tsv	11_POST_MVC_DF_5L_trial2.tsv	11_POST_CPM_5L_trial2.tsv	11_POST_CPM_5L_0061.txt	8	11_POST_CPM_5L_trial1.tsv	11_POST_CPM_5L_0060.txt	x	49	55	180
11	POST	R	PAS	11_POST_ROM_5R_trial1.tsv	11_POST_ROM_SOL_5R_0082	1	11_POST_ROM_5R_trial2.tsv	11_POST_ROM_SOL_5R_0083	1	11_POST_ROM_5R_trial3.tsv	11_POST_ROM_GMmtj_5R_0084	0	11_POST_ROM_5R_trial4.tsv	11_POST_ROM_GMmtj_5R_0085	2	11_POST_ROM_5R_trial5.tsv	11_POST_ROM_GMfas_5R_0086sup	7	11_POST_ROM_5R_trial6.tsv	11_POST_ROM_GMfas_5R_0087sup	6	ROM_GMfas_licht_POST_R/F24 11_F24 11_20130423_192606_0086	ROM_GMfas_licht_POST_R/F24 11_F24 11_20130423_192606_0087	11_POST_MVC_PF_5R_trial3.tsv	11_POST_MVC_DF_5R_trial1.tsv	11_POST_CPM_5R_trial2.tsv	11_POST_CPM_5R_0081.txt	10	11_POST_CPM_5R_trial1.tsv	11_POST_CPM_5R_0080.txt	x	49.25	55	180
11	PRE	L	PAS	11_PRE_ROM_2L_trial1.tsv	11_PRE_ROM_SOL_2L_0014	3	11_PRE_ROM_2L_trial2.tsv	11_PRE_ROM_SOL_2L_0015	3	11_PRE_ROM_2L_trial3.tsv	11_PRE_ROM_GMmtj_2L_0016	3	11_PRE_ROM_2L_trial4.tsv	11_PRE_ROM_GMmtj_2L_0017	3	11_PRE_ROM_2L_trial5.tsv	11_PRE_ROM_GMfas_2L_0018sup	1	11_PRE_ROM_2L_trial7.tsv	11_PRE_ROM_GMfas_2L_0020sup	9	ROM_GMfas_licht_PRE_L/F24 11_F24 11_20121026_154221_0018	ROM_GMfas_licht_PRE_L/F24 11_F24 11_20121026_154221_0020	11_PRE_MVC_PF_2L_trial1.tsv	11_PRE_MVC_DF_2L_trial2.tsv	11_PRE_CPM_2L_trial3.tsv	11_PRE_CPM_2L_0013.txt	5	11_PRE_CPM_2L_trial2.tsv	11_PRE_CPM_2L_0012.txt	x	49	55	180
11	PRE	R	PAS	11_PRE_ROM_2R_trial1.tsv	11_PRE_ROM_SOL_2R_0034	2	11_PRE_ROM_2R_trial3.tsv	11_PRE_ROM_SOL_2R_0036	6	11_PRE_ROM_2R_trial4.tsv	11_PRE_ROM_GMmtj_2R_0037	5	11_PRE_ROM_2R_trial5.tsv	11_PRE_ROM_GMmtj_2R_0038	0	11_PRE_ROM_2R_trial6.tsv	11_PRE_ROM_GMfas_2R_0039sup	1	11_PRE_ROM_2R_trial7.tsv	11_PRE_ROM_GMfas_2R_0040sup	6	ROM_GMfas_licht_PRE_R/F24 11_F24 11_20121026_154221_0039	ROM_GMfas_licht_PRE_R/F24 11_F24 11_20121026_154221_0040	11_PRE_MVC_PF_2R_trial4.tsv	11_PRE_MVC_DF_2R_trial2.tsv	11_PRE_CPM_2R_trial2.tsv	11_PRE_CPM_2R_0033.txt	6	11_PRE_CPM_2R_trial1.tsv	11_PRE_CPM_2R_0032.txt	x	49.25	55	180
13	POST	L	PAS	13_POST_ROM_5L_trial1.tsv	13_POST_ROM_SOL_5L_0068	1	13_POST_ROM_5L_trial2.tsv	13_POST_ROM_SOL_5L_0069	1	13_POST_ROM_5L_trial3.tsv	13_POST_ROM_GMmtj_5L_0070	2	13_POST_ROM_5L_trial4.tsv	13_POST_ROM_GMmtj_5L_0071	2	13_POST_ROM_5L_trial5.tsv	13_POST_ROM_GMfas_5L_0072sup	3	13_POST_ROM_5L_trial6.tsv	13_POST_ROM_GMfas_5L_0073sup	0	ROM_GMfas_licht_POST_L/F24 13_F24 13_20130415_160702_0072	ROM_GMfas_licht_POST_L/F24 13_F24 13_20130415_160702_0073	13_POST_MVC_PF_5L_trial2.tsv	13_POST_MVC_DF_5L_trial2.tsv	13_POST_CPM_5L_trial1.tsv	13_POST_CPM_5L_0066.txt	3	13_POST_CPM_5L_trial2.tsv	13_POST_CPM_5L_0067.txt	x	49.75	30.95	175.6746667
13	POST	R	PAS	13_POST_ROM_5R_trial1.tsv	13_POST_ROM_SOL_5R_0086	6	13_POST_ROM_5R_trial2.tsv	13_POST_ROM_SOL_5R_0087	4	13_POST_ROM_5R_trial3.tsv	13_POST_ROM_GMmtj_5R_0088	1	13_POST_ROM_5R_trial4.tsv	13_POST_ROM_GMmtj_5R_0089	1	13_POST_ROM_5R_trial5.tsv	13_POST_ROM_GMfas_5R_0090sup	5	13_POST_ROM_5R_trial6.tsv	13_POST_ROM_GMfas_5R_0091sup	2	ROM_GMfas_licht_POST_R/F24 13_F24 13_20130415_160702_0090	ROM_GMfas_licht_POST_R/F24 13_F24 13_20130415_160702_0091	13_POST_MVC_PF_5R_trial2.tsv	13_POST_MVC_DF_5R_trial2.tsv	13_POST_CPM_5R_trial1.tsv	13_POST_CPM_5R_0084.txt	14	13_POST_CPM_5R_trial2.tsv	13_POST_CPM_5R_0085.txt	x	50.25	55	180
13	PRE	L	PAS	13_PRE_ROM_2L_trial1.tsv	13_PRE_ROM_SOL_2L_0020	6	13_PRE_ROM_2L_trial2.tsv	13_PRE_ROM_SOL_2L_0021	2	13_PRE_ROM_2L_trial3.tsv	13_PRE_ROM_GMmtj_2L_0022	9	13_PRE_ROM_2L_trial4.tsv	13_PRE_ROM_GMmtj_2L_0023	6	13_PRE_ROM_2L_trial5.tsv	13_PRE_ROM_GMfas_2L_0024sup	6	null	null	null	ROM_GMfas_licht_PRE_L/F24 13_F24 13_20121025_154915_0024	null	13_PRE_MVC_PF_2L_trial2.tsv	13_PRE_MVC_DF_2L_trial2.tsv	13_PRE_CPM_2L_trial1.tsv	13_PRE_CPM_2L_0017.txt	8	13_PRE_CPM_2L_trial3.tsv	13_PRE_CPM_2L_0019.txt	x	49.75	30.95	175.6746667
13	PRE	R	PAS	13_PRE_ROM_2R_trial1.tsv	13_PRE_ROM_SOL_2R_0015	4	13_PRE_ROM_2R_trial2.tsv	13_PRE_ROM_SOL_2R_0016	7	13_PRE_ROM_2R_trial3.tsv	13_PRE_ROM_GMmtj_2R_0017	6	13_PRE_ROM_2R_trial4.tsv	13_PRE_ROM_GMmtj_2R_0018	9	13_PRE_ROM_2R_trial5.tsv	13_PRE_ROM_GMfas_2R_0019sup	9	13_PRE_ROM_2R_trial6.tsv	13_PRE_ROM_GMfas_2R_0020sup	4	ROM_GMfas_licht_PRE_R/F24 13_F24 13_20121025_201603_0019	ROM_GMfas_licht_PRE_R/F24 13_F24 13_20121025_201603_0020	13_PRE_MVC_PF_2R_trial3.tsv	13_PRE_MVC_DF_2R_trial2.tsv	13_PRE_CPM_2R_trial3.tsv	13_PRE_CPM_2R_0014.txt	12	13_PRE_CPM_2R_trial2.tsv	13_PRE_CPM_2R_0013.txt	x	50.25	55	180
15	POST	L	PAS	15_POST_ROM_5L_trial1.tsv	15_POST_ROM_SOL_5L_0066	2	15_POST_ROM_5L_trial2.tsv	15_POST_ROM_SOL_5L_0067	1	15_POST_ROM_5L_trial3.tsv	15_POST_ROM_GMmtj_5L_0068	0	15_POST_ROM_5L_trial4.tsv	15_POST_ROM_GMmtj_5L_0069	2	15_POST_ROM_5L_trial5.tsv	15_POST_ROM_GMfas_5L_0070sup	2	15_POST_ROM_5L_trial7.tsv	15_POST_ROM_GMfas_5L_0072sup	1	ROM_GMfas_licht_POST_L/F24 15_F24 15_20130326_120740_0070	ROM_GMfas_licht_POST_L/F24 15_F24 15_20130326_120740_0072	15_POST_MVC_PF_5L_trial2.tsv	15_POST_MVC_DF_5L_trial2.tsv	15_POST_CPM_5L_trial2.tsv	15_POST_CPM_5L_0065.txt	5	15_POST_CPM_5L_trial1.tsv	15_POST_CPM_5L_0064.txt	x	50.75	55	180
15	POST	R	PAS	15_POST_ROM_5R_trial1.tsv	15_POST_ROM_SOL_5R_0087	3	15_POST_ROM_5R_trial2.tsv	15_POST_ROM_SOL_5R_0088	4	15_POST_ROM_5R_trial3.tsv	15_POST_ROM_GMmtj_5R_0089	0	15_POST_ROM_5R_trial4.tsv	15_POST_ROM_GMmtj_5R_0090	7	15_POST_ROM_5R_trial5.tsv	15_POST_ROM_GMfas_5R_0091sup	6	15_POST_ROM_5R_trial6.tsv	15_POST_ROM_GMfas_5R_0092sup	6	ROM_GMfas_licht_POST_R/F24 15_F24 15_20130326_120740_0091	ROM_GMfas_licht_POST_R/F24 15_F24 15_20130326_120740_0092	15_POST_MVC_PF_5R_trial1.tsv	15_POST_MVC_DF_5R_trial2.tsv	15_POST_CPM_5R_trial3.tsv	15_POST_CPM_5R_0086.txt	3	15_POST_CPM_5R_trial1.tsv	15_POST_CPM_5R_0084.txt	x	51.5	55	180
15	PRE	L	PAS	15_PRE_ROM_2L_trial2.tsv	15_PRE_ROM_SOL_2L_0013	9	15_PRE_ROM_2L_trial4.tsv	15_PRE_ROM_SOL_2L_0014	12	15_PRE_ROM_2L_trial5.tsv	15_PRE_ROM_GMmtj_2L_0015	5	15_PRE_ROM_2L_trial6.tsv	15_PRE_ROM_GMmtj_2L_0016	3	15_PRE_ROM_2L_trial9.tsv	15_PRE_ROM_GMfas_2L_0018sup	7	15_PRE_ROM_2L_trial10.tsv	15_PRE_ROM_GMfas_2L_0019sup	10	ROM_GMfas_licht_PRE_L/F24 15_F24 15_20121005_213958_0017	ROM_GMfas_licht_PRE_L/F24 15_F24 15_20121005_213958_0018	15_PRE_MVC_PF_2L_trial3.tsv	15_PRE_MVC_DF_2L_trial2.tsv	15_PRE_CPM_2L_trial2.tsv	15_PRE_CPM_2L_0011.txt	7	15_PRE_CPM_2L_trial1.tsv	15_PRE_CPM_2L_0010.txt	x	50.75	55	180
15	PRE	R	PAS	15_PRE_ROM_2R_trial2.tsv	15_PRE_ROM_SOL_2R_0033	8	15_PRE_ROM_2R_trial3.tsv	15_PRE_ROM_SOL_2R_0034	5	15_PRE_ROM_2R_trial4.tsv	15_PRE_ROM_GMmtj_2R_0035	4	15_PRE_ROM_2R_trial6.tsv	15_PRE_ROM_GMmtj_2R_0036	5	15_PRE_ROM_2R_trial7.tsv	15_PRE_ROM_GMfas_2R_0037sup	5	15_PRE_ROM_2R_trial8.tsv	15_PRE_ROM_GMfas_2R_0038sup	5	ROM_GMfas_licht_PRE_R/F24 15_F24 15_20121005_213958_0037	ROM_GMfas_licht_PRE_R/F24 15_F24 15_20121005_213958_0038	15_PRE_MVC_PF_2R_trial2.tsv	15_PRE_MVC_DF_2R_trial1.tsv	15_PRE_CPM_2R_trial2.tsv	15_PRE_CPM_2R_0031.txt	2	15_PRE_CPM_2R_trial1.tsv	15_PRE_CPM_2R_0030.txt	x	51.5	55	180
16	POST	L	PAS	16_POST_ROM_5L_part1_trial2.tsv	16_POST_ROM_SOL_5L_0088	1	16_POST_ROM_5L_part1_trial3.tsv	16_POST_ROM_SOL_5L_0089	5	16_POST_ROM_5L_part1_trial4.tsv	16_POST_ROM_GMmtj_5L_0090	2	16_POST_ROM_5L_part3_trial1.tsv	16_POST_ROM_GMmtj_5L_0092	5	16_POST_ROM_5L_part3_trial2.tsv	16_POST_ROM_GMfas_5L_0093sup	2	16_POST_ROM_5L_part3_trial3.tsv	16_POST_ROM_GMfas_5L_0094sup	0	ROM_GMfas_licht_POST_L/F24 16_F24 16_20130501_125402_0093	ROM_GMfas_licht_POST_L/F24 16_F24 16_20130501_125402_0094	16_POST_MVC_PF_5L_trial3.tsv	16_POST_MVC_DF_5L_trial2.tsv	16_POST_CPM_5L_trial1.tsv	16_POST_CPM_5L_0085.txt	8	16_POST_CPM_5L_trial2.tsv	16_POST_CPM_5L_0086.txt	x	42.75	55	180
16	POST	R	PAS	16_POST_ROM_5R_trial1.tsv	16_POST_ROM_SOL_5R_0066	3	16_POST_ROM_5R_trial3.tsv	16_POST_ROM_SOL_5R_0068	1	16_POST_ROM_5R_trial4.tsv	16_POST_ROM_GMmtj_5R_0069	2	16_POST_ROM_5R_trial5.tsv	16_POST_ROM_GMmtj_5R_0070	0	16_POST_ROM_5R_trial6.tsv	16_POST_ROM_GMfas_5R_0071sup	5	16_POST_ROM_5R_trial7.tsv	16_POST_ROM_GMfas_5R_0072sup	0	ROM_GMfas_licht_POST_R/F24 16_F24 16_20130501_125402_0071	ROM_GMfas_licht_POST_R/F24 16_F24 16_20130501_125402_0072	16_POST_MVC_PF_5R_trial2.tsv	16_POST_MVC_DF_5R_trial2.tsv	16_POST_CPM_5R_trial3.tsv	16_POST_CPM_5R_0065.txt	9	16_POST_CPM_5R_trial2.tsv	16_POST_CPM_5R_0064.txt	x	42.75	55	180
16	PRE	L	PAS	16_PRE_ROM_2L_trial2.tsv	16_PRE_ROM_SOL_2L_0043	2	16_PRE_ROM_2L_trial3.tsv	16_PRE_ROM_SOL_2L_0044	5	16_PRE_ROM_2L_trial4.tsv	16_PRE_ROM_GMmtj_2L_0045	3	16_PRE_ROM_2L_trial5.tsv	16_PRE_ROM_GMmtj_2L_0046	6	16_PRE_ROM_2L_trial6.tsv	16_PRE_ROM_GMfas_2L_0047sup	12	16_PRE_ROM_2L_trial7.tsv	16_PRE_ROM_GMfas_2L_0048sup	7	ROM_GMfas_licht_PRE_L/F24 16_F24 16_20121018_113551_0047	ROM_GMfas_licht_PRE_L/F24 16_F24 16_20121018_113551_0048	16_PRE_MVC_PF_2L_trial2.tsv	16_PRE_MVC_DF_2L_trial2.tsv	16_PRE_CPM_2L_trial3.tsv	16_PRE_CPM_2L_0041.txt	15	16_PRE_CPM_2L_trial2.tsv	16_PRE_CPM_2L_0040.txt	x	42.75	55	180
16	PRE	R	PAS	16_PRE_ROM_2R_trial1.tsv	16_PRE_ROM_SOL_2R_0019	7	16_PRE_ROM_2R_trial3.tsv	16_PRE_ROM_SOL_2R_0021	8	16_PRE_ROM_2R_trial4.tsv	16_PRE_ROM_GMmtj_2R_0022	5	16_PRE_ROM_2R_trial5.tsv	16_PRE_ROM_GMmtj_2R_0023	7	16_PRE_ROM_2R_trial6.tsv	16_PRE_ROM_GMfas_2R_0024sup	4	16_PRE_ROM_2R_trial8.tsv	16_PRE_ROM_GMfas_2R_0026sup	11	ROM_GMfas_licht_PRE_R/F24 16_F24 16_20121018_113551_0024	ROM_GMfas_licht_PRE_R/F24 16_F24 16_20121018_113551_0026	16_PRE_MVC_PF_2R_trial2.tsv	16_PRE_MVC_DF_2R_trial2.tsv	16_PRE_CPM_2R_trial2.tsv	16_PRE_CPM_2R_0018.txt	3	16_PRE_CPM_2R_trial1.tsv	16_PRE_CPM_2R_0017.txt	x	42.75	55	180
18	POST	L	PAS	18_POST_ROM_5L_trial1.tsv	18_POST_ROM_SOL_5L_0059	6	18_POST_ROM_5L_trial2.tsv	18_POST_ROM_SOL_5L_0060	4	18_POST_ROM_5L_trial3.tsv	18_POST_ROM_GMmtj_5L_0061	1	18_POST_ROM_5L_trial4.tsv	18_POST_ROM_GMmtj_5L_0062	2	18_POST_ROM_5L_trial5.tsv	18_POST_ROM_GMfas_5L_0063sup	0	18_POST_ROM_5L_trial6.tsv	18_POST_ROM_GMfas_5L_0064sup	4	ROM_GMfas_licht_POST_L/F24 18_F24 18_20130416_135824_0063	ROM_GMfas_licht_POST_L/F24 18_F24 18_20130416_135824_0064	18_POST_MVC_PF_5L_trial2.tsv	18_POST_MVC_DF_5L_trial1.tsv	18_POST_CPM_5L_trial1.tsv	18_POST_CPM_5L_0057.txt	3	18_POST_CPM_5L_trial2.tsv	18_POST_CPM_5L_0058.txt	x	46	55	180
18	POST	R	PAS	18_POST_ROM_5R_part1_trial1.tsv	18_POST_ROM_SOL_5R_0079	4	18_POST_ROM_5R_part1_trial2.tsv	18_POST_ROM_SOL_5R_0080	6	18_POST_ROM_5R_part2_trial1.tsv	18_POST_ROM_GMmtj_5R_0082	1	18_POST_ROM_5R_part2_trial2.tsv	18_POST_ROM_GMmtj_5R_0083	3	18_POST_ROM_5R_part2_trial3.tsv	18_POST_ROM_GMfas_5R_0084sup	3	18_POST_ROM_5R_part2_trial4.tsv	18_POST_ROM_GMfas_5R_0085sup	2	ROM_GMfas_licht_POST_R/F24 18_F24 18_20130416_135824_0084	ROM_GMfas_licht_POST_R/F24 18_F24 18_20130416_135824_0085	18_POST_MVC_PF_5R_trial2.tsv	18_POST_MVC_DF_5R_trial1.tsv	18_POST_CPM_5R_trial1.tsv	18_POST_CPM_5R_0076.txt	3	18_POST_CPM_5R_trial3.tsv	18_POST_CPM_5R_0078.txt	x	46.75	55	180
18	PRE	L	PAS	18_PRE_ROM_2L_trial1.tsv	18_PRE_ROM_SOL_2L_0014	1	18_PRE_ROM_2L_trial2.tsv	18_PRE_ROM_SOL_2L_0015	2	18_PRE_ROM_2L_trial3.tsv	18_PRE_ROM_GMmtj_2L_0016	0	18_PRE_ROM_2L_trial4.tsv	18_PRE_ROM_GMmtj_2L_0017	3	18_PRE_ROM_2L_trial5.tsv	18_PRE_ROM_GMfas_2L_0018sup	5	18_PRE_ROM_2L_trial6.tsv	18_PRE_ROM_GMfas_2L_0019sup	3	ROM_GMfas_licht_PRE_L/F24 18_F24 18_20121011_104639_0018	ROM_GMfas_licht_PRE_L/F24 18_F24 18_20121011_104639_0019	18_PRE_MVC_PF_2L_F18_trial1.tsv	18_PRE_MVC_DF_2L_F18_trial2.tsv	18_PRE_CPM_2L_trial4.tsv	18_PRE_CPM_2L_0013.txt	3	18_PRE_CPM_2L_trial2.tsv	18_PRE_CPM_2L_0011.txt	x	46	55	180
18	PRE	R	PAS	18_PRE_ROM_2R_trial1.tsv	18_PRE_ROM_SOL_2R_0033	3	18_PRE_ROM_2R_trial2.tsv	18_PRE_ROM_SOL_2R_0034	5	18_PRE_ROM_2R_trial3.tsv	18_PRE_ROM_GMmtj_2R_0035	2	18_PRE_ROM_2R_trial4.tsv	18_PRE_ROM_GMmtj_2R_0036	2	18_PRE_ROM_2R_trial5.tsv	18_PRE_ROM_GMfas_2R_0037sup	9	18_PRE_ROM_2R_trial6.tsv	18_PRE_ROM_GMfas_2R_0038sup	8	ROM_GMfas_licht_PRE_R/F24 18_F24 18_20121011_104639_0037	ROM_GMfas_licht_PRE_R/F24 18_F24 18_20121011_104639_0038	18_PRE_MVC_PF_2R_trial1.tsv	18_PRE_MVC_DF_2R_trial2.tsv	18_PRE_CPM_2R_trial2.tsv	18_PRE_CPM_2R_0032.txt	0	18_PRE_CPM_2R_trial1.tsv	18_PRE_CPM_2R_0031.txt	x	46.75	55	180
19	POST	L	PAS	19_POST_ROM_5L_trial2.tsv	19_POST_ROM_SOL_5L_0084	7	19_POST_ROM_5L_trial3.tsv	19_POST_ROM_SOL_5L_0085	2	19_POST_ROM_5L_trial5.tsv	19_POST_ROM_GMmtj_5L_0087	6	19_POST_ROM_5L_trial6.tsv	19_POST_ROM_GMmtj_5L_0088	0	19_POST_ROM_5L_trial7.tsv	19_POST_ROM_GMfas_5L_0089sup	0	19_POST_ROM_5L_trial8.tsv	19_POST_ROM_GMfas_5L_0090sup	4	ROM_GMfas_licht_POST_L/F24 19_F24 19_20130404_113804_0089	ROM_GMfas_licht_POST_L/F24 19_F24 19_20130404_113804_0090	19_POST_MVC_PF_5L_trial2.tsv	19_POST_MVC_DF_5L_trial1.tsv	19_POST_CPM_5L_trial2.tsv	19_POST_CPM_5L_0081.txt	2	19_POST_CPM_5L_trial3.tsv	19_POST_CPM_5L_0082.txt	x	52.5	55	180
19	POST	R	PAS	19_POST_ROM_5R_trial1.tsv	19_POST_ROM_SOL_5R_0065	2	19_POST_ROM_5R_trial2.tsv	19_POST_ROM_SOL_5R_0066	1	19_POST_ROM_5R_trial3.tsv	19_POST_ROM_GMmtj_5R_0067	3	19_POST_ROM_5R_trial4.tsv	19_POST_ROM_GMmtj_5R_0068	1	19_POST_ROM_5R_trial5.tsv	19_POST_ROM_GMfas_5R_0069sup	1	19_POST_ROM_5R_trial6.tsv	19_POST_ROM_GMfas_5R_0070sup	0	ROM_GMfas_licht_POST_R/F24 19_F24 19_20130404_113804_0069	ROM_GMfas_licht_POST_R/F24 19_F24 19_20130404_113804_0070	19_POST_MVC_PF_5R_trial1.tsv	19_POST_MVC_DF_5R_trial2.tsv	19_POST_CPM_5R_trial1.tsv	19_POST_CPM_5R_0062.txt	4	19_POST_CPM_5R_trial3.tsv	19_POST_CPM_5R_0064.txt	x	52.5	55	180
19	PRE	L	PAS	19_PRE_ROM_2L_trial1.tsv	19_PRE_ROM_SOL_2L_0035	8	19_PRE_ROM_2L_trial3.tsv	19_PRE_ROM_SOL_2L_0037	9	19_PRE_ROM_2L_trial4.tsv	19_PRE_ROM_GMmtj_2L_0038	8	19_PRE_ROM_2L_trial5.tsv	19_PRE_ROM_GMmtj_2L_0039	7	19_PRE_ROM_2L_trial7.tsv	19_PRE_ROM_GMfas_2L_0040sup	2	19_PRE_ROM_2L_trial8.tsv	19_PRE_ROM_GMfas_2L_0041sup	2	ROM_GMfas_licht_PRE_L/F24 19_F24 19_20121013_130053_0040	ROM_GMfas_licht_PRE_L/F24 19_F24 19_20121013_130053_0041	19_PRE_MVC_PF_2L_trial3.tsv	19_PRE_MVC_DF_2L_trial3.tsv	19_PRE_CPM_2L_trial1.tsv	19_PRE_CPM_2L_0033.txt	3	19_PRE_CPM_2L_trial2.tsv	19_PRE_CPM_2L_0034.txt	x	52.5	55	180
19	PRE	R	PAS	19_PRE_ROM_2R_trial1.tsv	19_PRE_ROM_SOL_2R_0016	11	19_PRE_ROM_2R_trial2.tsv	19_PRE_ROM_SOL_2R_0017	9	19_PRE_ROM_2R_trial3.tsv	19_PRE_ROM_GMmtj_2R_0018	1	19_PRE_ROM_2R_trial4.tsv	19_PRE_ROM_GMmtj_2R_0019	5	19_PRE_ROM_2R_trial5.tsv	19_PRE_ROM_GMfas_2R_0020sup	5	19_PRE_ROM_2R_trial6.tsv	19_PRE_ROM_GMfas_2R_0021sup	1	ROM_GMfas_licht_PRE_R/F24 19_F24 19_20121013_130053_0020	ROM_GMfas_licht_PRE_R/F24 19_F24 19_20121013_130053_0021	19_PRE_MVC_PF_2R_trial2.tsv	19_PRE_MVC_DF_2R_part2_trial1.tsv	19_PRE_CPM_2R_trial3.tsv	19_PRE_CPM_2R_0015.txt	1	19_PRE_CPM_2R_trial1.tsv	19_PRE_CPM_2R_0014.txt	x	52.5	55	180
20	POST	L	PAS	20_POST_ROM_5L_trial1.tsv	20_POST_ROM_SOL_5L_0085	3	20_POST_ROM_5L_trial2.tsv	20_POST_ROM_SOL_5L_0086	1	20_POST_ROM_5L_trial3.tsv	20_POST_ROM_GMmtj_5L_0087	1	20_POST_ROM_5L_trial4.tsv	20_POST_ROM_GMmtj_5L_0088	4	20_POST_ROM_5L_trial6.tsv	20_POST_ROM_GMfas_5L_0090sup	0	20_POST_ROM_5L_trial7.tsv	20_POST_ROM_GMfas_5L_0091sup	3	ROM_GMfas_licht_POST_L/F24 20_F24 20_20130409_140603_0090	ROM_GMfas_licht_POST_L/F24 20_F24 20_20130409_140603_0091	20_POST_MVC_PF_5L_trial1.tsv	20_POST_MVC_DF_5L_trial1.tsv	20_POST_CPM_5L_trial2.tsv	20_POST_CPM_5L_0084.txt	4	20_POST_CPM_5L_trial1.tsv	20_POST_CPM_5L_0083.txt	x	51.00	55	180
20	POST	R	PAS	20_POST_ROM_5R_trial2.tsv	20_POST_ROM_SOL_5R_0066	4	20_POST_ROM_5R_trial3.tsv	20_POST_ROM_SOL_5R_0067	1	20_POST_ROM_5R_trial4.tsv	20_POST_ROM_GMmtj_5R_0068	3	20_POST_ROM_5R_trial5.tsv	20_POST_ROM_GMmtj_5R_0069	3	20_POST_ROM_5R_trial6.tsv	20_POST_ROM_GMfas_5R_0070sup	5	20_POST_ROM_5R_trial8.tsv	20_POST_ROM_GMfas_5R_0071sup	13	ROM_GMfas_licht_POST_R/F24 20_F24 20_20130409_140603_0070	ROM_GMfas_licht_POST_R/F24 20_F24 20_20130409_140603_0071	20_POST_MVC_PF_5R_trial3.tsv	20_POST_MVC_DF_5R_trial2.tsv	20_POST_CPM_5R_trial1.tsv	20_POST_CPM_5R_0062.txt	3	20_POST_CPM_5R_trial3.tsv	20_POST_CPM_5R_0064.txt	x	50.75	55	180
20	PRE	L	PAS	20_PRE_ROM_2L_trial3.tsv	20_PRE_ROM_SOL_2L_0036	3	20_PRE_ROM_2L_trial4.tsv	20_PRE_ROM_SOL_2L_0037	5	20_PRE_ROM_2L_trial5.tsv	20_PRE_ROM_GMmtj_2L_0038	8	20_PRE_ROM_2L_trial6.tsv	20_PRE_ROM_GMmtj_2L_0039	8	20_PRE_ROM_2L_trial7.tsv	20_PRE_ROM_GMfas_2L_0040sup	3	20_PRE_ROM_2L_trial8.tsv	20_PRE_ROM_GMfas_2L_0041sup	5	ROM_GMfas_licht_PRE_L/F24 20_F24 20_20121015_173311_0040	ROM_GMfas_licht_PRE_L/F24 20_F24 20_20121015_173311_0041	20_PRE_MVC_PF_2L_approved_trial1.tsv	20_PRE_MVC_DF_2L_trial2.tsv	used post?		4	20_PRE_CPM_2L_trial3.tsv	20_FAM_CPM_1L_0035.txt	x	51.00	55	180
20	PRE	R	PAS	20_PRE_ROM_2R_trial2.tsv	20_PRE_ROM_SOL_2R_0018	2	20_PRE_ROM_2R_trial3.tsv	20_PRE_ROM_SOL_2R_0019	4	20_PRE_ROM_2R_trial5.tsv	20_PRE_ROM_GMmtj_2R_0020	14	20_PRE_ROM_2R_trial7.tsv	20_PRE_ROM_GMmtj_2R_0021	2	20_PRE_ROM_2R_trial9.tsv	20_PRE_ROM_GMfas_2R_0022sup	7	20_PRE_ROM_2R_trial10.tsv	20_PRE_ROM_GMfas_2R_0023sup	2	ROM_GMfas_licht_PRE_R/F24 20_F24 20_20121015_173311_0022	ROM_GMfas_licht_PRE_R/F24 20_F24 20_20121015_173311_0023	20_PRE_MVC_PF_2R_trial1.tsv	20_PRE_MVC_DF_2R_trial2.tsv	20_PRE_CPM_2R_trial2.tsv	20_PRE_CPM_2R_0016.txt	0	20_PRE_CPM_2R_trial1.tsv	20_PRE_CPM_2R_0015.txt	x	50.75	55	180
21	POST	L	PAS	21_POST_ROM_5L_trial1.tsv	21_POST_ROM_SOL_5L_0081	1	21_POST_ROM_5L_trial2.tsv	21_POST_ROM_SOL_5L_0082	1	21_POST_ROM_5L_trial3.tsv	21_POST_ROM_GMmtj_5L_0083	7	21_POST_ROM_5L_trial5.tsv	21_POST_ROM_GMmtj_5L_0085	0	21_POST_ROM_5L_trial6.tsv	21_POST_ROM_GMfas_5L_0086sup	1	21_POST_ROM_5L_trial7.tsv	21_POST_ROM_GMfas_5L_0087sup	1	ROM_GMfas_licht_POST_L/F24 21_F24 21_20130408_180306_0086	ROM_GMfas_licht_POST_L/F24 21_F24 21_20130408_180306_0087	21_POST_MVC_PF_5L_trial1.tsv	21_POST_MVC_DF_5L_trial1.tsv	21_POST_CPM_5L_trial2.tsv	21_POST_CPM_5L_0080.txt	6	21_POST_CPM_5L_trial1.tsv	21_POST_CPM_5L_0079.txt	x	51.75	55	180
21	POST	R	PAS	21_POST_ROM_5R_trial2.tsv	21_POST_ROM_SOL_5R_0063	12	21_POST_ROM_5R_trial3.tsv	21_POST_ROM_SOL_5R_0064	3	21_POST_ROM_5R_trial4.tsv	21_POST_ROM_GMmtj_5R_0065	4	21_POST_ROM_5R_trial5.tsv	21_POST_ROM_GMmtj_5R_0066	3	21_POST_ROM_5R_trial6.tsv	21_POST_ROM_GMfas_5R_0067sup	2	21_POST_ROM_5R_trial7.tsv	21_POST_ROM_GMfas_5R_0068sup	1	ROM_GMfas_licht_POST_R/F24 21_F24 21_20130408_180306_0067	ROM_GMfas_licht_POST_R/F24 21_F24 21_20130408_180306_0068	21_POST_MVC_PF_5R_trial1.tsv	21_POST_MVC_DF_5R_trial2.tsv	21_POST_CPM_5R_trial2.tsv	21_POST_CPM_5R_0062.txt	4	21_POST_CPM_5R_trial1.tsv	21_POST_CPM_5R_0061.txt	x	51.75	55	180
21	PRE	L	PAS	21_PRE_ROM_2L_trial1.tsv	21_PRE_ROM_SOL_2L_0036	2	21_PRE_ROM_2L_trial2.tsv	21_PRE_ROM_SOL_2L_0037	7	21_PRE_ROM_2L_trial3.tsv	21_PRE_ROM_GMmtj_2L_0038	3	21_PRE_ROM_2L_trial4.tsv	21_PRE_ROM_GMmtj_2L_0039	0	21_PRE_ROM_2L_trial5.tsv	21_PRE_ROM_GMfas_2L_0040sup	6	21_PRE_ROM_2L_trial6.tsv	21_PRE_ROM_GMfas_2L_0041sup	4	ROM_GMfas_licht_PRE_L/F24 21_F24 21_20121008_210859_0040	ROM_GMfas_licht_PRE_L/F24 21_F24 21_20121008_210859_0041	21_PRE_MVC_PF_2L_trial3.tsv	21_PRE_MVC_DF_2L_trial1.tsv	21_PRE_CPM_2L_trial3.tsv	21_PRE_CPM_2L_0035.txt	1	21_PRE_CPM_2L_trial2.tsv	21_PRE_CPM_2L_0034.txt	x	51.75	55	180
21	PRE	R	PAS	21_PRE_ROM_2R_trial1.tsv	21_PRE_ROM_SOL_2R_0018	1	21_PRE_ROM_2R_trial2.tsv	21_PRE_ROM_SOL_2R_0019	5	21_PRE_ROM_2R_trial3.tsv	21_PRE_ROM_GMmtj_2R_0020	2	21_PRE_ROM_2R_trial4.tsv	21_PRE_ROM_GMmtj_2R_0021	4	21_PRE_ROM_2R_trial5.tsv	21_PRE_ROM_GMfas_2R_0022sup	5	21_PRE_ROM_2R_trial7.tsv	21_PRE_ROM_GMfas_2R_0024sup	3	ROM_GMfas_licht_PRE_R/F24 21_F24 21_20121008_210859_0022	ROM_GMfas_licht_PRE_R/F24 21_F24 21_20121008_210859_0024	21_PRE_MVC_PF_2R_trial2.tsv	21_PRE_MVC_DF_2R_trial1.tsv	21_PRE_CPM_2R_trial2.tsv	21_PRE_CPM_2R_0017.txt	2	21_PRE_CPM_2R_trial1.tsv	21_PRE_CPM_2R_0016.txt	x	51.75	55	180
22	POST	L	PAS	22_POST_ROM_5L_trial2.tsv	22_POST_ROM_SOL_5L_0079	2	22_POST_ROM_5L_trial21.tsv	22_POST_ROM_SOL_5L_0080	8	22_POST_ROM_5L_trial3.tsv	22_POST_ROM_GMmtj_5L_0082	3	22_POST_ROM_5L_trial4.tsv	22_POST_ROM_GMmtj_5L_0083	3	22_POST_ROM_5L_trial5.tsv	22_POST_ROM_GMfas_5L_0084sup	0	22_POST_ROM_5L_trial6.tsv	22_POST_ROM_GMfas_5L_0085sup	1	ROM_GMfas_licht_POST_L/F24 22_F24 22_20130417_113526_0084	ROM_GMfas_licht_POST_L/F24 22_F24 22_20130417_113526_0085	22_POST_MVC_PF_5L_trial1.tsv	22_POST_MVC_DF_5L_trial1.tsv	22_POST_CPM_5L_trial3.tsv	22_POST_CPM_5L_0077.txt	7	22_POST_CPM_5L_trial1.tsv	22_POST_CPM_5L_0075.txt	x	52.00	55	180
22	POST	R	PAS	22_POST_ROM_5R_part1_trial1.tsv	22_POST_ROM_SOL_5R_0056	9	22_POST_ROM_5R_part1_trial2.tsv	22_POST_ROM_SOL_5R_0057	2	22_POST_ROM_5R_part2_trial2.tsv	22_POST_ROM_GMmtj_5R_0058	5	22_POST_ROM_5R_part3_trial1.tsv	22_POST_ROM_GMmtj_5R_0059	9	22_POST_ROM_5R_part5_trial1.tsv	22_POST_ROM_GMfas_5R_0062sup	1	22_POST_ROM_5R_part5_trial2.tsv	22_POST_ROM_GMfas_5R_0063sup	2	ROM_GMfas_licht_POST_R/F24 22_F24 22_20130417_113526_0062	ROM_GMfas_licht_POST_R/F24 22_F24 22_20130417_113526_0063	22_POST_MVC_PF_5R_trial2.tsv	22_POST_MVC_DF_5R_trial1.tsv	22_POST_CPM_5R_trial2.tsv	22_POST_CPM_5R_0055.txt	9	22_POST_CPM_5R_trial1.tsv	22_POST_CPM_5R_0054.txt	x	52.25	55	180
22	PRE	L	PAS	22_PRE_ROM_2L_part1_trial1.tsv	22_PRE_ROM_SOL_2L_0034	6	22_PRE_ROM_2L_part1_trial2.tsv	22_PRE_ROM_SOL_2L_0035	5	22_PRE_ROM_2L_part1_trial3.tsv	22_PRE_ROM_GMmtj_2L_0036	4	22_PRE_ROM_2L_part2_trial1.tsv	22_PRE_ROM_GMmtj_2L_0037	7	22_PRE_ROM_2L_part2_trial2.tsv	22_PRE_ROM_GMfas_2L_0038sup	6	22_PRE_ROM_2L_part2_trial3.tsv	22_PRE_ROM_GMfas_2L_0039sup	3	ROM_GMfas_licht_PRE_L/F24 22_F24 22_20121025_154909_0038	ROM_GMfas_licht_PRE_L/F24 22_F24 22_20121025_154909_0039	22_PRE_MVC_PF_2L_trial4.tsv	22_PRE_MVC_DF_2L_trial1.tsv	22_POST_CPM_5L_trial3.tsv	22_POST_CPM_5L_0077.txt	7	22_PRE_CPM_2L_trial1.tsv	22_PRE_CPM_2L_0032.txt	x	52.00	55	180
22	PRE	R	PAS	22_PRE_ROM_2R_trial1.tsv	22_PRE_ROM_SOL_2R_0013	4	22_PRE_ROM_2R_trial2.tsv	22_PRE_ROM_SOL_2R_0014	11	22_PRE_ROM_2R_trial3.tsv	22_PRE_ROM_GMmtj_2R_0015	6	22_PRE_ROM_2R_trial4.tsv	22_PRE_ROM_GMmtj_2R_0016	10	22_PRE_ROM_2R_trial6.tsv	22_PRE_ROM_GMfas_2R_0018sup	7	22_PRE_ROM_2R_trial7.tsv	22_PRE_ROM_GMfas_2R_0019sup	9	ROM_GMfas_licht_PRE_R/F24 22_F24 22_20121025_154909_0018	ROM_GMfas_licht_PRE_R/F24 22_F24 22_20121025_154909_0019	22_PRE_MVC_PF_2R_trial1.tsv	22_PRE_MVC_DF_2R_trial2.tsv	22_PRE_CPM_2R_trial3.tsv	22_PRE_CPM_2R_0012.txt	12	22_PRE_CPM_2R_trial2.tsv	22_PRE_CPM_2R_0010.txt	x	52.25	55	180
24	POST	L	PAS	24_POST_ROM_5L_trial1.tsv	24_POST_ROM_SOL_5L_0090	0	24_POST_ROM_5L_trial2.tsv	24_POST_ROM_SOL_5L_0091	7	24_POST_ROM_5L_trial3.tsv	24_POST_ROM_GMmtj_5L_0092	1	24_POST_ROM_5L_trial4.tsv	24_POST_ROM_GMmtj_5L_0093	4	24_POST_ROM_5L_trial5.tsv	24_POST_ROM_GMfas_5L_0094sup	5	24_POST_ROM_5L_trial6.tsv	24_POST_ROM_GMfas_5L_0095sup	3	ROM_GMfas_licht_POST_L/F24 24_F24 24_20130401_134148_0094	ROM_GMfas_licht_POST_L/F24 24_F24 24_20130401_134148_0095	24_POST_MVC_PF_5L_trial2.tsv	24_POST_MVC_DF_5Lx_trial2.tsv	24_POST_CPM_5L_trial2.tsv	24_POST_CPM_5L_0089.txt	7	24_POST_CPM_5L_trial1.tsv	24_POST_CPM_5L_0088.txt	x	42.5	60.167	167.5323333
24	POST	R	PAS	24_POST_ROM_5R_trial1.tsv	24_POST_ROM_SOL_5R_0066	1	24_POST_ROM_5R_trial2.tsv	24_POST_ROM_SOL_5R_0067	2	24_POST_ROM_5R_trial4.tsv	24_POST_ROM_GMmtj_5R_0069	5	24_POST_ROM_5R_trial5.tsv	24_POST_ROM_GMmtj_5R_0070	1	24_POST_ROM_5R_trial6.tsv	24_POST_ROM_GMfas_5R_0071sup	0	24_POST_ROM_5R_trial7.tsv	24_POST_ROM_GMfas_5R_0072sup	0	ROM_GMfas_licht_POST_R/F24 24_F24 24_20130401_134148_0071	ROM_GMfas_licht_POST_R/F24 24_F24 24_20130401_134148_0072	24_POST_MVC_PF_5R_trial2.tsv	24_POST_MVC_DF_5R_trial1.tsv	24_POST_CPM_5R_trial3.tsv	24_POST_CPM_5R_0065.txt	0	24_POST_CPM_5R_trial1.tsv	24_POST_CPM_5R_0063.txt	x	42.50	55	180
24	PRE	L	PAS	24_PRE_ROM_2L_part1_trial3.tsv	24_PRE_ROM_SOL_2L_0008	8	24_PRE_ROM_2L_part1_trial4.tsv	24_PRE_ROM_SOL_2L_0009	6	24_PRE_ROM_2L_part1_trial5.tsv	24_PRE_ROM_GMmtj_2L_0010	3	24_PRE_ROM_2L_part3_trial1.tsv	24_PRE_ROM_GMmtj_2L_0012	4	24_PRE_ROM_2L_part3_trial2.tsv	24_PRE_ROM_GMfas_2L_0013sup	1	24_PRE_ROM_2L_part3_trial3.tsv	24_PRE_ROM_GMfas_2L_0014sup	2	ROM_GMfas_licht_PRE_L/F24 24_F24 24_20121008_120441_0013	ROM_GMfas_licht_PRE_L/F24 24_F24 24_20121008_120441_0014	24_PRE_MVC_PF_2L_trial2.tsv	24_PRE_MVC_DF_2L_trial2.tsv	24_PRE_CPM_2L_trial2.tsv	24_PRE_CPM_2L_0006.txt	0	24_PRE_CPM_2L_trial1.tsv	24_PRE_CPM_2L_0005.txt	x	42.5	60.167	167.5323333
24	PRE	R	PAS	24_PRE_ROM_2R_part1_trial2.tsv	24_PRE_ROM_SOL_2R_0016	8	24_PRE_ROM_2R_part1_trial3.tsv	24_PRE_ROM_SOL_2R_0017	4	24_PRE_ROM_2R_part1_trial4.tsv	24_PRE_ROM_GMmtj_2R_0018	2	24_PRE_ROM_2R_part1_trial5.tsv	24_PRE_ROM_GMmtj_2R_0019	15	24_PRE_ROM_2R_part2_trial1.tsv	24_PRE_ROM_GMfas_2R_0020sup	8	24_PRE_ROM_2R_part2_trial2.tsv	24_PRE_ROM_GMfas_2R_0021sup	10	ROM_GMfas_licht_PRE_R/F24 24_F24 24_20121008_105239_0020	ROM_GMfas_licht_PRE_R/F24 24_F24 24_20121008_105239_0021	24_PRE_MVC_PF_2R_trial2.tsv	24_PRE_MVC_DF_2R_trial1.tsv	24_PRE_CPM_2R_trial2.tsv	24_PRE_CPM_2R_0014.txt	0	24_PRE_CPM_2R_trial1.tsv	24_PRE_CPM_2R_0013.txt	x	42.50	55	180
25	POST	L	PAS	25_POST_ROM_5L_trial1.tsv	25_POST_ROM_SOL_5L_0062	0	25_POST_ROM_5L_trial2.tsv	25_POST_ROM_SOL_5L_0063	6	25_POST_ROM_5L_trial4.tsv	25_POST_ROM_GMmtj_5L_0065	5	25_POST_ROM_5L_trial5.tsv	25_POST_ROM_GMmtj_5L_0066	4	25_POST_ROM_5L_trial6.tsv	25_POST_ROM_GMfas_5L_0067sup	0	25_POST_ROM_5L_trial7.tsv	25_POST_ROM_GMfas_5L_0068sup	5	ROM_GMfas_licht_POST_L/F24 25_F24 25_20130410_121741_0067	ROM_GMfas_licht_POST_L/F24 25_F24 25_20130410_121741_0068	25_POST_MVC_PF_5L_trial2.tsv	25_POST_MVC_DF_5L_trial2.tsv	25_POST_CPM_5L_trial2.tsv	25_POST_CPM_5L_0061.txt	7	25_POST_CPM_5L_trial1.tsv	25_POST_CPM_5L_0060.txt	x	51.50	55	180
25	POST	R	PAS	25_POST_ROM_5R_trial1.tsv	25_POST_ROM_SOL_5R_0082	6	25_POST_ROM_5R_trial2.tsv	25_POST_ROM_SOL_5R_0083	1	25_POST_ROM_5R_trial3.tsv	25_POST_ROM_GMmtj_5R_0084	0	25_POST_ROM_5R_trial4.tsv	25_POST_ROM_GMmtj_5R_0085	0	25_POST_ROM_5R_trial5.tsv	25_POST_ROM_GMfas_5R_0086sup	3	25_POST_ROM_5R_trial6.tsv	25_POST_ROM_GMfas_5R_0087sup	0	ROM_GMfas_licht_POST_R/F24 25_F24 25_20130410_121741_0086	ROM_GMfas_licht_POST_R/F24 25_F24 25_20130410_121741_0087	25_POST_MVC_PF_5R_trial2.tsv	25_POST_MVC_DF_5R_trial2.tsv	25_POST_CPM_5R_trial2.tsv	25_POST_CPM_5R_0081.txt	1	25_POST_CPM_5R_trial1.tsv	25_POST_CPM_5R_0080.txt	x	51.25	55	180
25	PRE	L	PAS	25_PRE_ROM_2L_trial1.tsv	25_PRE_ROM_SOL_2L_0017	6	25_PRE_ROM_2L_trial2.tsv	25_PRE_ROM_SOL_2L_0018	5	25_PRE_ROM_2L_trial3.tsv	25_PRE_ROM_GMmtj_2L_0019	3	25_PRE_ROM_2L_trial4.tsv	25_PRE_ROM_GMmtj_2L_0020	3	25_PRE_ROM_2L_trial5.tsv	25_PRE_ROM_GMfas_2L_0021sup	2	25_PRE_ROM_2L_trial6.tsv	25_PRE_ROM_GMfas_2L_0022sup	4	ROM_GMfas_licht_PRE_L/F24 25_F24 25_20121015_133936_0021	ROM_GMfas_licht_PRE_L/F24 25_F24 25_20121015_133936_0022	25_PRE_MVC_PF_2L_trial1.tsv	25_PRE_MVC_DF_2L_trial2.tsv	25_PRE_CPM_2L_trial4.tsv	25_PRE_CPM_2L_0016.txt	7	25_PRE_CPM_2L_trial3.tsv	25_PRE_CPM_2L_0015.txt	x	51.50	55	180
25	PRE	R	PAS	25_PRE_ROM_2R_trial1.tsv	25_PRE_ROM_SOL_2R_0039	10	25_PRE_ROM_2R_trial2.tsv	25_PRE_ROM_SOL_2R_0040	5	25_PRE_ROM_2R_trial3.tsv	25_PRE_ROM_GMmtj_2R_0041	8	25_PRE_ROM_2R_trial5.tsv	25_PRE_ROM_GMmtj_2R_0042	15	25_PRE_ROM_2R_trial6.tsv	25_PRE_ROM_GMfas_2R_0043sup	9	25_PRE_ROM_2R_trial7.tsv	25_PRE_ROM_GMfas_2R_0044sup	5	ROM_GMfas_licht_PRE_R/F24 25_F24 25_20121015_133936_0043	ROM_GMfas_licht_PRE_R/F24 25_F24 25_20121015_133936_0044	25_PRE_MVC_PF_2R_trial2.tsv	25_PRE_MVC_DF_2R_trial1.tsv	25_PRE_CPM_2R_trial5.tsv	25_PRE_CPM_2R_0038.txt	0	25_PRE_CPM_2R_trial3.tsv	25_PRE_CPM_2R_0036.txt	x	51.25	55	180
26	POST	L	PAS	26_POST_ROM_5L_trial2.tsv	26_POST_ROM_SOL_5L_0066	1	26_POST_ROM_5L_trial3.tsv	26_POST_ROM_SOL_5L_0067	1	26_POST_ROM_5L_trial4.tsv	26_POST_ROM_GMmtj_5L_0068	0	26_POST_ROM_5L_trial5.tsv	26_POST_ROM_GMmtj_5L_0069	0	26_POST_ROM_5L_trial6.tsv	26_POST_ROM_GMfas_5L_0070sup	0	26_POST_ROM_5L_trial7.tsv	26_POST_ROM_GMfas_5L_0071sup	4	ROM_GMfas_licht_POST_L/F24 26_F24 26_20130401_090336_0070	ROM_GMfas_licht_POST_L/F24 26_F24 26_20130401_090336_0071	26_POST_MVC_PF_5L_trial3.tsv	26_POST_MVC_DF_5L_trial2.tsv	26_POST_CPM_5L_trial1.tsv	26_POST_CPM_5L_0063.txt	4	26_POST_CPM_5L_trial2.tsv	26_POST_CPM_5L_0064.txt	x	48.5	55	180
26	POST	R	PAS	26_POST_ROM_5R_trial1.tsv	26_POST_ROM_SOL_5R_0084	4	26_POST_ROM_5R_trial2.tsv	26_POST_ROM_SOL_5R_0085	4	26_POST_ROM_5R_trial3.tsv	26_POST_ROM_GMmtj_5R_0086	3	26_POST_ROM_5R_trial4.tsv	26_POST_ROM_GMmtj_5R_0087	0	26_POST_ROM_5R_trial5.tsv	26_POST_ROM_GMfas_5R_0088sup	7	26_POST_ROM_5R_trial6.tsv	26_POST_ROM_GMfas_5R_0089sup	1	ROM_GMfas_licht_POST_R/F24 26_F24 26_20130401_090336_0088	ROM_GMfas_licht_POST_R/F24 26_F24 26_20130401_090336_0089	26_POST_MVC_PF_5R_trial2.tsv	26_POST_MVC_DF_5R_trial2.tsv	26_POST_CPM_5R_trial2.tsv	26_POST_CPM_5R_0083.txt	2	26_POST_CPM_5R_trial1.tsv	26_POST_CPM_5R_0082.txt	x	48	55	180
26	PRE	L	PAS	26_PRE_ROM_2L_trial2.tsv	26_PRE_ROM_SOL_2L_0014	3	26_PRE_ROM_2L_trial3.tsv	26_PRE_ROM_SOL_2L_0015	5	26_PRE_ROM_2L_trial4.tsv	26_PRE_ROM_GMmtj_2L_0016	7	26_PRE_ROM_2L_trial5.tsv	26_PRE_ROM_GMmtj_2L_0017	2	26_PRE_ROM_2L_trial7.tsv	26_PRE_ROM_GMfas_2L_0019sup	1	26_PRE_ROM_2L_trial8.tsv	26_PRE_ROM_GMfas_2L_0020sup	4	ROM_GMfas_licht_PRE_L/F24 26_F24 26_20121008_154553_0018	ROM_GMfas_licht_PRE_L/F24 26_F24 26_20121008_154553_0019	26_PRE_MVC_PF_2L_trial1.tsv	26_PRE_MVC_DF_2L_trial3.tsv	26_PRE_CPM_2L_trial3.tsv	26_PRE_CPM_2L_0012.txt	1	26_PRE_CPM_2L_trial2.tsv	26_PRE_CPM_2L_0011.txt	x	48.5	55	180
26	PRE	R	PAS	null	null	null	26_PRE_ROM_2R_trial2.tsv	26_PRE_ROM_SOL_2R_0035	1	26_PRE_ROM_2R_trial3.tsv	26_PRE_ROM_GMmtj_2R_0036	6	26_PRE_ROM_2R_trial4.tsv	26_PRE_ROM_GMmtj_2R_0037	5	26_PRE_ROM_2R_trial5.tsv	26_PRE_ROM_GMfas_2R_0038sup	3	26_PRE_ROM_2R_trial6.tsv	26_PRE_ROM_GMfas_2R_0039sup	3	ROM_GMfas_licht_PRE_R/F24 26_F24 26_20121008_154553_0038	ROM_GMfas_licht_PRE_R/F24 26_F24 26_20121008_154553_0039	26_PRE_MVC_PF_2R_trial1.tsv	26_PRE_MVC_DF_2R_trial1.tsv	26_PRE_CPM_2R_trial2.tsv	26_PRE_CPM_2R_0033.txt	4	26_PRE_CPM_2R_trial1.tsv	26_PRE_CPM_2R_0032.txt	x	48	55	180
28	POST	L	PAS	28_POST_ROM_5L_trial1.tsv	28_POST_ROM_SOL_5L_0054	1	28_POST_ROM_5L_trial2.tsv	28_POST_ROM_SOL_5L_0055	0	28_POST_ROM_5L_trial3.tsv	28_POST_ROM_GMmtj_5L_0056	3	28_POST_ROM_5L_trial4.tsv	28_POST_ROM_GMmtj_5L_0057	0	28_POST_ROM_5L_trial5.tsv	28_POST_ROM_GMfas_5L_0058sup	12	28_POST_ROM_5L_trial6.tsv	28_POST_ROM_GMfas_5L_0059sup	0	ROM_GMfas_licht_POST_L/F24 28_F24 28_20130403_130338_0058	ROM_GMfas_licht_POST_L/F24 28_F24 28_20130403_130338_0059	28_POST_MVC_PF_5L_trial2.tsv	28_POST_MVC_DF_5L_trial1.tsv	28_POST_CPM_5L_trial1.tsv	28_POST_CPM_5L_0052.txt	5	28_POST_CPM_5L_trial2.tsv	28_POST_CPM_5L_0053.txt	x	42.75	29.5873	160.946
28	POST	R	PAS	28_POST_ROM_5R_trial2.tsv	28_POST_ROM_SOL_5R_0073	4	28_POST_ROM_5R_trial3.tsv	28_POST_ROM_SOL_5R_0074	2	28_POST_ROM_5R_trial4.tsv	28_POST_ROM_GMmtj_5R_0075	7	28_POST_ROM_5R_trial6.tsv	28_POST_ROM_GMmtj_5R_0077	0	28_POST_ROM_5R_trial7.tsv	28_POST_ROM_GMfas_5R_0078sup	4	28_POST_ROM_5R_trial8.tsv	28_POST_ROM_GMfas_5R_0079sup	0	ROM_GMfas_licht_POST_R/F24 28_F24 28_20130403_130338_0078	ROM_GMfas_licht_POST_R/F24 28_F24 28_20130403_130338_0079	28_POST_MVC_PF_5R_trial1.tsv	28_POST_MVC_DF_5R_trial2.tsv	28_POST_CPM_5R_trial1.tsv	28_POST_CPM_5R_0070.txt	37	28_POST_CPM_5R_trial2.tsv	28_POST_CPM_5R_0071.txt	x	42.75	55	180
28	PRE	L	PAS	28_PRE_ROM_2L_trial1.tsv	28_PRE_ROM_SOL_2L_0011	4	28_PRE_ROM_2L_trial2.tsv	28_PRE_ROM_SOL_2L_0012	8	28_PRE_ROM_2L_trial3.tsv	28_PRE_ROM_GMmtj_2L_0013	1	28_PRE_ROM_2L_trial4.tsv	28_PRE_ROM_GMmtj_2L_0014	6	28_PRE_ROM_2L_trial5.tsv	28_PRE_ROM_GMfas_2L_0015sup	1	28_PRE_ROM_2L_trial6.tsv	28_PRE_ROM_GMfas_2L_0016sup	5	ROM_GMfas_licht_PRE_L/F24 28_F24 28_20121010_160356_0015	ROM_GMfas_licht_PRE_L/F24 28_F24 28_20121010_160356_0016	28_PRE_MVC_PF_2L_trial3.tsv	28_PRE_MVC_DF_2L_trial1.tsv	28_PRE_CPM_2L_trial2.tsv	28_PRE_CPM_2L_0010.txt	1	28_PRE_CPM_2L_trial1.tsv	28_PRE_CPM_2L_0009.txt	x	42.75	29.5873	160.946
28	PRE	R	PAS	28_PRE_ROM_2R_trial1.tsv	28_PRE_ROM_SOL_2R_0028	1	28_PRE_ROM_2R_trial2.tsv	28_PRE_ROM_SOL_2R_0029	17	28_PRE_ROM_2R_trial3.tsv	28_PRE_ROM_GMmtj_2R_0030	8	28_PRE_ROM_2R_trial4.tsv	28_PRE_ROM_GMmtj_2R_0031	0	28_PRE_ROM_2R_trial6.tsv	28_PRE_ROM_GMfas_2R_0032sup	0	28_PRE_ROM_2R_trial7.tsv	28_PRE_ROM_GMfas_2R_0033sup	12	ROM_GMfas_licht_PRE_R/F24 28_F24 28_20121010_160356_0032	ROM_GMfas_licht_PRE_R/F24 28_F24 28_20121010_160356_0033	28_PRE_MVC_PF_2R_trial2.tsv	28_PRE_MVC_DF_2R_trial1.tsv	28_PRE_CPM_2R_trial2.tsv	28_PRE_CPM_2R_0027.txt	0	28_PRE_CPM_2R_trial1.tsv	28_PRE_CPM_2R_0026.txt	x	42.75	55	180
29	POST	L	PAS	29_POST_ROM_5L_trial2.tsv	29_POST_ROM_SOL_5L_0054	5	29_POST_ROM_5L_trial3.tsv	29_POST_ROM_SOL_5L_0055	3	29_POST_ROM_5L_trial4.tsv	29_POST_ROM_GMmtj_5L_0056	2	29_POST_ROM_5L_trial5.tsv	29_POST_ROM_GMmtj_5L_0057	0	29_POST_ROM_5L_trial6.tsv	29_POST_ROM_GMfas_5L_0058sup	0	null	null	null	ROM_GMfas_licht_POST_L/F24 29_F24 29_20130418_154513_0058	null	29_POST_MVC_PF_5L_trial2.tsv	29_POST_MVC_DF_5L_trial2.tsv	29_POST_CPM_5L_trial1.tsv	29_POST_CPM_5L_0051.txt	8	29_POST_CPM_5L_trial2.tsv	29_POST_CPM_5L_0052.txt	x	44.5	50.002	156.9313333
29	POST	R	PAS	29_POST_ROM_5R_trial1.tsv	29_POST_ROM_SOL_5R_0076	1	29_POST_ROM_5R_trial2.tsv	29_POST_ROM_SOL_5R_0077	3	29_POST_ROM_5R_trial3.tsv	29_POST_ROM_GMmtj_5R_0078	2	29_POST_ROM_5R_trial5.tsv	29_POST_ROM_GMmtj_5R_0080	3	29_POST_ROM_5R_trial6.tsv	29_POST_ROM_GMfas_5R_0081sup	3	29_POST_ROM_5R_trial7.tsv	29_POST_ROM_GMfas_5R_0082sup	4	ROM_GMfas_licht_POST_R/F24 29_F24 29_20130418_154513_0081	ROM_GMfas_licht_POST_R/F24 29_F24 29_20130418_154513_0082	29_POST_MVC_PF_5R_trial2.tsv	29_POST_MVC_DF_5R_trial1.tsv	29_POST_CPM_5R_trial4.tsv	29_POST_CPM_5R_0075.txt	4	29_POST_CPM_5R_trial2.tsv	29_POST_CPM_5R_0072.txt	x	44	55	180
29	PRE	L	PAS	29_PRE_ROM_2L_trial1.tsv	29_PRE_ROM_SOL_2L_0018	3	29_PRE_ROM_2L_trial2.tsv	29_PRE_ROM_SOL_2L_0019	5	29_PRE_ROM_2L_trial3.tsv	29_PRE_ROM_GMmtj_2L_0020	1	29_PRE_ROM_2L_trial4.tsv	29_PRE_ROM_GMmtj_2L_0021	6	29_PRE_ROM_2L_trial5.tsv	29_PRE_ROM_GMfas_2L_0022sup	10	29_PRE_ROM_2L_trial6.tsv	29_PRE_ROM_GMfas_2L_0023sup	9	ROM_GMfas_licht_PRE_L/F24 29_F24 29_20121027_140817_0022	ROM_GMfas_licht_PRE_L/F24 29_F24 29_20121027_140817_0023	29_PRE_MVC_PF_2L_trial2.tsv	29_PRE_MVC_DF_2L_trial2.tsv	29_PRE_CPM_2L_trial3.tsv	29_PRE_CPM_2L_0017.txt	4	29_PRE_CPM_2L_trial2.tsv	29_PRE_CPM_2L_0016.txt	x	44.5	50.002	156.9313333
29	PRE	R	PAS	29_PRE_ROM_2R_trial1.tsv	29_PRE_ROM_SOL_2R_0038	12	29_PRE_ROM_2R_trial2.tsv	29_PRE_ROM_SOL_2R_0039	5	29_PRE_ROM_2R_trial3.tsv	29_PRE_ROM_GMmtj_2R_0040	0	29_PRE_ROM_2R_trial4.tsv	29_PRE_ROM_GMmtj_2R_0041	7	29_PRE_ROM_2R_trial5.tsv	29_PRE_ROM_GMfas_2R_0042sup	9	29_PRE_ROM_2R_trial6.tsv	29_PRE_ROM_GMfas_2R_0043sup	5	ROM_GMfas_licht_PRE_R/F24 29_F24 29_20121027_140817_0042	ROM_GMfas_licht_PRE_R/F24 29_F24 29_20121027_140817_0043	29_PRE_MVC_PF_2R_trial3.tsv	29_PRE_MVC_DF_2R_trial3.tsv	29_PRE_CPM_2R_trial3.tsv	29_PRE_CPM_2R_0037.txt	4	29_PRE_CPM_2R_trial2.tsv	29_PRE_CPM_2R_0036.txt	x	44	55	180
30	POST	L	PAS	30_POST_ROM_5L_trial1.tsv	30_POST_ROM_SOL_5L_0061	5	30_POST_ROM_5L_trial2.tsv	30_POST_ROM_SOL_5L_0062	6	30_POST_ROM_5L_trial3.tsv	30_POST_ROM_GMmtj_5L_0063	1	30_POST_ROM_5L_trial4.tsv	30_POST_ROM_GMmtj_5L_0064	6	30_POST_ROM_5L_trial5.tsv	30_POST_ROM_GMfas_5L_0065sup	3	30_POST_ROM_5L_trial7.tsv	30_POST_ROM_GMfas_5L_0067sup	0	ROM_GMfas_licht_POST_L/F24 30_F24 30_20130426_192407_0065	ROM_GMfas_licht_POST_L/F24 30_F24 30_20130426_192407_0067	30_POST_MVC_PF_5L_trial2.tsv	30_POST_MVC_DF_5L_trial1.tsv	30_POST_CPM_5L_trial2.tsv	30_POST_CPM_5L_0060.txt	5	30_POST_CPM_5L_trial1.tsv	30_POST_CPM_5L_0059.txt	x	42.25	55	180
30	POST	R	PAS	30_POST_ROM_5R_trial1.tsv	30_POST_ROM_SOL_5R_0081	5	30_POST_ROM_5R_trial2.tsv	30_POST_ROM_SOL_5R_0082	6	30_POST_ROM_5R_trial3.tsv	30_POST_ROM_GMmtj_5R_0083	11	30_POST_ROM_5R_trial4.tsv	30_POST_ROM_GMmtj_5R_0084	4	30_POST_ROM_5R_trial6.tsv	30_POST_ROM_GMfas_5R_0086sup	2	30_POST_ROM_5R_trial7.tsv	30_POST_ROM_GMfas_5R_0087sup	0	ROM_GMfas_licht_POST_R/F24 30_F24 30_20130426_192407_0086	ROM_GMfas_licht_POST_R/F24 30_F24 30_20130426_192407_0087	30_POST_MVC_PF_5R_trial1.tsv	30_POST_MVC_DF_5R_trial1.tsv	30_POST_CPM_5R_trial2.tsv	30_POST_CPM_5R_0080.txt	8	30_POST_CPM_5R_trial1.tsv	30_POST_CPM_5R_0079.txt	x	42.25	55	180
30	PRE	L	PAS	30_PRE_ROM_2L_trial1.tsv	30_PRE_ROM_SOL_2L_0016	4	30_PRE_ROM_2L_trial2.tsv	30_PRE_ROM_SOL_2L_0017	4	30_PRE_ROM_2L_trial3.tsv	30_PRE_ROM_GMmtj_2L_0018	6	30_PRE_ROM_2L_trial4.tsv	30_PRE_ROM_GMmtj_2L_0019	2	30_PRE_ROM_2L_trial5.tsv	30_PRE_ROM_GMfas_2L_0020sup	7	30_PRE_ROM_2L_trial6.tsv	30_PRE_ROM_GMfas_2L_0021sup	8	ROM_GMfas_licht_PRE_L/F24 30_F24 30_20121030_210816_0020	ROM_GMfas_licht_PRE_L/F24 30_F24 30_20121030_210816_0021	30_PRE_MVC_PF_2L_part1_trial1.tsv	30_PRE_MVC_DF_2L_trial2.tsv	30_PRE_CPM_2L_trial3.tsv	30_PRE_CPM_2L_0014.txt	3	30_PRE_CPM_2L_trial2.tsv	30_PRE_CPM_2L_0013.txt	x	42.25	55	180
30	PRE	R	PAS	30_PRE_ROM_2R_trial1.tsv	30_PRE_ROM_SOL_2R_0033	2	30_PRE_ROM_2R_trial2.tsv	30_PRE_ROM_SOL_2R_0034	9	30_PRE_ROM_2R_trial3.tsv	30_PRE_ROM_GMmtj_2R_0035	5	30_PRE_ROM_2R_trial4.tsv	30_PRE_ROM_GMmtj_2R_0036	2	30_PRE_ROM_2R_trial6.tsv	30_PRE_ROM_GMfas_2R_0038sup	2	30_PRE_ROM_2R_trial7.tsv	30_PRE_ROM_GMfas_2R_0039sup	8	ROM_GMfas_licht_PRE_R/F24 30_F24 30_20121030_210816_0038	ROM_GMfas_licht_PRE_R/F24 30_F24 30_20121030_210816_0039	30_PRE_MVC_PF_2R_trial2.tsv	30_PRE_MVC_DF_2R_trial2.tsv	30_PRE_CPM_2R_trial2.tsv	30_PRE_CPM_2R_0032.txt	5	30_PRE_CPM_2R_trial1.tsv	30_PRE_CPM_2R_0031.txt	x	42.25	55	180
31	POST	L	PAS	31_POST_ROM_5L_trial1.tsv	31_POST_ROM_SOL_5L_0084	2	31_POST_ROM_5L_trial2.tsv	31_POST_ROM_SOL_5L_0085	1	31_POST_ROM_5L_trial3.tsv	31_POST_ROM_GMmtj_5L_0086	2	31_POST_ROM_5L_trial4.tsv	31_POST_ROM_GMmtj_5L_0087	4	31_POST_ROM_5L_trial5.tsv	31_POST_ROM_GMfas_5L_0088sup	7	31_POST_ROM_5L_trial6.tsv	31_POST_ROM_GMfas_5L_0089sup	8	ROM_GMfas_licht_POST_L/F24 31_F24 31_20130417_155149_0088	ROM_GMfas_licht_POST_L/F24 31_F24 31_20130417_155149_0089	31_POST_MVC_PF_5L_trial1.tsv	31_POST_MVC_DF_5L_trial2.tsv	31_POST_CPM_5L_trial3.tsv	31_POST_CPM_5L_0083.txt	5	31_POST_CPM_5L_trial2.tsv	31_POST_CPM_5L_0082.txt	x	43.5	94.04506667	226.184
31	POST	R	PAS	31_POST_ROM_5R_trial1.tsv	31_POST_ROM_SOL_5R_0062	1	31_POST_ROM_5R_trial2.tsv	31_POST_ROM_SOL_5R_0063	7	31_POST_ROM_5R_trial3.tsv	31_POST_ROM_GMmtj_5R_0064	4	31_POST_ROM_5R_trial4.tsv	31_POST_ROM_GMmtj_5R_0065	1	31_POST_ROM_5R_trial6.tsv	31_POST_ROM_GMfas_5R_0067sup	9	31_POST_ROM_5R_trial7.tsv	31_POST_ROM_GMfas_5R_0068sup	2	ROM_GMfas_licht_POST_R/F24 31_F24 31_20130417_155149_0067	ROM_GMfas_licht_POST_R/F24 31_F24 31_20130417_155149_0068	31_POST_MVC_PF_5R_trial2.tsv	31_POST_MVC_DF_5R_trial2.tsv	31_POST_CPM_5R_trial2.tsv	31_POST_CPM_5R_0061.txt	4	31_POST_CPM_5R_trial1.tsv	31_POST_CPM_5R_0060.txt	x	44	55	180
31	PRE	L	PAS	31_PRE_ROM_2L_trial2.tsv	31_PRE_ROM_SOL_2L_0045	7	31_PRE_ROM_2L_trial3.tsv	31_PRE_ROM_SOL_2L_0046	15	31_PRE_ROM_2L_trial4.tsv	31_PRE_ROM_GMmtj_2L_0047	1	31_PRE_ROM_2L_trial5.tsv	31_PRE_ROM_GMmtj_2L_0048	6	31_PRE_ROM_2L_trial6.tsv	31_PRE_ROM_GMfas_2L_0049sup	3	31_PRE_ROM_2L_trial7.tsv	31_PRE_ROM_GMfas_2L_0050sup	1	ROM_GMfas_licht_PRE_L/F24 31_F24 31_20121030_182429_0049	ROM_GMfas_licht_PRE_L/F24 31_F24 31_20121030_182429_0050	31_PRE_MVC_PF_2L_trial3.tsv	31_PRE_MVC_DF_2L_trial2.tsv	31_PRE_CPM_2L_trial2.tsv	31_PRE_CPM_2L_0043.txt	2	31_PRE_CPM_2L_trial1.tsv	31_PRE_CPM_2L_0042.txt	x	43.5	94.04506667	226.184
31	PRE	R	PAS	31_PRE_ROM_2R_trial1.tsv	31_PRE_ROM_SOL_2R_0019	8	31_PRE_ROM_2R_trial2.tsv	31_PRE_ROM_SOL_2R_0020	6	31_PRE_ROM_2R_trial3.tsv	31_PRE_ROM_GMmtj_2R_0021	8	31_PRE_ROM_2R_trial5.tsv	31_PRE_ROM_GMmtj_2R_0023	3	31_PRE_ROM_2R_trial7.tsv	31_PRE_ROM_GMfas_2R_0025sup	6	31_PRE_ROM_2R_trial8.tsv	31_PRE_ROM_GMfas_2R_0026sup	10	ROM_GMfas_licht_PRE_R/F24 31_F24 31_20121030_182429_0025	ROM_GMfas_licht_PRE_R/F24 31_F24 31_20121030_182429_0026	31_PRE_MVC_PF_2R_trial4.tsv	31_PRE_MVC_DF_2R_trial2.tsv	31_PRE_CPM_2R_trial1.tsv	31_PRE_CPM_2R_0016.txt	6	31_PRE_CPM_2R_trial4.tsv	31_PRE_CPM_2R_0018.txt	x	44	55	180


========= trials which need error correction before create_angles_passive for all intervention data:

4	POST	L	PAS	04_POST_ROM_5L_trial1.tsv	04_POST_ROM_SOL_5L_0064	1	04_POST_ROM_5L_trial2.tsv	04_POST_ROM_SOL_5L_0065	1	04_POST_ROM_5L_trial3.tsv	04_POST_ROM_GMmtj_5L_0066	1	04_POST_ROM_5L_trial4.tsv	04_POST_ROM_GMmtj_5L_0067	0	04_POST_ROM_5L_trial5.tsv	04_POST_ROM_GMfas_5L_0068sup	2	04_POST_ROM_5L_trial6.tsv	04_POST_ROM_GMfas_5L_0069sup	0	ROM_GMfas_licht_POST_L/F24 04_F24 04_20130402_121245_0068	ROM_GMfas_licht_POST_L/F24 04_F24 04_20130402_121245_0069	04_POST_MVC_PF_5L_trial2.tsv	04_POST_MVC_DF_5L_trial1.tsv	04_POST_CPM_5L_trial1.tsv	04_POST_CPM_5L_0062.txt	1	04_POST_CPM_5L_trial2.tsv	04_POST_CPM_5L_0063.txt	5	45.75	55	180
8	POST	L	PAS	08_POST_ROM_5L_trial1.tsv	08_POST_ROM_SOL_5L_0058	1	08_POST_ROM_5L_trial2.tsv	08_POST_ROM_SOL_5L_0059	1	08_POST_ROM_5L_trial5.tsv	08_POST_ROM_GMmtj_5L_0062	4	08_POST_ROM_5L_trial6.tsv	08_POST_ROM_GMmtj_5L_0063	3	08_POST_ROM_5L_trial7.tsv	08_POST_ROM_GMfas_5L_0064sup	0	08_POST_ROM_5L_trial8.tsv	08_POST_ROM_GMfas_5L_0065sup	1	ROM_GMfas_licht_POST_L/F24 08_F24 08_20130411_161300_0064	ROM_GMfas_licht_POST_L/F24 08_F24 08_20130411_161300_0065	08_POST_MVC_PF_5L_trial2.tsv	08_POST_MVC_DF_5L_trial2.tsv	08_POST_CPM_5L_trial4.tsv	08_POST_CPM_5L_0057.txt	6	08_POST_CPM_5L_trial3.tsv	08_POST_CPM_5L_0056.txt	x	51.50	55	180

==================


3	PRE	L	PAS	null	null	null	03_PRE_ROM_2L_trial3.tsv	03_PRE_ROM_SOL_2L_0021	5	03_PRE_ROM_2L_trial4.tsv	03_PRE_ROM_GMmtj_2L_0022	17	null	null	null	03_PRE_ROM_2L_trial6.tsv	03_PRE_ROM_GMfas_2L_0024sup	6	03_PRE_ROM_2L_trial7.tsv	03_PRE_ROM_GMfas_2L_0025sup	4	ROM_GMfas_licht_PRE_L/F24 03_F24 03_20121013_130100_0024	ROM_GMfas_licht_PRE_L/F24 03_F24 03_20121013_130100_0025	03_PRE_MVC_PF_2L_trial2.tsv	 03_PRE_MVC_DF_2L_trial2.tsv	03_PRE_CPM_2L_trial3.tsv	03_PRE_CPM_2L_0018	4	03_PRE_CPM_2L_trial2.tsv	03_PRE_CPM_2L_0017	x	40.75	29.586	175.020
5	PRE	L	PAS	05_PRE_ROM_2L_trial8.tsv	05_PRE_ROM_SOL_2L_0059	2	null	null	null	05_PRE_ROM_2L_trial14.tsv	05_PRE_ROM_GMmtj_2L_0062	5	05_PRE_ROM_2L_trial16.tsv	05_PRE_ROM_GMmtj_2L_0063	9	05_PRE_ROM_2L_trial18.tsv	05_PRE_ROM_GMfas_2L_0064sup	3	05_PRE_ROM_2L_trial23.tsv	05_PRE_ROM_GMfas_2L_0065sup	5	ROM_GMfas_licht_PRE_L/F24 05_F24 05_20121009_204002_0064	ROM_GMfas_licht_PRE_L/F24 05_F24 05_20121009_204002_0065	05_PRE_MVC_PF_2L_trial9.tsv	05_PRE_MVC_DF_2L_trial4.tsv	05_PRE_CPM_2L_trial9.tsv	05_PRE_CPM_2L_0058	7	05_PRE_CPM_2L_trial1.tsv	05_PRE_CPM_2L_0056	x	43.25	66.871	173.801
6	PRE	L	PAS	06_PRE_ROM_2L_trial2.tsv	06_PRE_ROM_SOL_2L_0029	0009	06_PRE_ROM_2L_trial3.tsv	06_PRE_ROM_SOL_2L_0030	0009	06_PRE_ROM_2L_trial4.tsv	06_PRE_ROM_GMmtj_2L_0031	0003	06_PRE_ROM_2L_trial5.tsv	06_PRE_ROM_GMmtj_2L_0032	0000	06_PRE_ROM_2L_trial7.tsv	06_PRE_ROM_GMfas_2L_0033sup	0003	06_PRE_ROM_2L_trial8.tsv	06_PRE_ROM_GMfas_2L_0034sup	0004	ROM_GMfas_licht_PRE_L/F24 06_F24 06_20121015_202349_0033	ROM_GMfas_licht_PRE_L/F24 06_F24 06_20121015_202349_0034	06_PRE_MVC_PF_2L_trial1.tsv	06_PRE_MVC_DF_2L_trial2.tsv	06_PRE_CPM_2L_trial3.tsv	06_PRE_CPM_2L_0027	6	06_PRE_CPM_2L_trial4.tsv	06_PRE_CPM_2L_0028	x	45.75	29.040	169.000
7	PRE	L	PAS	07_PRE_ROM_2L_trial2.tsv	07_PRE_ROM_SOL_2L_0011	0008	07_PRE_ROM_2L_trial3.tsv	07_PRE_ROM_SOL_2L_0012	0006	07_PRE_ROM_2L_trial4.tsv	07_PRE_ROM_GMmtj_2L_0013	0005	07_PRE_ROM_2L_trial5.tsv	07_PRE_ROM_GMmtj_2L_0014	0003	07_PRE_ROM_2L_trial6.tsv	07_PRE_ROM_GMfas_2L_0015sup	0008	07_PRE_ROM_2L_trial7.tsv	07_PRE_ROM_GMfas_2L_0016sup	0006	ROM_GMfas_licht_PRE_L/F24 07_F24 07_20121002_205521_0015	ROM_GMfas_licht_PRE_L/F24 07_F24 07_20121002_205521_0016	07_PRE_MVC_PF_2L_trial2.tsv	07_PRE_MVC_DF_2L_trial2.tsv	07_PRE_CPM_2L_trial2.tsv	07_PRE_CPM_2L_0010	11	07_PRE_CPM_2L_trial1.tsv	07_PRE_CPM_2L_0009	x	46.00	90.010	187.698
10	PRE	L	PAS	10_PRE_ROM_2L_trial1.tsv	10_PRE_ROM_SOL_2L_0014	0004	10_PRE_ROM_2L_trial2.tsv	10_PRE_ROM_SOL_2L_0015	0010	10_PRE_ROM_2L_trial3.tsv	10_PRE_ROM_GMmtj_2L_0016	0007	10_PRE_ROM_2L_trial4.tsv	10_PRE_ROM_GMmtj_2L_0017	0008	10_PRE_ROM_2L_trial5.tsv	10_PRE_ROM_GMfas_2L_0018sup	0006	10_PRE_ROM_2L_trial6.tsv	10_PRE_ROM_GMfas_2L_0019sup	0003	ROM_GMfas_licht_PRE_L/F24 10_F24 10_20121016_153734_0018	ROM_GMfas_licht_PRE_L/F24 10_F24 10_20121016_153734_0019	10_PRE_MVC_PF_2L_trial2.tsv	10_PRE_MVC_DF_2L_trial1.tsv	10_PRE_CPM_2L_trial2.tsv	10_PRE_CPM_2L_0013	null	10_PRE_CPM_2L_trial1.tsv	10_PRE_CPM_2L_0012	x	46.75	69.720	166.710
13	PRE	L	PAS	13_PRE_ROM_2L_trial1.tsv	13_PRE_ROM_SOL_2L_0020	0006	13_PRE_ROM_2L_trial2.tsv	13_PRE_ROM_SOL_2L_0021	0002	13_PRE_ROM_2L_trial3.tsv	13_PRE_ROM_GMmtj_2L_0022	0009	13_PRE_ROM_2L_trial4.tsv	13_PRE_ROM_GMmtj_2L_0023	0006	13_PRE_ROM_2L_trial5.tsv	13_PRE_ROM_GMfas_2L_0024sup	0006	null	null	null	ROM_GMfas_licht_PRE_L/F24 13_F24 13_20121025_154915_0024	null	13_PRE_MVC_PF_2L_trial2.tsv	13_PRE_MVC_DF_2L_trial2.tsv	13_PRE_CPM_2L_trial1.tsv	13_PRE_CPM_2L_0017	8	13_PRE_CPM_2L_trial3.tsv	13_PRE_CPM_2L_0019	x	49.75	30.950	175.675
24	PRE	L	PAS	24_PRE_ROM_2L_part1_trial3.tsv	24_PRE_ROM_SOL_2L_0008	0008	24_PRE_ROM_2L_part1_trial4.tsv	24_PRE_ROM_SOL_2L_0009	0006	24_PRE_ROM_2L_part1_trial5.tsv	24_PRE_ROM_GMmtj_2L_0010	0003	24_PRE_ROM_2L_part3_trial1.tsv	24_PRE_ROM_GMmtj_2L_0012	0004	24_PRE_ROM_2L_part3_trial2.tsv	24_PRE_ROM_GMfas_2L_0013sup	0001	24_PRE_ROM_2L_part3_trial3.tsv	24_PRE_ROM_GMfas_2L_0014sup	0002	ROM_GMfas_licht_PRE_L/F24 24_F24 24_20121008_120441_0013	ROM_GMfas_licht_PRE_L/F24 24_F24 24_20121008_120441_0014	24_PRE_MVC_PF_2L_trial2.tsv	24_PRE_MVC_DF_2L_trial2.tsv	24_PRE_CPM_2L_trial2.tsv	24_PRE_CPM_2L_0006	0	24_PRE_CPM_2L_trial1.tsv	24_PRE_CPM_2L_0005	x	42.50	60.167	167.532
28	PRE	L	PAS	28_PRE_ROM_2L_trial1.tsv	28_PRE_ROM_SOL_2L_0011	0004	28_PRE_ROM_2L_trial2.tsv	28_PRE_ROM_SOL_2L_0012	0008	28_PRE_ROM_2L_trial3.tsv	28_PRE_ROM_GMmtj_2L_0013	0001	28_PRE_ROM_2L_trial4.tsv	28_PRE_ROM_GMmtj_2L_0014	0006	28_PRE_ROM_2L_trial5.tsv	28_PRE_ROM_GMfas_2L_0015sup	0001	28_PRE_ROM_2L_trial6.tsv	28_PRE_ROM_GMfas_2L_0016sup	0005	ROM_GMfas_licht_PRE_L/F24 28_F24 28_20121010_160356_0015	ROM_GMfas_licht_PRE_L/F24 28_F24 28_20121010_160356_0016	28_PRE_MVC_PF_2L_trial3.tsv	28_PRE_MVC_DF_2L_trial1.tsv	28_PRE_CPM_2L_trial2.tsv	28_PRE_CPM_2L_0010	1	28_PRE_CPM_2L_trial1.tsv	28_PRE_CPM_2L_0009	x	42.75	29.587	160.946
29	PRE	L	PAS	29_PRE_ROM_2L_trial1.tsv	29_PRE_ROM_SOL_2L_0018	0003	29_PRE_ROM_2L_trial2.tsv	29_PRE_ROM_SOL_2L_0019	0005	29_PRE_ROM_2L_trial3.tsv	29_PRE_ROM_GMmtj_2L_0020	0001	29_PRE_ROM_2L_trial4.tsv	29_PRE_ROM_GMmtj_2L_0021	0006	29_PRE_ROM_2L_trial5.tsv	29_PRE_ROM_GMfas_2L_0022sup	0010	29_PRE_ROM_2L_trial6.tsv	29_PRE_ROM_GMfas_2L_0023sup	0009	ROM_GMfas_licht_PRE_L/F24 29_F24 29_20121027_140817_0022	ROM_GMfas_licht_PRE_L/F24 29_F24 29_20121027_140817_0023	29_PRE_MVC_PF_2L_trial2.tsv	29_PRE_MVC_DF_2L_trial2.tsv	29_PRE_CPM_2L_trial3.tsv	29_PRE_CPM_2L_0017	4	29_PRE_CPM_2L_trial2.tsv	29_PRE_CPM_2L_0016	x	44.50	50.002	156.931
31	PRE	L	PAS	null	null	null	31_PRE_ROM_2L_trial3.tsv	31_PRE_ROM_SOL_2L_0046	15	31_PRE_ROM_2L_trial4.tsv	31_PRE_ROM_GMmtj_2L_0047	1	31_PRE_ROM_2L_trial5.tsv	31_PRE_ROM_GMmtj_2L_0048	6	31_PRE_ROM_2L_trial6.tsv	31_PRE_ROM_GMfas_2L_0049sup	3	31_PRE_ROM_2L_trial7.tsv	31_PRE_ROM_GMfas_2L_0050sup	1	ROM_GMfas_licht_PRE_L/F24 31_F24 31_20121030_182429_0049	ROM_GMfas_licht_PRE_L/F24 31_F24 31_20121030_182429_0050	31_PRE_MVC_PF_2L_trial3.tsv	31_PRE_MVC_DF_2L_trial2.tsv	31_PRE_CPM_2L_trial2.tsv	31_PRE_CPM_2L_0043	2	31_PRE_CPM_2L_trial1.tsv	31_PRE_CPM_2L_0042	x	43.50	94.045	226.184

102	POST	L	PAS	02_POST_ROM_2L_trial1.tsv	02_POST_ROM_SOL_5L_0016	2	02_POST_ROM_2L_trial3.tsv	02_POST_ROM_SOL_5L_0019	3	02_POST_ROM_2L_trial4.tsv	02_POST_ROM_GMmtj_5L_0020	2	02_POST_ROM_2L_trial5.tsv	02_POST_ROM_GMmtj_5L_0021	9	02_POST_ROM_2L_trial6.tsv	02_POST_ROM_GMfas_5L_0022sup	8	02_POST_ROM_2L_trial7.tsv	02_POST_ROM_GMfas_5L_0023sup	4	null	null	02_POST_MVC_PF_2L_trial3.tsv	02_POST_MVC_DF_2L_trial3.tsv	02_POST_CPM_2L_trial1.tsv	02_POST_ROM_CPM_5L_0015	1	02_POST_CPM_2L_trial2.tsv	null	null	45.5	65.409	211.583
103	POST	R	PAS	03_POST_ROM_2L_trial1.tsv	03_POST_ROM_SOL_5L_0015	15	03_POST_ROM_2L_trial2.tsv	03_POST_ROM_SOL_5L_0016	4	03_POST_ROM_2L_trial3.tsv	03_POST_ROM_GMmtj_5L_0018	3	03_POST_ROM_2L_trial4.tsv	03_POST_ROM_GMmtj_5L_0017	6	03_POST_ROM_2L_trial5.tsv	03_POST_ROM_GMfas_5L_0019sup	9	03_POST_ROM_2L_trial6.tsv	03_POST_ROM_GMfas_5L_0020sup	1	null	null	03_POST_MVC_PF_2R_trial1.tsv	03_POST_MVC_DF_2R_trial2.tsv	03_POST_CPM_2R_trial2.tsv	03_POST_ROM_CPM_5L_0014	0	03_POST_CPM_2R_trial1.tsv	null	null	46.0	158.454	240.519
104	POST	L	PAS	04_POST_ROM_2L_part1_trial1.tsv	04_POST_ROM_SOL_5L_0023	1	04_POST_ROM_2L_part2_trial2.tsv	04_POST_ROM_SOL_5L_0024	5	04_POST_ROM_2L_part2_trial3.tsv	04_POST_ROM_GMmtj_5L_0027	2	04_POST_ROM_2L_part2_trial4.tsv	04_POST_ROM_GMmtj_5L_0026	2	04_POST_ROM_2L_part3_trial1.tsv	04_POST_ROM_GMfas_5L_0029sup	5	04_POST_ROM_2L_part3_trial2.tsv	04_POST_ROM_GMfas_5L_0030sup	3	null	null	04_POST_MVC_PF_2L_trial1.tsv	04_POST_MVC_DF_2L_trial1.tsv	04_POST_CPM_2L_trial5.tsv	04_POST_ROM_CPM_5L_0018	8	04_POST_CPM_2L_trial3.tsv	null	null	47.5	86.480	247.261
106	POST	L	PAS	null	null	null	06_POST_ROM_2L_part2_trial1.tsv	06_POST_ROM_SOL_5L_0017	8	06_POST_ROM_2L_part2_trial3.tsv	06_POST_ROM_GMmtj_5L_0020	0	06_POST_ROM_2L_part2_trial5.tsv	06_POST_ROM_GMmtj_5L_0019	22	06_POST_ROM_2L_part3_trial1.tsv	06_POST_ROM_GMfas_5L_0023sup	7	null	null	null	null	null	06_POST_MVC_PF_2L_part2_trial1.tsv	06_POST_MVC_DF_2L_part1_trial1.tsv	06_POST_CPM_2L_trial2.tsv	06_POST_ROM_CPM_5L_0013	37	06_POST_CPM_2L_trial2.tsv	null	null	44.5	97.672	272.636
107	POST	L	PAS	07_POST_ROM_2L_part1_trial4.tsv	07_POST_ROM_SOL_5L_0017	3	07_POST_ROM_2L_part2_trial6.tsv	07_POST_ROM_SOL_5L_0019	8	07_POST_ROM_2L_part2_trial7.tsv	07_POST_ROM_GMmtj_5L_0021	5	07_POST_ROM_2L_part2_trial3.tsv	07_POST_ROM_GMmtj_5L_0022	1	07_POST_ROM_2L_part3_trial1.tsv	07_POST_ROM_GMfas_5L_0024sup	4	07_POST_ROM_2L_part3_trial2.tsv	07_POST_ROM_GMfas_5L_0023sup	5	null	null	07_POST_MVC_PF_2L_trial1.tsv	07_POST_MVC_DF_2L_trial1.tsv	07_POST_CPM_2L_trial3.tsv	07_POST_ROM_CPM_5L_0013	11	07_POST_CPM_2L_trial2.tsv	null	null	42.0	80.777	196.352
109	POST	L	PAS	09_POST_ROM_2L_trial3.tsv	09_POST_ROM_SOL_5L_0014	10	09_POST_ROM_2L_trial4.tsv	09_POST_ROM_SOL_5L_0013	2	null	null	null	09_POST_ROM_2L_trial6.tsv	09_POST_ROM_GMmtj_5L_0017	3	09_POST_ROM_2L_trial7.tsv	09_POST_ROM_GMfas_5L_0019sup	1	null	null	null	null	null	09_POST_MVC_PF_2L_trial2.tsv	09_POST_MVC_DF_2L_trial2.tsv	09_POST_CPM_2L__trial1.tsv	09_POST_ROM_CPM_5L_0010	3	09_POST_CPM_2L__trial3.tsv	null	null	43.0	65.353	222.419
110	POST	L	PAS	10_POST_ROM_2L_trial2.tsv	10_POST_ROM_SOL_5L_0015	8	10_POST_ROM_2L_trial3.tsv	10_POST_ROM_SOL_5L_0016	7	null	null	null	10_POST_ROM_2L_trial6.tsv	10_POST_ROM_GMmtj_5L_0019	3	10_POST_ROM_2L_trial7.tsv	10_POST_ROM_GMfas_5L_0022sup	5	10_POST_ROM_2L_trial8.tsv	10_POST_ROM_GMfas_5L_0021sup	3	null	null	10_POST_MVC_PF_2L_trial1.tsv	10_POST_MVC_DF_2L_trial1.tsv	10_POST_CPM_2L_trial2.tsv	10_POST_ROM_CPM_5L_0014	5	10_POST_CPM_2L_trial1.tsv	null	null	40.5	81.503	212.159
111	POST	L	PAS	11_POST_ROM_2L_trial1.tsv	11_POST_ROM_SOL_5L_0014	5	null	null	null	11_POST_ROM_2L_trial3.tsv	11_POST_ROM_GMmtj_5L_0016	6	11_POST_ROM_2L_trial4.tsv	11_POST_ROM_GMmtj_5L_0017	3	11_POST_ROM_2L_trial5.tsv	11_POST_ROM_GMfas_5L_0019sup	6	11_POST_ROM_2L_trial7.tsv	11_POST_ROM_GMfas_5L_0018sup	10	null	null	11_POST_MVC_PF_2L_trial1.tsv	11_POST_MVC_DF_2L_trial1.tsv	11_POST_CPM_2L_trial2.tsv	11_POST_ROM_CPM_5L_0013	5	11_POST_CPM_2L_trial1.tsv	null	null	46.5	44.744	163.222
112	POST	L	PAS	12_POST_ROM_2L_trial1.tsv	12_POST_ROM_SOL_5L_0017	3	12_POST_ROM_2L_trial2.tsv	12_POST_ROM_SOL_5L_0019	3	12_POST_ROM_2L_trial3.tsv	12_POST_ROM_GMmtj_5L_0018	2	12_POST_ROM_2L_trial4.tsv	12_POST_ROM_GMmtj_5L_0021	1	12_POST_ROM_2L_trial5.tsv	12_POST_ROM_GMfas_5L_0023sup	7	12_POST_ROM_2L_trial6.tsv	12_POST_ROM_GMfas_5L_0024sup	1	null	null	12_POST_MVC_PF_2L_trial2.tsv	12_POST_MVC_DF_2L_trial2.tsv	12_POST_CPM_2L_part2_trial2.tsv	12_POST_ROM_CPM_5L_0013	0	12_POST_CPM_2L_part2_trial1.tsv	null	null	42.5	38.400	187.621
