<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: UART_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public 属性</a> &#124;
<a href="struct_u_a_r_t___type_def-members.html">所有成员列表</a>  </div>
  <div class="headertitle"><div class="title">UART_TypeDef结构体 参考</div></div>
</div><!--header-->
<div class="contents">

<p>UART Register Structure Definition  
 <a href="struct_u_a_r_t___type_def.html#details">更多...</a></p>

<p><code>#include &lt;<a class="el" href="reg__uart_8h_source.html">reg_uart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public 属性</h2></td></tr>
<tr class="memitem:a64fabd90a53a550231eaa032a2780e34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#a64fabd90a53a550231eaa032a2780e34">TDR</a></td></tr>
<tr class="memdesc:a64fabd90a53a550231eaa032a2780e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Data Register, offset: 0x00  <a href="struct_u_a_r_t___type_def.html#a64fabd90a53a550231eaa032a2780e34">更多...</a><br /></td></tr>
<tr class="separator:a64fabd90a53a550231eaa032a2780e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe730fc9fc7c74736f1bfe36af287df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#aefe730fc9fc7c74736f1bfe36af287df">RDR</a></td></tr>
<tr class="memdesc:aefe730fc9fc7c74736f1bfe36af287df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data Register, offset: 0x04  <a href="struct_u_a_r_t___type_def.html#aefe730fc9fc7c74736f1bfe36af287df">更多...</a><br /></td></tr>
<tr class="separator:aefe730fc9fc7c74736f1bfe36af287df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80c153406f60414081363264ef8c167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#ad80c153406f60414081363264ef8c167">CSR</a></td></tr>
<tr class="memdesc:ad80c153406f60414081363264ef8c167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current Status Register, offset: 0x08  <a href="struct_u_a_r_t___type_def.html#ad80c153406f60414081363264ef8c167">更多...</a><br /></td></tr>
<tr class="separator:ad80c153406f60414081363264ef8c167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a0dcf0c5552425873b96ae3fa98f00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#a36a0dcf0c5552425873b96ae3fa98f00">ISR</a></td></tr>
<tr class="memdesc:a36a0dcf0c5552425873b96ae3fa98f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register, offset: 0x0C  <a href="struct_u_a_r_t___type_def.html#a36a0dcf0c5552425873b96ae3fa98f00">更多...</a><br /></td></tr>
<tr class="separator:a36a0dcf0c5552425873b96ae3fa98f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebbac5bee364dd061c1bf39b14117c6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#aebbac5bee364dd061c1bf39b14117c6c">IER</a></td></tr>
<tr class="memdesc:aebbac5bee364dd061c1bf39b14117c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register, offset: 0x10  <a href="struct_u_a_r_t___type_def.html#aebbac5bee364dd061c1bf39b14117c6c">更多...</a><br /></td></tr>
<tr class="separator:aebbac5bee364dd061c1bf39b14117c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8891e045a3b963358e505629cd993c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#aa8891e045a3b963358e505629cd993c3">ICR</a></td></tr>
<tr class="memdesc:aa8891e045a3b963358e505629cd993c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Clear Register, offset: 0x14  <a href="struct_u_a_r_t___type_def.html#aa8891e045a3b963358e505629cd993c3">更多...</a><br /></td></tr>
<tr class="separator:aa8891e045a3b963358e505629cd993c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929e154e4ae4bb1798674799911a8c78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#a929e154e4ae4bb1798674799911a8c78">GCR</a></td></tr>
<tr class="memdesc:a929e154e4ae4bb1798674799911a8c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Control Register, offset: 0x18  <a href="struct_u_a_r_t___type_def.html#a929e154e4ae4bb1798674799911a8c78">更多...</a><br /></td></tr>
<tr class="separator:a929e154e4ae4bb1798674799911a8c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3aadd9ad4f6e705799e44b123a2974"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#a2a3aadd9ad4f6e705799e44b123a2974">CCR</a></td></tr>
<tr class="memdesc:a2a3aadd9ad4f6e705799e44b123a2974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Config Control Register, offset: 0x1C  <a href="struct_u_a_r_t___type_def.html#a2a3aadd9ad4f6e705799e44b123a2974">更多...</a><br /></td></tr>
<tr class="separator:a2a3aadd9ad4f6e705799e44b123a2974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d0506ea3779574f0a660152c03891e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#a22d0506ea3779574f0a660152c03891e">BRR</a></td></tr>
<tr class="memdesc:a22d0506ea3779574f0a660152c03891e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud Rate Register, offset: 0x20  <a href="struct_u_a_r_t___type_def.html#a22d0506ea3779574f0a660152c03891e">更多...</a><br /></td></tr>
<tr class="separator:a22d0506ea3779574f0a660152c03891e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac2adf1170968e11130d048e9e081b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#acac2adf1170968e11130d048e9e081b3">FRA</a></td></tr>
<tr class="memdesc:acac2adf1170968e11130d048e9e081b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fraction Register, offset: 0x24  <a href="struct_u_a_r_t___type_def.html#acac2adf1170968e11130d048e9e081b3">更多...</a><br /></td></tr>
<tr class="separator:acac2adf1170968e11130d048e9e081b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad19418513a4165cb1e0d4b806073b01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#aad19418513a4165cb1e0d4b806073b01">RXAR</a></td></tr>
<tr class="memdesc:aad19418513a4165cb1e0d4b806073b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Address Register, offset: 0x28  <a href="struct_u_a_r_t___type_def.html#aad19418513a4165cb1e0d4b806073b01">更多...</a><br /></td></tr>
<tr class="separator:aad19418513a4165cb1e0d4b806073b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa745c3867e72c391694a03a7583f44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#aaaa745c3867e72c391694a03a7583f44">RXMR</a></td></tr>
<tr class="memdesc:aaaa745c3867e72c391694a03a7583f44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Address Mask Register, offset: 0x2C  <a href="struct_u_a_r_t___type_def.html#aaaa745c3867e72c391694a03a7583f44">更多...</a><br /></td></tr>
<tr class="separator:aaaa745c3867e72c391694a03a7583f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0513240c4113be625acd46e8b90508c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#ab0513240c4113be625acd46e8b90508c">SCR</a></td></tr>
<tr class="memdesc:ab0513240c4113be625acd46e8b90508c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart Card Register, offset: 0x30  <a href="struct_u_a_r_t___type_def.html#ab0513240c4113be625acd46e8b90508c">更多...</a><br /></td></tr>
<tr class="separator:ab0513240c4113be625acd46e8b90508c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3a878203ea84b98702a3225faeb4da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#a6d3a878203ea84b98702a3225faeb4da">IDLR</a></td></tr>
<tr class="memdesc:a6d3a878203ea84b98702a3225faeb4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data length register offset: 0x34  <a href="struct_u_a_r_t___type_def.html#a6d3a878203ea84b98702a3225faeb4da">更多...</a><br /></td></tr>
<tr class="separator:a6d3a878203ea84b98702a3225faeb4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8aa12dcef2bb4a0fc68c87c60122b0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#ad8aa12dcef2bb4a0fc68c87c60122b0c">ABRCR</a></td></tr>
<tr class="memdesc:ad8aa12dcef2bb4a0fc68c87c60122b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">automatic Baud rate control delivery offset: 0x38  <a href="struct_u_a_r_t___type_def.html#ad8aa12dcef2bb4a0fc68c87c60122b0c">更多...</a><br /></td></tr>
<tr class="separator:ad8aa12dcef2bb4a0fc68c87c60122b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92460a52559396f4b4c58d464f63a998"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type_def.html#a92460a52559396f4b4c58d464f63a998">IRDA</a></td></tr>
<tr class="memdesc:a92460a52559396f4b4c58d464f63a998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Infrared function control register, offset: 0x3C  <a href="struct_u_a_r_t___type_def.html#a92460a52559396f4b4c58d464f63a998">更多...</a><br /></td></tr>
<tr class="separator:a92460a52559396f4b4c58d464f63a998"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock"><p >UART Register Structure Definition </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00067">67</a> 行定义.</p>
</div><h2 class="groupheader">类成员变量说明</h2>
<a id="ad8aa12dcef2bb4a0fc68c87c60122b0c" name="ad8aa12dcef2bb4a0fc68c87c60122b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8aa12dcef2bb4a0fc68c87c60122b0c">&#9670;&#160;</a></span>ABRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::ABRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>automatic Baud rate control delivery offset: 0x38 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00084">84</a> 行定义.</p>

</div>
</div>
<a id="a22d0506ea3779574f0a660152c03891e" name="a22d0506ea3779574f0a660152c03891e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d0506ea3779574f0a660152c03891e">&#9670;&#160;</a></span>BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::BRR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baud Rate Register, offset: 0x20 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00076">76</a> 行定义.</p>

</div>
</div>
<a id="a2a3aadd9ad4f6e705799e44b123a2974" name="a2a3aadd9ad4f6e705799e44b123a2974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3aadd9ad4f6e705799e44b123a2974">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Config Control Register, offset: 0x1C </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00075">75</a> 行定义.</p>

</div>
</div>
<a id="ad80c153406f60414081363264ef8c167" name="ad80c153406f60414081363264ef8c167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80c153406f60414081363264ef8c167">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current Status Register, offset: 0x08 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00070">70</a> 行定义.</p>

</div>
</div>
<a id="acac2adf1170968e11130d048e9e081b3" name="acac2adf1170968e11130d048e9e081b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac2adf1170968e11130d048e9e081b3">&#9670;&#160;</a></span>FRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::FRA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fraction Register, offset: 0x24 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00077">77</a> 行定义.</p>

</div>
</div>
<a id="a929e154e4ae4bb1798674799911a8c78" name="a929e154e4ae4bb1798674799911a8c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929e154e4ae4bb1798674799911a8c78">&#9670;&#160;</a></span>GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::GCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global Control Register, offset: 0x18 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00074">74</a> 行定义.</p>

</div>
</div>
<a id="aa8891e045a3b963358e505629cd993c3" name="aa8891e045a3b963358e505629cd993c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8891e045a3b963358e505629cd993c3">&#9670;&#160;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Clear Register, offset: 0x14 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00073">73</a> 行定义.</p>

</div>
</div>
<a id="a6d3a878203ea84b98702a3225faeb4da" name="a6d3a878203ea84b98702a3225faeb4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3a878203ea84b98702a3225faeb4da">&#9670;&#160;</a></span>IDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::IDLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data length register offset: 0x34 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00083">83</a> 行定义.</p>

</div>
</div>
<a id="aebbac5bee364dd061c1bf39b14117c6c" name="aebbac5bee364dd061c1bf39b14117c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebbac5bee364dd061c1bf39b14117c6c">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Register, offset: 0x10 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00072">72</a> 行定义.</p>

</div>
</div>
<a id="a92460a52559396f4b4c58d464f63a998" name="a92460a52559396f4b4c58d464f63a998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92460a52559396f4b4c58d464f63a998">&#9670;&#160;</a></span>IRDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::IRDA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Infrared function control register, offset: 0x3C </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00085">85</a> 行定义.</p>

</div>
</div>
<a id="a36a0dcf0c5552425873b96ae3fa98f00" name="a36a0dcf0c5552425873b96ae3fa98f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a0dcf0c5552425873b96ae3fa98f00">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status Register, offset: 0x0C </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00071">71</a> 行定义.</p>

</div>
</div>
<a id="aefe730fc9fc7c74736f1bfe36af287df" name="aefe730fc9fc7c74736f1bfe36af287df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe730fc9fc7c74736f1bfe36af287df">&#9670;&#160;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Data Register, offset: 0x04 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00069">69</a> 行定义.</p>

</div>
</div>
<a id="aad19418513a4165cb1e0d4b806073b01" name="aad19418513a4165cb1e0d4b806073b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad19418513a4165cb1e0d4b806073b01">&#9670;&#160;</a></span>RXAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::RXAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Address Register, offset: 0x28 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00079">79</a> 行定义.</p>

</div>
</div>
<a id="aaaa745c3867e72c391694a03a7583f44" name="aaaa745c3867e72c391694a03a7583f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa745c3867e72c391694a03a7583f44">&#9670;&#160;</a></span>RXMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::RXMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Address Mask Register, offset: 0x2C </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00080">80</a> 行定义.</p>

</div>
</div>
<a id="ab0513240c4113be625acd46e8b90508c" name="ab0513240c4113be625acd46e8b90508c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0513240c4113be625acd46e8b90508c">&#9670;&#160;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smart Card Register, offset: 0x30 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00081">81</a> 行定义.</p>

</div>
</div>
<a id="a64fabd90a53a550231eaa032a2780e34" name="a64fabd90a53a550231eaa032a2780e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fabd90a53a550231eaa032a2780e34">&#9670;&#160;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> UART_TypeDef::TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Data Register, offset: 0x00 </p>

<p class="definition">在文件 <a class="el" href="reg__uart_8h_source.html">reg_uart.h</a> 第 <a class="el" href="reg__uart_8h_source.html#l00068">68</a> 行定义.</p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li>C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/<a class="el" href="reg__uart_8h_source.html">reg_uart.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
