/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* S0 */
#define S0__0__DR CYREG_GPIO_PRT6_DR
#define S0__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define S0__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define S0__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define S0__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define S0__0__HSIOM_MASK 0x00F00000u
#define S0__0__HSIOM_SHIFT 20u
#define S0__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define S0__0__INTR CYREG_GPIO_PRT6_INTR
#define S0__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define S0__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define S0__0__MASK 0x20u
#define S0__0__PC CYREG_GPIO_PRT6_PC
#define S0__0__PC2 CYREG_GPIO_PRT6_PC2
#define S0__0__PORT 6u
#define S0__0__PS CYREG_GPIO_PRT6_PS
#define S0__0__SHIFT 5u
#define S0__DR CYREG_GPIO_PRT6_DR
#define S0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define S0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define S0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define S0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define S0__INTR CYREG_GPIO_PRT6_INTR
#define S0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define S0__INTSTAT CYREG_GPIO_PRT6_INTR
#define S0__MASK 0x20u
#define S0__PC CYREG_GPIO_PRT6_PC
#define S0__PC2 CYREG_GPIO_PRT6_PC2
#define S0__PORT 6u
#define S0__PS CYREG_GPIO_PRT6_PS
#define S0__SHIFT 5u

/* S1 */
#define S1__0__DR CYREG_GPIO_PRT3_DR
#define S1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define S1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define S1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define S1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define S1__0__HSIOM_MASK 0x000000F0u
#define S1__0__HSIOM_SHIFT 4u
#define S1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define S1__0__INTR CYREG_GPIO_PRT3_INTR
#define S1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define S1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define S1__0__MASK 0x02u
#define S1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define S1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define S1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define S1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define S1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define S1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define S1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define S1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define S1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define S1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define S1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define S1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define S1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define S1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define S1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define S1__0__PC CYREG_GPIO_PRT3_PC
#define S1__0__PC2 CYREG_GPIO_PRT3_PC2
#define S1__0__PORT 3u
#define S1__0__PS CYREG_GPIO_PRT3_PS
#define S1__0__SHIFT 1u
#define S1__DR CYREG_GPIO_PRT3_DR
#define S1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define S1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define S1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define S1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define S1__INTR CYREG_GPIO_PRT3_INTR
#define S1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define S1__INTSTAT CYREG_GPIO_PRT3_INTR
#define S1__MASK 0x02u
#define S1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define S1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define S1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define S1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define S1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define S1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define S1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define S1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define S1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define S1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define S1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define S1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define S1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define S1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define S1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define S1__PC CYREG_GPIO_PRT3_PC
#define S1__PC2 CYREG_GPIO_PRT3_PC2
#define S1__PORT 3u
#define S1__PS CYREG_GPIO_PRT3_PS
#define S1__SHIFT 1u

/* S2 */
#define S2__0__DR CYREG_GPIO_PRT6_DR
#define S2__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define S2__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define S2__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define S2__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define S2__0__HSIOM_MASK 0x000F0000u
#define S2__0__HSIOM_SHIFT 16u
#define S2__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define S2__0__INTR CYREG_GPIO_PRT6_INTR
#define S2__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define S2__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define S2__0__MASK 0x10u
#define S2__0__PC CYREG_GPIO_PRT6_PC
#define S2__0__PC2 CYREG_GPIO_PRT6_PC2
#define S2__0__PORT 6u
#define S2__0__PS CYREG_GPIO_PRT6_PS
#define S2__0__SHIFT 4u
#define S2__DR CYREG_GPIO_PRT6_DR
#define S2__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define S2__DR_INV CYREG_GPIO_PRT6_DR_INV
#define S2__DR_SET CYREG_GPIO_PRT6_DR_SET
#define S2__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define S2__INTR CYREG_GPIO_PRT6_INTR
#define S2__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define S2__INTSTAT CYREG_GPIO_PRT6_INTR
#define S2__MASK 0x10u
#define S2__PC CYREG_GPIO_PRT6_PC
#define S2__PC2 CYREG_GPIO_PRT6_PC2
#define S2__PORT 6u
#define S2__PS CYREG_GPIO_PRT6_PS
#define S2__SHIFT 4u

/* S3 */
#define S3__0__DR CYREG_GPIO_PRT3_DR
#define S3__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define S3__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define S3__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define S3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define S3__0__HSIOM_MASK 0x0000000Fu
#define S3__0__HSIOM_SHIFT 0u
#define S3__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define S3__0__INTR CYREG_GPIO_PRT3_INTR
#define S3__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define S3__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define S3__0__MASK 0x01u
#define S3__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define S3__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define S3__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define S3__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define S3__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define S3__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define S3__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define S3__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define S3__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define S3__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define S3__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define S3__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define S3__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define S3__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define S3__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define S3__0__PC CYREG_GPIO_PRT3_PC
#define S3__0__PC2 CYREG_GPIO_PRT3_PC2
#define S3__0__PORT 3u
#define S3__0__PS CYREG_GPIO_PRT3_PS
#define S3__0__SHIFT 0u
#define S3__DR CYREG_GPIO_PRT3_DR
#define S3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define S3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define S3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define S3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define S3__INTR CYREG_GPIO_PRT3_INTR
#define S3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define S3__INTSTAT CYREG_GPIO_PRT3_INTR
#define S3__MASK 0x01u
#define S3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define S3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define S3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define S3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define S3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define S3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define S3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define S3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define S3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define S3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define S3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define S3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define S3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define S3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define S3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define S3__PC CYREG_GPIO_PRT3_PC
#define S3__PC2 CYREG_GPIO_PRT3_PC2
#define S3__PORT 3u
#define S3__PS CYREG_GPIO_PRT3_PS
#define S3__SHIFT 0u

/* CTRL */
#define CTRL__0__DR CYREG_GPIO_PRT0_DR
#define CTRL__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CTRL__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CTRL__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CTRL__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CTRL__0__HSIOM_MASK 0x0F000000u
#define CTRL__0__HSIOM_SHIFT 24u
#define CTRL__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CTRL__0__INTR CYREG_GPIO_PRT0_INTR
#define CTRL__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CTRL__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CTRL__0__MASK 0x40u
#define CTRL__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CTRL__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CTRL__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CTRL__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CTRL__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CTRL__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CTRL__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CTRL__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CTRL__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CTRL__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CTRL__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CTRL__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CTRL__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CTRL__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CTRL__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CTRL__0__PC CYREG_GPIO_PRT0_PC
#define CTRL__0__PC2 CYREG_GPIO_PRT0_PC2
#define CTRL__0__PORT 0u
#define CTRL__0__PS CYREG_GPIO_PRT0_PS
#define CTRL__0__SHIFT 6u
#define CTRL__DR CYREG_GPIO_PRT0_DR
#define CTRL__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CTRL__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CTRL__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CTRL__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CTRL__INTR CYREG_GPIO_PRT0_INTR
#define CTRL__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CTRL__INTSTAT CYREG_GPIO_PRT0_INTR
#define CTRL__MASK 0x40u
#define CTRL__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CTRL__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CTRL__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CTRL__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CTRL__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CTRL__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CTRL__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CTRL__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CTRL__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CTRL__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CTRL__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CTRL__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CTRL__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CTRL__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CTRL__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CTRL__PC CYREG_GPIO_PRT0_PC
#define CTRL__PC2 CYREG_GPIO_PRT0_PC2
#define CTRL__PORT 0u
#define CTRL__PS CYREG_GPIO_PRT0_PS
#define CTRL__SHIFT 6u

/* SPIM */
#define SPIM_miso_m__0__DR CYREG_GPIO_PRT1_DR
#define SPIM_miso_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPIM_miso_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPIM_miso_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPIM_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SPIM_miso_m__0__HSIOM_GPIO 0u
#define SPIM_miso_m__0__HSIOM_I2C 14u
#define SPIM_miso_m__0__HSIOM_I2C_SDA 14u
#define SPIM_miso_m__0__HSIOM_MASK 0x000000F0u
#define SPIM_miso_m__0__HSIOM_SHIFT 4u
#define SPIM_miso_m__0__HSIOM_SPI 15u
#define SPIM_miso_m__0__HSIOM_SPI_MISO 15u
#define SPIM_miso_m__0__HSIOM_UART 9u
#define SPIM_miso_m__0__HSIOM_UART_TX 9u
#define SPIM_miso_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_miso_m__0__INTR CYREG_GPIO_PRT1_INTR
#define SPIM_miso_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_miso_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPIM_miso_m__0__MASK 0x02u
#define SPIM_miso_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPIM_miso_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPIM_miso_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPIM_miso_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPIM_miso_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPIM_miso_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPIM_miso_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPIM_miso_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPIM_miso_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPIM_miso_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPIM_miso_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPIM_miso_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPIM_miso_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPIM_miso_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPIM_miso_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPIM_miso_m__0__PC CYREG_GPIO_PRT1_PC
#define SPIM_miso_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define SPIM_miso_m__0__PORT 1u
#define SPIM_miso_m__0__PS CYREG_GPIO_PRT1_PS
#define SPIM_miso_m__0__SHIFT 1u
#define SPIM_miso_m__DR CYREG_GPIO_PRT1_DR
#define SPIM_miso_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPIM_miso_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPIM_miso_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPIM_miso_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_miso_m__INTR CYREG_GPIO_PRT1_INTR
#define SPIM_miso_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_miso_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPIM_miso_m__MASK 0x02u
#define SPIM_miso_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPIM_miso_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPIM_miso_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPIM_miso_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPIM_miso_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPIM_miso_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPIM_miso_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPIM_miso_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPIM_miso_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPIM_miso_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPIM_miso_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPIM_miso_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPIM_miso_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPIM_miso_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPIM_miso_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPIM_miso_m__PC CYREG_GPIO_PRT1_PC
#define SPIM_miso_m__PC2 CYREG_GPIO_PRT1_PC2
#define SPIM_miso_m__PORT 1u
#define SPIM_miso_m__PS CYREG_GPIO_PRT1_PS
#define SPIM_miso_m__SHIFT 1u
#define SPIM_mosi_m__0__DR CYREG_GPIO_PRT1_DR
#define SPIM_mosi_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPIM_mosi_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPIM_mosi_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPIM_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SPIM_mosi_m__0__HSIOM_GPIO 0u
#define SPIM_mosi_m__0__HSIOM_I2C 14u
#define SPIM_mosi_m__0__HSIOM_I2C_SCL 14u
#define SPIM_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define SPIM_mosi_m__0__HSIOM_SHIFT 0u
#define SPIM_mosi_m__0__HSIOM_SPI 15u
#define SPIM_mosi_m__0__HSIOM_SPI_MOSI 15u
#define SPIM_mosi_m__0__HSIOM_UART 9u
#define SPIM_mosi_m__0__HSIOM_UART_RX 9u
#define SPIM_mosi_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_mosi_m__0__INTR CYREG_GPIO_PRT1_INTR
#define SPIM_mosi_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_mosi_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPIM_mosi_m__0__MASK 0x01u
#define SPIM_mosi_m__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define SPIM_mosi_m__0__OUT_SEL_SHIFT 0u
#define SPIM_mosi_m__0__OUT_SEL_VAL -1u
#define SPIM_mosi_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPIM_mosi_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPIM_mosi_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPIM_mosi_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPIM_mosi_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPIM_mosi_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPIM_mosi_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPIM_mosi_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPIM_mosi_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPIM_mosi_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPIM_mosi_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPIM_mosi_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPIM_mosi_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPIM_mosi_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPIM_mosi_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPIM_mosi_m__0__PC CYREG_GPIO_PRT1_PC
#define SPIM_mosi_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define SPIM_mosi_m__0__PORT 1u
#define SPIM_mosi_m__0__PS CYREG_GPIO_PRT1_PS
#define SPIM_mosi_m__0__SHIFT 0u
#define SPIM_mosi_m__DR CYREG_GPIO_PRT1_DR
#define SPIM_mosi_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPIM_mosi_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPIM_mosi_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPIM_mosi_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_mosi_m__INTR CYREG_GPIO_PRT1_INTR
#define SPIM_mosi_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_mosi_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPIM_mosi_m__MASK 0x01u
#define SPIM_mosi_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPIM_mosi_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPIM_mosi_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPIM_mosi_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPIM_mosi_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPIM_mosi_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPIM_mosi_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPIM_mosi_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPIM_mosi_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPIM_mosi_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPIM_mosi_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPIM_mosi_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPIM_mosi_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPIM_mosi_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPIM_mosi_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPIM_mosi_m__PC CYREG_GPIO_PRT1_PC
#define SPIM_mosi_m__PC2 CYREG_GPIO_PRT1_PC2
#define SPIM_mosi_m__PORT 1u
#define SPIM_mosi_m__PS CYREG_GPIO_PRT1_PS
#define SPIM_mosi_m__SHIFT 0u
#define SPIM_SCB__CTRL CYREG_SCB0_CTRL
#define SPIM_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define SPIM_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define SPIM_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define SPIM_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define SPIM_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define SPIM_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define SPIM_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define SPIM_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define SPIM_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define SPIM_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define SPIM_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define SPIM_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define SPIM_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define SPIM_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define SPIM_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define SPIM_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define SPIM_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define SPIM_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define SPIM_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define SPIM_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define SPIM_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define SPIM_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define SPIM_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define SPIM_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define SPIM_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define SPIM_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define SPIM_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define SPIM_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define SPIM_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define SPIM_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define SPIM_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define SPIM_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define SPIM_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define SPIM_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define SPIM_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define SPIM_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define SPIM_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define SPIM_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define SPIM_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define SPIM_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define SPIM_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define SPIM_SCB__INTR_M CYREG_SCB0_INTR_M
#define SPIM_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define SPIM_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define SPIM_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define SPIM_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define SPIM_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define SPIM_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define SPIM_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define SPIM_SCB__INTR_S CYREG_SCB0_INTR_S
#define SPIM_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define SPIM_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define SPIM_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define SPIM_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define SPIM_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define SPIM_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define SPIM_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define SPIM_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define SPIM_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define SPIM_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define SPIM_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define SPIM_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define SPIM_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define SPIM_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define SPIM_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define SPIM_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define SPIM_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define SPIM_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define SPIM_SCB__SS0_POSISTION 0u
#define SPIM_SCB__SS1_POSISTION 1u
#define SPIM_SCB__SS2_POSISTION 2u
#define SPIM_SCB__SS3_POSISTION 3u
#define SPIM_SCB__STATUS CYREG_SCB0_STATUS
#define SPIM_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define SPIM_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define SPIM_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define SPIM_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define SPIM_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define SPIM_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define SPIM_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define SPIM_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define SPIM_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define SPIM_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define SPIM_SCBCLK__DIV_ID 0x00000042u
#define SPIM_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define SPIM_SCBCLK__PA_DIV_ID 0x000000FFu
#define SPIM_sclk_m__0__DR CYREG_GPIO_PRT1_DR
#define SPIM_sclk_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPIM_sclk_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPIM_sclk_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPIM_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SPIM_sclk_m__0__HSIOM_GPIO 0u
#define SPIM_sclk_m__0__HSIOM_MASK 0x00000F00u
#define SPIM_sclk_m__0__HSIOM_SHIFT 8u
#define SPIM_sclk_m__0__HSIOM_SPI 15u
#define SPIM_sclk_m__0__HSIOM_SPI_CLK 15u
#define SPIM_sclk_m__0__HSIOM_UART 9u
#define SPIM_sclk_m__0__HSIOM_UART_CTS 9u
#define SPIM_sclk_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_sclk_m__0__INTR CYREG_GPIO_PRT1_INTR
#define SPIM_sclk_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_sclk_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPIM_sclk_m__0__MASK 0x04u
#define SPIM_sclk_m__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define SPIM_sclk_m__0__OUT_SEL_SHIFT 4u
#define SPIM_sclk_m__0__OUT_SEL_VAL -1u
#define SPIM_sclk_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPIM_sclk_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPIM_sclk_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPIM_sclk_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPIM_sclk_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPIM_sclk_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPIM_sclk_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPIM_sclk_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPIM_sclk_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPIM_sclk_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPIM_sclk_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPIM_sclk_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPIM_sclk_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPIM_sclk_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPIM_sclk_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPIM_sclk_m__0__PC CYREG_GPIO_PRT1_PC
#define SPIM_sclk_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define SPIM_sclk_m__0__PORT 1u
#define SPIM_sclk_m__0__PS CYREG_GPIO_PRT1_PS
#define SPIM_sclk_m__0__SHIFT 2u
#define SPIM_sclk_m__DR CYREG_GPIO_PRT1_DR
#define SPIM_sclk_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPIM_sclk_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPIM_sclk_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPIM_sclk_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_sclk_m__INTR CYREG_GPIO_PRT1_INTR
#define SPIM_sclk_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPIM_sclk_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPIM_sclk_m__MASK 0x04u
#define SPIM_sclk_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPIM_sclk_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPIM_sclk_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPIM_sclk_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPIM_sclk_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPIM_sclk_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPIM_sclk_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPIM_sclk_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPIM_sclk_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPIM_sclk_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPIM_sclk_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPIM_sclk_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPIM_sclk_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPIM_sclk_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPIM_sclk_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPIM_sclk_m__PC CYREG_GPIO_PRT1_PC
#define SPIM_sclk_m__PC2 CYREG_GPIO_PRT1_PC2
#define SPIM_sclk_m__PORT 1u
#define SPIM_sclk_m__PS CYREG_GPIO_PRT1_PS
#define SPIM_sclk_m__SHIFT 2u

/* UART */
#define UART_AMOSI_tx__0__DR CYREG_GPIO_PRT0_DR
#define UART_AMOSI_tx__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_AMOSI_tx__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_AMOSI_tx__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_AMOSI_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_AMOSI_tx__0__HSIOM_MASK 0x00F00000u
#define UART_AMOSI_tx__0__HSIOM_SHIFT 20u
#define UART_AMOSI_tx__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_AMOSI_tx__0__INTR CYREG_GPIO_PRT0_INTR
#define UART_AMOSI_tx__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_AMOSI_tx__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_AMOSI_tx__0__MASK 0x20u
#define UART_AMOSI_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_AMOSI_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_AMOSI_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_AMOSI_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_AMOSI_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_AMOSI_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_AMOSI_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_AMOSI_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_AMOSI_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_AMOSI_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_AMOSI_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_AMOSI_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_AMOSI_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_AMOSI_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_AMOSI_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_AMOSI_tx__0__PC CYREG_GPIO_PRT0_PC
#define UART_AMOSI_tx__0__PC2 CYREG_GPIO_PRT0_PC2
#define UART_AMOSI_tx__0__PORT 0u
#define UART_AMOSI_tx__0__PS CYREG_GPIO_PRT0_PS
#define UART_AMOSI_tx__0__SHIFT 5u
#define UART_AMOSI_tx__DR CYREG_GPIO_PRT0_DR
#define UART_AMOSI_tx__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_AMOSI_tx__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_AMOSI_tx__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_AMOSI_tx__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_AMOSI_tx__INTR CYREG_GPIO_PRT0_INTR
#define UART_AMOSI_tx__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_AMOSI_tx__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_AMOSI_tx__MASK 0x20u
#define UART_AMOSI_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_AMOSI_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_AMOSI_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_AMOSI_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_AMOSI_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_AMOSI_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_AMOSI_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_AMOSI_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_AMOSI_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_AMOSI_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_AMOSI_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_AMOSI_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_AMOSI_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_AMOSI_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_AMOSI_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_AMOSI_tx__PC CYREG_GPIO_PRT0_PC
#define UART_AMOSI_tx__PC2 CYREG_GPIO_PRT0_PC2
#define UART_AMOSI_tx__PORT 0u
#define UART_AMOSI_tx__PS CYREG_GPIO_PRT0_PS
#define UART_AMOSI_tx__SHIFT 5u
#define UART_rx__0__DR CYREG_GPIO_PRT5_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT5_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_GPIO_PRT5_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT5_PC2
#define UART_rx__0__PORT 5u
#define UART_rx__0__PS CYREG_GPIO_PRT5_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT5_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT5_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_GPIO_PRT5_PC
#define UART_rx__PC2 CYREG_GPIO_PRT5_PC2
#define UART_rx__PORT 5u
#define UART_rx__PS CYREG_GPIO_PRT5_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__CTRL CYREG_SCB2_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB2_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB2_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB2_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define UART_SCBCLK__DIV_ID 0x00000046u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL6
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT5_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT5_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_GPIO_PRT5_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT5_PC2
#define UART_tx__0__PORT 5u
#define UART_tx__0__PS CYREG_GPIO_PRT5_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT5_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT5_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_GPIO_PRT5_PC
#define UART_tx__PC2 CYREG_GPIO_PRT5_PC2
#define UART_tx__PORT 5u
#define UART_tx__PS CYREG_GPIO_PRT5_PS
#define UART_tx__SHIFT 1u

/* EZI2C */
#define EZI2C_SCB__CTRL CYREG_SCB3_CTRL
#define EZI2C_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define EZI2C_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define EZI2C_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define EZI2C_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define EZI2C_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define EZI2C_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define EZI2C_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define EZI2C_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define EZI2C_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define EZI2C_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define EZI2C_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define EZI2C_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define EZI2C_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define EZI2C_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define EZI2C_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define EZI2C_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define EZI2C_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define EZI2C_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define EZI2C_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define EZI2C_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define EZI2C_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define EZI2C_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define EZI2C_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define EZI2C_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define EZI2C_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define EZI2C_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define EZI2C_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define EZI2C_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define EZI2C_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define EZI2C_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define EZI2C_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define EZI2C_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define EZI2C_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define EZI2C_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define EZI2C_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define EZI2C_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define EZI2C_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define EZI2C_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define EZI2C_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define EZI2C_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define EZI2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define EZI2C_SCB__INTR_M CYREG_SCB3_INTR_M
#define EZI2C_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define EZI2C_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define EZI2C_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define EZI2C_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define EZI2C_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define EZI2C_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define EZI2C_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define EZI2C_SCB__INTR_S CYREG_SCB3_INTR_S
#define EZI2C_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define EZI2C_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define EZI2C_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define EZI2C_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define EZI2C_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define EZI2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define EZI2C_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define EZI2C_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define EZI2C_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define EZI2C_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define EZI2C_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define EZI2C_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define EZI2C_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define EZI2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define EZI2C_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define EZI2C_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define EZI2C_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define EZI2C_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define EZI2C_SCB__SS0_POSISTION 0u
#define EZI2C_SCB__SS1_POSISTION 1u
#define EZI2C_SCB__SS2_POSISTION 2u
#define EZI2C_SCB__SS3_POSISTION 3u
#define EZI2C_SCB__STATUS CYREG_SCB3_STATUS
#define EZI2C_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define EZI2C_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define EZI2C_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define EZI2C_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define EZI2C_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define EZI2C_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define EZI2C_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define EZI2C_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define EZI2C_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL
#define EZI2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EZI2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EZI2C_SCB_IRQ__INTC_MASK 0x800u
#define EZI2C_SCB_IRQ__INTC_NUMBER 11u
#define EZI2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define EZI2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define EZI2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define EZI2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define EZI2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define EZI2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define EZI2C_SCBCLK__DIV_ID 0x00000044u
#define EZI2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define EZI2C_SCBCLK__PA_DIV_ID 0x000000FFu
#define EZI2C_scl__0__DR CYREG_GPIO_PRT7_DR
#define EZI2C_scl__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define EZI2C_scl__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define EZI2C_scl__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define EZI2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define EZI2C_scl__0__HSIOM_GPIO 0u
#define EZI2C_scl__0__HSIOM_I2C 14u
#define EZI2C_scl__0__HSIOM_I2C_SCL 14u
#define EZI2C_scl__0__HSIOM_MASK 0x0000000Fu
#define EZI2C_scl__0__HSIOM_SHIFT 0u
#define EZI2C_scl__0__HSIOM_SPI 15u
#define EZI2C_scl__0__HSIOM_SPI_MOSI 15u
#define EZI2C_scl__0__HSIOM_UART 9u
#define EZI2C_scl__0__HSIOM_UART_RX 9u
#define EZI2C_scl__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_scl__0__INTR CYREG_GPIO_PRT7_INTR
#define EZI2C_scl__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_scl__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define EZI2C_scl__0__MASK 0x01u
#define EZI2C_scl__0__PC CYREG_GPIO_PRT7_PC
#define EZI2C_scl__0__PC2 CYREG_GPIO_PRT7_PC2
#define EZI2C_scl__0__PORT 7u
#define EZI2C_scl__0__PS CYREG_GPIO_PRT7_PS
#define EZI2C_scl__0__SHIFT 0u
#define EZI2C_scl__DR CYREG_GPIO_PRT7_DR
#define EZI2C_scl__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define EZI2C_scl__DR_INV CYREG_GPIO_PRT7_DR_INV
#define EZI2C_scl__DR_SET CYREG_GPIO_PRT7_DR_SET
#define EZI2C_scl__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_scl__INTR CYREG_GPIO_PRT7_INTR
#define EZI2C_scl__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_scl__INTSTAT CYREG_GPIO_PRT7_INTR
#define EZI2C_scl__MASK 0x01u
#define EZI2C_scl__PC CYREG_GPIO_PRT7_PC
#define EZI2C_scl__PC2 CYREG_GPIO_PRT7_PC2
#define EZI2C_scl__PORT 7u
#define EZI2C_scl__PS CYREG_GPIO_PRT7_PS
#define EZI2C_scl__SHIFT 0u
#define EZI2C_sda__0__DR CYREG_GPIO_PRT7_DR
#define EZI2C_sda__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define EZI2C_sda__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define EZI2C_sda__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define EZI2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define EZI2C_sda__0__HSIOM_GPIO 0u
#define EZI2C_sda__0__HSIOM_I2C 14u
#define EZI2C_sda__0__HSIOM_I2C_SDA 14u
#define EZI2C_sda__0__HSIOM_MASK 0x000000F0u
#define EZI2C_sda__0__HSIOM_SHIFT 4u
#define EZI2C_sda__0__HSIOM_SPI 15u
#define EZI2C_sda__0__HSIOM_SPI_MISO 15u
#define EZI2C_sda__0__HSIOM_UART 9u
#define EZI2C_sda__0__HSIOM_UART_TX 9u
#define EZI2C_sda__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_sda__0__INTR CYREG_GPIO_PRT7_INTR
#define EZI2C_sda__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_sda__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define EZI2C_sda__0__MASK 0x02u
#define EZI2C_sda__0__PC CYREG_GPIO_PRT7_PC
#define EZI2C_sda__0__PC2 CYREG_GPIO_PRT7_PC2
#define EZI2C_sda__0__PORT 7u
#define EZI2C_sda__0__PS CYREG_GPIO_PRT7_PS
#define EZI2C_sda__0__SHIFT 1u
#define EZI2C_sda__DR CYREG_GPIO_PRT7_DR
#define EZI2C_sda__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define EZI2C_sda__DR_INV CYREG_GPIO_PRT7_DR_INV
#define EZI2C_sda__DR_SET CYREG_GPIO_PRT7_DR_SET
#define EZI2C_sda__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_sda__INTR CYREG_GPIO_PRT7_INTR
#define EZI2C_sda__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_sda__INTSTAT CYREG_GPIO_PRT7_INTR
#define EZI2C_sda__MASK 0x02u
#define EZI2C_sda__PC CYREG_GPIO_PRT7_PC
#define EZI2C_sda__PC2 CYREG_GPIO_PRT7_PC2
#define EZI2C_sda__PORT 7u
#define EZI2C_sda__PS CYREG_GPIO_PRT7_PS
#define EZI2C_sda__SHIFT 1u

/* Pin_Red */
#define Pin_Red__0__DR CYREG_GPIO_PRT1_DR
#define Pin_Red__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_Red__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_Red__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_Red__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Red__0__HSIOM_MASK 0xF0000000u
#define Pin_Red__0__HSIOM_SHIFT 28u
#define Pin_Red__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Red__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_Red__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Red__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_Red__0__MASK 0x80u
#define Pin_Red__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Red__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Red__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Red__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Red__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Red__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Red__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Red__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Red__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Red__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Red__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Red__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Red__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Red__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Red__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Red__0__PC CYREG_GPIO_PRT1_PC
#define Pin_Red__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_Red__0__PORT 1u
#define Pin_Red__0__PS CYREG_GPIO_PRT1_PS
#define Pin_Red__0__SHIFT 7u
#define Pin_Red__DR CYREG_GPIO_PRT1_DR
#define Pin_Red__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_Red__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_Red__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_Red__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Red__INTR CYREG_GPIO_PRT1_INTR
#define Pin_Red__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Red__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_Red__MASK 0x80u
#define Pin_Red__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Red__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Red__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Red__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Red__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Red__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Red__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Red__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Red__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Red__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Red__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Red__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Red__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Red__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Red__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Red__PC CYREG_GPIO_PRT1_PC
#define Pin_Red__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_Red__PORT 1u
#define Pin_Red__PS CYREG_GPIO_PRT1_PS
#define Pin_Red__SHIFT 7u

/* Pin_Blue */
#define Pin_Blue__0__DR CYREG_GPIO_PRT5_DR
#define Pin_Blue__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_Blue__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_Blue__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_Blue__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_Blue__0__HSIOM_MASK 0x00F00000u
#define Pin_Blue__0__HSIOM_SHIFT 20u
#define Pin_Blue__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_Blue__0__INTR CYREG_GPIO_PRT5_INTR
#define Pin_Blue__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_Blue__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_Blue__0__MASK 0x20u
#define Pin_Blue__0__PC CYREG_GPIO_PRT5_PC
#define Pin_Blue__0__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_Blue__0__PORT 5u
#define Pin_Blue__0__PS CYREG_GPIO_PRT5_PS
#define Pin_Blue__0__SHIFT 5u
#define Pin_Blue__DR CYREG_GPIO_PRT5_DR
#define Pin_Blue__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_Blue__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_Blue__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_Blue__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_Blue__INTR CYREG_GPIO_PRT5_INTR
#define Pin_Blue__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_Blue__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_Blue__MASK 0x20u
#define Pin_Blue__PC CYREG_GPIO_PRT5_PC
#define Pin_Blue__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_Blue__PORT 5u
#define Pin_Blue__PS CYREG_GPIO_PRT5_PS
#define Pin_Blue__SHIFT 5u

/* Pin_Green */
#define Pin_Green__0__DR CYREG_GPIO_PRT5_DR
#define Pin_Green__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_Green__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_Green__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_Green__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_Green__0__HSIOM_MASK 0x00000F00u
#define Pin_Green__0__HSIOM_SHIFT 8u
#define Pin_Green__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_Green__0__INTR CYREG_GPIO_PRT5_INTR
#define Pin_Green__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_Green__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_Green__0__MASK 0x04u
#define Pin_Green__0__PC CYREG_GPIO_PRT5_PC
#define Pin_Green__0__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_Green__0__PORT 5u
#define Pin_Green__0__PS CYREG_GPIO_PRT5_PS
#define Pin_Green__0__SHIFT 2u
#define Pin_Green__DR CYREG_GPIO_PRT5_DR
#define Pin_Green__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_Green__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_Green__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_Green__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_Green__INTR CYREG_GPIO_PRT5_INTR
#define Pin_Green__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_Green__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_Green__MASK 0x04u
#define Pin_Green__PC CYREG_GPIO_PRT5_PC
#define Pin_Green__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_Green__PORT 5u
#define Pin_Green__PS CYREG_GPIO_PRT5_PS
#define Pin_Green__SHIFT 2u

/* SPI_Master */
#define SPI_Master_miso_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_Master_miso_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_Master_miso_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_Master_miso_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_Master_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_Master_miso_m__0__HSIOM_GPIO 0u
#define SPI_Master_miso_m__0__HSIOM_I2C 14u
#define SPI_Master_miso_m__0__HSIOM_I2C_SDA 14u
#define SPI_Master_miso_m__0__HSIOM_MASK 0x000000F0u
#define SPI_Master_miso_m__0__HSIOM_SHIFT 4u
#define SPI_Master_miso_m__0__HSIOM_SPI 15u
#define SPI_Master_miso_m__0__HSIOM_SPI_MISO 15u
#define SPI_Master_miso_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_miso_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_Master_miso_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_miso_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_Master_miso_m__0__MASK 0x02u
#define SPI_Master_miso_m__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_Master_miso_m__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_Master_miso_m__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_Master_miso_m__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_Master_miso_m__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_Master_miso_m__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_Master_miso_m__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_Master_miso_m__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_Master_miso_m__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_Master_miso_m__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_Master_miso_m__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_Master_miso_m__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_Master_miso_m__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_Master_miso_m__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_Master_miso_m__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_Master_miso_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_Master_miso_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_Master_miso_m__0__PORT 2u
#define SPI_Master_miso_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_Master_miso_m__0__SHIFT 1u
#define SPI_Master_miso_m__DR CYREG_GPIO_PRT2_DR
#define SPI_Master_miso_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_Master_miso_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_Master_miso_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_Master_miso_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_miso_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_Master_miso_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_miso_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_Master_miso_m__MASK 0x02u
#define SPI_Master_miso_m__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_Master_miso_m__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_Master_miso_m__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_Master_miso_m__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_Master_miso_m__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_Master_miso_m__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_Master_miso_m__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_Master_miso_m__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_Master_miso_m__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_Master_miso_m__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_Master_miso_m__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_Master_miso_m__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_Master_miso_m__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_Master_miso_m__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_Master_miso_m__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_Master_miso_m__PC CYREG_GPIO_PRT2_PC
#define SPI_Master_miso_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_Master_miso_m__PORT 2u
#define SPI_Master_miso_m__PS CYREG_GPIO_PRT2_PS
#define SPI_Master_miso_m__SHIFT 1u
#define SPI_Master_mosi_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_Master_mosi_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_Master_mosi_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_Master_mosi_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_Master_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_Master_mosi_m__0__HSIOM_GPIO 0u
#define SPI_Master_mosi_m__0__HSIOM_I2C 14u
#define SPI_Master_mosi_m__0__HSIOM_I2C_SCL 14u
#define SPI_Master_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define SPI_Master_mosi_m__0__HSIOM_SHIFT 0u
#define SPI_Master_mosi_m__0__HSIOM_SPI 15u
#define SPI_Master_mosi_m__0__HSIOM_SPI_MOSI 15u
#define SPI_Master_mosi_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_mosi_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_Master_mosi_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_mosi_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_Master_mosi_m__0__MASK 0x01u
#define SPI_Master_mosi_m__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SPI_Master_mosi_m__0__OUT_SEL_SHIFT 0u
#define SPI_Master_mosi_m__0__OUT_SEL_VAL -1u
#define SPI_Master_mosi_m__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_Master_mosi_m__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_Master_mosi_m__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_Master_mosi_m__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_Master_mosi_m__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_Master_mosi_m__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_Master_mosi_m__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_Master_mosi_m__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_Master_mosi_m__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_Master_mosi_m__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_Master_mosi_m__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_Master_mosi_m__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_Master_mosi_m__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_Master_mosi_m__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_Master_mosi_m__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_Master_mosi_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_Master_mosi_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_Master_mosi_m__0__PORT 2u
#define SPI_Master_mosi_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_Master_mosi_m__0__SHIFT 0u
#define SPI_Master_mosi_m__DR CYREG_GPIO_PRT2_DR
#define SPI_Master_mosi_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_Master_mosi_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_Master_mosi_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_Master_mosi_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_mosi_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_Master_mosi_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_mosi_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_Master_mosi_m__MASK 0x01u
#define SPI_Master_mosi_m__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_Master_mosi_m__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_Master_mosi_m__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_Master_mosi_m__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_Master_mosi_m__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_Master_mosi_m__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_Master_mosi_m__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_Master_mosi_m__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_Master_mosi_m__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_Master_mosi_m__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_Master_mosi_m__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_Master_mosi_m__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_Master_mosi_m__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_Master_mosi_m__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_Master_mosi_m__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_Master_mosi_m__PC CYREG_GPIO_PRT2_PC
#define SPI_Master_mosi_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_Master_mosi_m__PORT 2u
#define SPI_Master_mosi_m__PS CYREG_GPIO_PRT2_PS
#define SPI_Master_mosi_m__SHIFT 0u
#define SPI_Master_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_Master_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define SPI_Master_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define SPI_Master_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_Master_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_Master_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_Master_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_Master_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_Master_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_Master_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_Master_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_Master_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_Master_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_Master_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define SPI_Master_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_Master_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_Master_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_Master_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_Master_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_Master_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_Master_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_Master_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_Master_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_Master_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_Master_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define SPI_Master_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_Master_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_Master_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define SPI_Master_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define SPI_Master_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define SPI_Master_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define SPI_Master_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define SPI_Master_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define SPI_Master_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_Master_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_Master_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_Master_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_Master_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_Master_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_Master_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_Master_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_Master_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_Master_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_Master_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_Master_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_Master_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_Master_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_Master_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_Master_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_Master_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_Master_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_Master_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_Master_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_Master_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_Master_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_Master_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_Master_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_Master_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_Master_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_Master_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_Master_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_Master_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_Master_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_Master_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_Master_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_Master_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_Master_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_Master_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_Master_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_Master_SCB__SS0_POSISTION 0u
#define SPI_Master_SCB__SS1_POSISTION 1u
#define SPI_Master_SCB__SS2_POSISTION 2u
#define SPI_Master_SCB__SS3_POSISTION 3u
#define SPI_Master_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_Master_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_Master_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_Master_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_Master_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_Master_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_Master_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SPI_Master_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_Master_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_Master_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define SPI_Master_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define SPI_Master_SCBCLK__DIV_ID 0x00000043u
#define SPI_Master_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define SPI_Master_SCBCLK__PA_DIV_ID 0x000000FFu
#define SPI_Master_sclk_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_Master_sclk_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_Master_sclk_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_Master_sclk_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_Master_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_Master_sclk_m__0__HSIOM_GPIO 0u
#define SPI_Master_sclk_m__0__HSIOM_MASK 0x00000F00u
#define SPI_Master_sclk_m__0__HSIOM_SHIFT 8u
#define SPI_Master_sclk_m__0__HSIOM_SPI 15u
#define SPI_Master_sclk_m__0__HSIOM_SPI_CLK 15u
#define SPI_Master_sclk_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_sclk_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_Master_sclk_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_sclk_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_Master_sclk_m__0__MASK 0x04u
#define SPI_Master_sclk_m__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SPI_Master_sclk_m__0__OUT_SEL_SHIFT 4u
#define SPI_Master_sclk_m__0__OUT_SEL_VAL -1u
#define SPI_Master_sclk_m__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_Master_sclk_m__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_Master_sclk_m__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_Master_sclk_m__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_Master_sclk_m__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_Master_sclk_m__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_Master_sclk_m__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_Master_sclk_m__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_Master_sclk_m__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_Master_sclk_m__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_Master_sclk_m__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_Master_sclk_m__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_Master_sclk_m__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_Master_sclk_m__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_Master_sclk_m__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_Master_sclk_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_Master_sclk_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_Master_sclk_m__0__PORT 2u
#define SPI_Master_sclk_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_Master_sclk_m__0__SHIFT 2u
#define SPI_Master_sclk_m__DR CYREG_GPIO_PRT2_DR
#define SPI_Master_sclk_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_Master_sclk_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_Master_sclk_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_Master_sclk_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_sclk_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_Master_sclk_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_sclk_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_Master_sclk_m__MASK 0x04u
#define SPI_Master_sclk_m__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_Master_sclk_m__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_Master_sclk_m__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_Master_sclk_m__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_Master_sclk_m__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_Master_sclk_m__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_Master_sclk_m__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_Master_sclk_m__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_Master_sclk_m__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_Master_sclk_m__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_Master_sclk_m__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_Master_sclk_m__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_Master_sclk_m__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_Master_sclk_m__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_Master_sclk_m__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_Master_sclk_m__PC CYREG_GPIO_PRT2_PC
#define SPI_Master_sclk_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_Master_sclk_m__PORT 2u
#define SPI_Master_sclk_m__PS CYREG_GPIO_PRT2_PS
#define SPI_Master_sclk_m__SHIFT 2u
#define SPI_Master_ss0_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_Master_ss0_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_Master_ss0_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_Master_ss0_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_Master_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_Master_ss0_m__0__HSIOM_GPIO 0u
#define SPI_Master_ss0_m__0__HSIOM_MASK 0x0000F000u
#define SPI_Master_ss0_m__0__HSIOM_SHIFT 12u
#define SPI_Master_ss0_m__0__HSIOM_SPI 15u
#define SPI_Master_ss0_m__0__HSIOM_SPI_SELECT0 15u
#define SPI_Master_ss0_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_ss0_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_Master_ss0_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_ss0_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_Master_ss0_m__0__MASK 0x08u
#define SPI_Master_ss0_m__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SPI_Master_ss0_m__0__OUT_SEL_SHIFT 6u
#define SPI_Master_ss0_m__0__OUT_SEL_VAL -1u
#define SPI_Master_ss0_m__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_Master_ss0_m__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_Master_ss0_m__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_Master_ss0_m__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_Master_ss0_m__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_Master_ss0_m__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_Master_ss0_m__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_Master_ss0_m__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_Master_ss0_m__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_Master_ss0_m__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_Master_ss0_m__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_Master_ss0_m__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_Master_ss0_m__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_Master_ss0_m__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_Master_ss0_m__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_Master_ss0_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_Master_ss0_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_Master_ss0_m__0__PORT 2u
#define SPI_Master_ss0_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_Master_ss0_m__0__SHIFT 3u
#define SPI_Master_ss0_m__DR CYREG_GPIO_PRT2_DR
#define SPI_Master_ss0_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_Master_ss0_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_Master_ss0_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_Master_ss0_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_ss0_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_Master_ss0_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_Master_ss0_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_Master_ss0_m__MASK 0x08u
#define SPI_Master_ss0_m__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_Master_ss0_m__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_Master_ss0_m__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_Master_ss0_m__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_Master_ss0_m__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_Master_ss0_m__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_Master_ss0_m__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_Master_ss0_m__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_Master_ss0_m__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_Master_ss0_m__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_Master_ss0_m__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_Master_ss0_m__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_Master_ss0_m__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_Master_ss0_m__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_Master_ss0_m__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_Master_ss0_m__PC CYREG_GPIO_PRT2_PC
#define SPI_Master_ss0_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_Master_ss0_m__PORT 2u
#define SPI_Master_ss0_m__PS CYREG_GPIO_PRT2_PS
#define SPI_Master_ss0_m__SHIFT 3u

/* isr_millis */
#define isr_millis__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_millis__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_millis__INTC_MASK 0x01u
#define isr_millis__INTC_NUMBER 0u
#define isr_millis__INTC_PRIOR_MASK 0xC0u
#define isr_millis__INTC_PRIOR_NUM 3u
#define isr_millis__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_millis__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_millis__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_micros */
#define Clock_micros__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock_micros__DIV_ID 0x00000045u
#define Clock_micros__DIV_REGISTER CYREG_PERI_DIV_16_CTL5
#define Clock_micros__PA_DIV_ID 0x000000FFu

/* Mux_CapSense */
#define Mux_CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define Mux_CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Mux_CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Mux_CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Mux_CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Mux_CapSense_Cmod__0__HSIOM_MASK 0x0000000Fu
#define Mux_CapSense_Cmod__0__HSIOM_SHIFT 0u
#define Mux_CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Mux_CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define Mux_CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Mux_CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Mux_CapSense_Cmod__0__MASK 0x01u
#define Mux_CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define Mux_CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define Mux_CapSense_Cmod__0__PORT 4u
#define Mux_CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define Mux_CapSense_Cmod__0__SHIFT 0u
#define Mux_CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define Mux_CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Mux_CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Mux_CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Mux_CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Mux_CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define Mux_CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Mux_CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define Mux_CapSense_Cmod__Cmod__MASK 0x01u
#define Mux_CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define Mux_CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define Mux_CapSense_Cmod__Cmod__PORT 4u
#define Mux_CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define Mux_CapSense_Cmod__Cmod__SHIFT 0u
#define Mux_CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define Mux_CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Mux_CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Mux_CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Mux_CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Mux_CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define Mux_CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Mux_CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define Mux_CapSense_Cmod__MASK 0x01u
#define Mux_CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define Mux_CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define Mux_CapSense_Cmod__PORT 4u
#define Mux_CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define Mux_CapSense_Cmod__SHIFT 0u
#define Mux_CapSense_CSD__CSD_CONFIG CYREG_CSD0_CONFIG
#define Mux_CapSense_CSD__CSD_COUNTER CYREG_CSD0_COUNTER
#define Mux_CapSense_CSD__CSD_ID CYREG_CSD0_ID
#define Mux_CapSense_CSD__CSD_INTR CYREG_CSD0_INTR
#define Mux_CapSense_CSD__CSD_INTR_SET CYREG_CSD0_INTR_SET
#define Mux_CapSense_CSD__CSD_NUMBER 0u
#define Mux_CapSense_CSD__CSD_PWM CYREG_CSD0_PWM
#define Mux_CapSense_CSD__CSD_STATUS CYREG_CSD0_STATUS
#define Mux_CapSense_IDACComp_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define Mux_CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER 2u
#define Mux_CapSense_IDACComp_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define Mux_CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT 17u
#define Mux_CapSense_IDACMod_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define Mux_CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER 1u
#define Mux_CapSense_IDACMod_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define Mux_CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT 16u
#define Mux_CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Mux_CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Mux_CapSense_ISR__INTC_MASK 0x20000u
#define Mux_CapSense_ISR__INTC_NUMBER 17u
#define Mux_CapSense_ISR__INTC_PRIOR_MASK 0xC000u
#define Mux_CapSense_ISR__INTC_PRIOR_NUM 3u
#define Mux_CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Mux_CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define Mux_CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR
#define Mux_CapSense_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define Mux_CapSense_ModClk__DIV_ID 0x00000040u
#define Mux_CapSense_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Mux_CapSense_ModClk__PA_DIV_ID 0x000000FFu
#define Mux_CapSense_Sns__0__DR CYREG_GPIO_PRT2_DR
#define Mux_CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Mux_CapSense_Sns__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Mux_CapSense_Sns__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Mux_CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Mux_CapSense_Sns__0__HSIOM_MASK 0x00F00000u
#define Mux_CapSense_Sns__0__HSIOM_SHIFT 20u
#define Mux_CapSense_Sns__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__0__INTR CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__0__MASK 0x20u
#define Mux_CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Mux_CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Mux_CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Mux_CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Mux_CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Mux_CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Mux_CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Mux_CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Mux_CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Mux_CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Mux_CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Mux_CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Mux_CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Mux_CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Mux_CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Mux_CapSense_Sns__0__PC CYREG_GPIO_PRT2_PC
#define Mux_CapSense_Sns__0__PC2 CYREG_GPIO_PRT2_PC2
#define Mux_CapSense_Sns__0__PORT 2u
#define Mux_CapSense_Sns__0__PS CYREG_GPIO_PRT2_PS
#define Mux_CapSense_Sns__0__SHIFT 5u
#define Mux_CapSense_Sns__1__DR CYREG_GPIO_PRT6_DR
#define Mux_CapSense_Sns__1__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Mux_CapSense_Sns__1__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Mux_CapSense_Sns__1__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Mux_CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL6
#define Mux_CapSense_Sns__1__HSIOM_MASK 0x000000F0u
#define Mux_CapSense_Sns__1__HSIOM_SHIFT 4u
#define Mux_CapSense_Sns__1__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Mux_CapSense_Sns__1__INTR CYREG_GPIO_PRT6_INTR
#define Mux_CapSense_Sns__1__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Mux_CapSense_Sns__1__INTSTAT CYREG_GPIO_PRT6_INTR
#define Mux_CapSense_Sns__1__MASK 0x02u
#define Mux_CapSense_Sns__1__PC CYREG_GPIO_PRT6_PC
#define Mux_CapSense_Sns__1__PC2 CYREG_GPIO_PRT6_PC2
#define Mux_CapSense_Sns__1__PORT 6u
#define Mux_CapSense_Sns__1__PS CYREG_GPIO_PRT6_PS
#define Mux_CapSense_Sns__1__SHIFT 1u
#define Mux_CapSense_Sns__2__DR CYREG_GPIO_PRT1_DR
#define Mux_CapSense_Sns__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Mux_CapSense_Sns__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Mux_CapSense_Sns__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Mux_CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define Mux_CapSense_Sns__2__HSIOM_MASK 0x000F0000u
#define Mux_CapSense_Sns__2__HSIOM_SHIFT 16u
#define Mux_CapSense_Sns__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Mux_CapSense_Sns__2__INTR CYREG_GPIO_PRT1_INTR
#define Mux_CapSense_Sns__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Mux_CapSense_Sns__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Mux_CapSense_Sns__2__MASK 0x10u
#define Mux_CapSense_Sns__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Mux_CapSense_Sns__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Mux_CapSense_Sns__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Mux_CapSense_Sns__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Mux_CapSense_Sns__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Mux_CapSense_Sns__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Mux_CapSense_Sns__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Mux_CapSense_Sns__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Mux_CapSense_Sns__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Mux_CapSense_Sns__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Mux_CapSense_Sns__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Mux_CapSense_Sns__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Mux_CapSense_Sns__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Mux_CapSense_Sns__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Mux_CapSense_Sns__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Mux_CapSense_Sns__2__PC CYREG_GPIO_PRT1_PC
#define Mux_CapSense_Sns__2__PC2 CYREG_GPIO_PRT1_PC2
#define Mux_CapSense_Sns__2__PORT 1u
#define Mux_CapSense_Sns__2__PS CYREG_GPIO_PRT1_PS
#define Mux_CapSense_Sns__2__SHIFT 4u
#define Mux_CapSense_Sns__3__DR CYREG_GPIO_PRT2_DR
#define Mux_CapSense_Sns__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Mux_CapSense_Sns__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Mux_CapSense_Sns__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Mux_CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define Mux_CapSense_Sns__3__HSIOM_MASK 0xF0000000u
#define Mux_CapSense_Sns__3__HSIOM_SHIFT 28u
#define Mux_CapSense_Sns__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__3__INTR CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__3__MASK 0x80u
#define Mux_CapSense_Sns__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Mux_CapSense_Sns__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Mux_CapSense_Sns__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Mux_CapSense_Sns__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Mux_CapSense_Sns__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Mux_CapSense_Sns__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Mux_CapSense_Sns__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Mux_CapSense_Sns__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Mux_CapSense_Sns__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Mux_CapSense_Sns__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Mux_CapSense_Sns__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Mux_CapSense_Sns__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Mux_CapSense_Sns__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Mux_CapSense_Sns__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Mux_CapSense_Sns__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Mux_CapSense_Sns__3__PC CYREG_GPIO_PRT2_PC
#define Mux_CapSense_Sns__3__PC2 CYREG_GPIO_PRT2_PC2
#define Mux_CapSense_Sns__3__PORT 2u
#define Mux_CapSense_Sns__3__PS CYREG_GPIO_PRT2_PS
#define Mux_CapSense_Sns__3__SHIFT 7u
#define Mux_CapSense_Sns__4__DR CYREG_GPIO_PRT3_DR
#define Mux_CapSense_Sns__4__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Mux_CapSense_Sns__4__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Mux_CapSense_Sns__4__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Mux_CapSense_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL3
#define Mux_CapSense_Sns__4__HSIOM_MASK 0x00F00000u
#define Mux_CapSense_Sns__4__HSIOM_SHIFT 20u
#define Mux_CapSense_Sns__4__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Mux_CapSense_Sns__4__INTR CYREG_GPIO_PRT3_INTR
#define Mux_CapSense_Sns__4__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Mux_CapSense_Sns__4__INTSTAT CYREG_GPIO_PRT3_INTR
#define Mux_CapSense_Sns__4__MASK 0x20u
#define Mux_CapSense_Sns__4__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Mux_CapSense_Sns__4__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Mux_CapSense_Sns__4__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Mux_CapSense_Sns__4__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Mux_CapSense_Sns__4__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Mux_CapSense_Sns__4__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Mux_CapSense_Sns__4__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Mux_CapSense_Sns__4__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Mux_CapSense_Sns__4__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Mux_CapSense_Sns__4__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Mux_CapSense_Sns__4__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Mux_CapSense_Sns__4__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Mux_CapSense_Sns__4__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Mux_CapSense_Sns__4__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Mux_CapSense_Sns__4__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Mux_CapSense_Sns__4__PC CYREG_GPIO_PRT3_PC
#define Mux_CapSense_Sns__4__PC2 CYREG_GPIO_PRT3_PC2
#define Mux_CapSense_Sns__4__PORT 3u
#define Mux_CapSense_Sns__4__PS CYREG_GPIO_PRT3_PS
#define Mux_CapSense_Sns__4__SHIFT 5u
#define Mux_CapSense_Sns__5__DR CYREG_GPIO_PRT1_DR
#define Mux_CapSense_Sns__5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Mux_CapSense_Sns__5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Mux_CapSense_Sns__5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Mux_CapSense_Sns__5__HSIOM CYREG_HSIOM_PORT_SEL1
#define Mux_CapSense_Sns__5__HSIOM_MASK 0x00F00000u
#define Mux_CapSense_Sns__5__HSIOM_SHIFT 20u
#define Mux_CapSense_Sns__5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Mux_CapSense_Sns__5__INTR CYREG_GPIO_PRT1_INTR
#define Mux_CapSense_Sns__5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Mux_CapSense_Sns__5__INTSTAT CYREG_GPIO_PRT1_INTR
#define Mux_CapSense_Sns__5__MASK 0x20u
#define Mux_CapSense_Sns__5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Mux_CapSense_Sns__5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Mux_CapSense_Sns__5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Mux_CapSense_Sns__5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Mux_CapSense_Sns__5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Mux_CapSense_Sns__5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Mux_CapSense_Sns__5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Mux_CapSense_Sns__5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Mux_CapSense_Sns__5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Mux_CapSense_Sns__5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Mux_CapSense_Sns__5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Mux_CapSense_Sns__5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Mux_CapSense_Sns__5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Mux_CapSense_Sns__5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Mux_CapSense_Sns__5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Mux_CapSense_Sns__5__PC CYREG_GPIO_PRT1_PC
#define Mux_CapSense_Sns__5__PC2 CYREG_GPIO_PRT1_PC2
#define Mux_CapSense_Sns__5__PORT 1u
#define Mux_CapSense_Sns__5__PS CYREG_GPIO_PRT1_PS
#define Mux_CapSense_Sns__5__SHIFT 5u
#define Mux_CapSense_Sns__6__DR CYREG_GPIO_PRT6_DR
#define Mux_CapSense_Sns__6__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Mux_CapSense_Sns__6__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Mux_CapSense_Sns__6__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Mux_CapSense_Sns__6__HSIOM CYREG_HSIOM_PORT_SEL6
#define Mux_CapSense_Sns__6__HSIOM_MASK 0x0000000Fu
#define Mux_CapSense_Sns__6__HSIOM_SHIFT 0u
#define Mux_CapSense_Sns__6__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Mux_CapSense_Sns__6__INTR CYREG_GPIO_PRT6_INTR
#define Mux_CapSense_Sns__6__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Mux_CapSense_Sns__6__INTSTAT CYREG_GPIO_PRT6_INTR
#define Mux_CapSense_Sns__6__MASK 0x01u
#define Mux_CapSense_Sns__6__PC CYREG_GPIO_PRT6_PC
#define Mux_CapSense_Sns__6__PC2 CYREG_GPIO_PRT6_PC2
#define Mux_CapSense_Sns__6__PORT 6u
#define Mux_CapSense_Sns__6__PS CYREG_GPIO_PRT6_PS
#define Mux_CapSense_Sns__6__SHIFT 0u
#define Mux_CapSense_Sns__7__DR CYREG_GPIO_PRT2_DR
#define Mux_CapSense_Sns__7__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Mux_CapSense_Sns__7__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Mux_CapSense_Sns__7__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Mux_CapSense_Sns__7__HSIOM CYREG_HSIOM_PORT_SEL2
#define Mux_CapSense_Sns__7__HSIOM_MASK 0x000F0000u
#define Mux_CapSense_Sns__7__HSIOM_SHIFT 16u
#define Mux_CapSense_Sns__7__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__7__INTR CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__7__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__7__INTSTAT CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__7__MASK 0x10u
#define Mux_CapSense_Sns__7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Mux_CapSense_Sns__7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Mux_CapSense_Sns__7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Mux_CapSense_Sns__7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Mux_CapSense_Sns__7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Mux_CapSense_Sns__7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Mux_CapSense_Sns__7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Mux_CapSense_Sns__7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Mux_CapSense_Sns__7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Mux_CapSense_Sns__7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Mux_CapSense_Sns__7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Mux_CapSense_Sns__7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Mux_CapSense_Sns__7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Mux_CapSense_Sns__7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Mux_CapSense_Sns__7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Mux_CapSense_Sns__7__PC CYREG_GPIO_PRT2_PC
#define Mux_CapSense_Sns__7__PC2 CYREG_GPIO_PRT2_PC2
#define Mux_CapSense_Sns__7__PORT 2u
#define Mux_CapSense_Sns__7__PS CYREG_GPIO_PRT2_PS
#define Mux_CapSense_Sns__7__SHIFT 4u
#define Mux_CapSense_Sns__MatrixButtons0_Col0__DR CYREG_GPIO_PRT2_DR
#define Mux_CapSense_Sns__MatrixButtons0_Col0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Mux_CapSense_Sns__MatrixButtons0_Col0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Mux_CapSense_Sns__MatrixButtons0_Col0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Mux_CapSense_Sns__MatrixButtons0_Col0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Col0__INTR CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Col0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Col0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Col0__MASK 0x20u
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PC CYREG_GPIO_PRT2_PC
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PC2 CYREG_GPIO_PRT2_PC2
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PORT 2u
#define Mux_CapSense_Sns__MatrixButtons0_Col0__PS CYREG_GPIO_PRT2_PS
#define Mux_CapSense_Sns__MatrixButtons0_Col0__SHIFT 5u
#define Mux_CapSense_Sns__MatrixButtons0_Col1__DR CYREG_GPIO_PRT6_DR
#define Mux_CapSense_Sns__MatrixButtons0_Col1__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Mux_CapSense_Sns__MatrixButtons0_Col1__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Mux_CapSense_Sns__MatrixButtons0_Col1__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Mux_CapSense_Sns__MatrixButtons0_Col1__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Col1__INTR CYREG_GPIO_PRT6_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Col1__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Col1__INTSTAT CYREG_GPIO_PRT6_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Col1__MASK 0x02u
#define Mux_CapSense_Sns__MatrixButtons0_Col1__PC CYREG_GPIO_PRT6_PC
#define Mux_CapSense_Sns__MatrixButtons0_Col1__PC2 CYREG_GPIO_PRT6_PC2
#define Mux_CapSense_Sns__MatrixButtons0_Col1__PORT 6u
#define Mux_CapSense_Sns__MatrixButtons0_Col1__PS CYREG_GPIO_PRT6_PS
#define Mux_CapSense_Sns__MatrixButtons0_Col1__SHIFT 1u
#define Mux_CapSense_Sns__MatrixButtons0_Col2__DR CYREG_GPIO_PRT1_DR
#define Mux_CapSense_Sns__MatrixButtons0_Col2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Mux_CapSense_Sns__MatrixButtons0_Col2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Mux_CapSense_Sns__MatrixButtons0_Col2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Mux_CapSense_Sns__MatrixButtons0_Col2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Col2__INTR CYREG_GPIO_PRT1_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Col2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Col2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Col2__MASK 0x10u
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PC CYREG_GPIO_PRT1_PC
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PC2 CYREG_GPIO_PRT1_PC2
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PORT 1u
#define Mux_CapSense_Sns__MatrixButtons0_Col2__PS CYREG_GPIO_PRT1_PS
#define Mux_CapSense_Sns__MatrixButtons0_Col2__SHIFT 4u
#define Mux_CapSense_Sns__MatrixButtons0_Col3__DR CYREG_GPIO_PRT2_DR
#define Mux_CapSense_Sns__MatrixButtons0_Col3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Mux_CapSense_Sns__MatrixButtons0_Col3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Mux_CapSense_Sns__MatrixButtons0_Col3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Mux_CapSense_Sns__MatrixButtons0_Col3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Col3__INTR CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Col3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Col3__INTSTAT CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Col3__MASK 0x80u
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PC CYREG_GPIO_PRT2_PC
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PC2 CYREG_GPIO_PRT2_PC2
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PORT 2u
#define Mux_CapSense_Sns__MatrixButtons0_Col3__PS CYREG_GPIO_PRT2_PS
#define Mux_CapSense_Sns__MatrixButtons0_Col3__SHIFT 7u
#define Mux_CapSense_Sns__MatrixButtons0_Row0__DR CYREG_GPIO_PRT3_DR
#define Mux_CapSense_Sns__MatrixButtons0_Row0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Mux_CapSense_Sns__MatrixButtons0_Row0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Mux_CapSense_Sns__MatrixButtons0_Row0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Mux_CapSense_Sns__MatrixButtons0_Row0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Row0__INTR CYREG_GPIO_PRT3_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Row0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Row0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Row0__MASK 0x20u
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PC CYREG_GPIO_PRT3_PC
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PC2 CYREG_GPIO_PRT3_PC2
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PORT 3u
#define Mux_CapSense_Sns__MatrixButtons0_Row0__PS CYREG_GPIO_PRT3_PS
#define Mux_CapSense_Sns__MatrixButtons0_Row0__SHIFT 5u
#define Mux_CapSense_Sns__MatrixButtons0_Row1__DR CYREG_GPIO_PRT1_DR
#define Mux_CapSense_Sns__MatrixButtons0_Row1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Mux_CapSense_Sns__MatrixButtons0_Row1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Mux_CapSense_Sns__MatrixButtons0_Row1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Mux_CapSense_Sns__MatrixButtons0_Row1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Row1__INTR CYREG_GPIO_PRT1_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Row1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Row1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Row1__MASK 0x20u
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PC CYREG_GPIO_PRT1_PC
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PC2 CYREG_GPIO_PRT1_PC2
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PORT 1u
#define Mux_CapSense_Sns__MatrixButtons0_Row1__PS CYREG_GPIO_PRT1_PS
#define Mux_CapSense_Sns__MatrixButtons0_Row1__SHIFT 5u
#define Mux_CapSense_Sns__MatrixButtons0_Row2__DR CYREG_GPIO_PRT6_DR
#define Mux_CapSense_Sns__MatrixButtons0_Row2__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Mux_CapSense_Sns__MatrixButtons0_Row2__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Mux_CapSense_Sns__MatrixButtons0_Row2__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Mux_CapSense_Sns__MatrixButtons0_Row2__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Row2__INTR CYREG_GPIO_PRT6_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Row2__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Row2__INTSTAT CYREG_GPIO_PRT6_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Row2__MASK 0x01u
#define Mux_CapSense_Sns__MatrixButtons0_Row2__PC CYREG_GPIO_PRT6_PC
#define Mux_CapSense_Sns__MatrixButtons0_Row2__PC2 CYREG_GPIO_PRT6_PC2
#define Mux_CapSense_Sns__MatrixButtons0_Row2__PORT 6u
#define Mux_CapSense_Sns__MatrixButtons0_Row2__PS CYREG_GPIO_PRT6_PS
#define Mux_CapSense_Sns__MatrixButtons0_Row2__SHIFT 0u
#define Mux_CapSense_Sns__MatrixButtons0_Row3__DR CYREG_GPIO_PRT2_DR
#define Mux_CapSense_Sns__MatrixButtons0_Row3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Mux_CapSense_Sns__MatrixButtons0_Row3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Mux_CapSense_Sns__MatrixButtons0_Row3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Mux_CapSense_Sns__MatrixButtons0_Row3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Row3__INTR CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Row3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Mux_CapSense_Sns__MatrixButtons0_Row3__INTSTAT CYREG_GPIO_PRT2_INTR
#define Mux_CapSense_Sns__MatrixButtons0_Row3__MASK 0x10u
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PC CYREG_GPIO_PRT2_PC
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PC2 CYREG_GPIO_PRT2_PC2
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PORT 2u
#define Mux_CapSense_Sns__MatrixButtons0_Row3__PS CYREG_GPIO_PRT2_PS
#define Mux_CapSense_Sns__MatrixButtons0_Row3__SHIFT 4u
#define Mux_CapSense_SnsClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define Mux_CapSense_SnsClk__DIV_ID 0x00000041u
#define Mux_CapSense_SnsClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Mux_CapSense_SnsClk__PA_DIV_ID 0x000000FFu

/* Counter_micros */
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1
#define Counter_micros_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_UDB_W8_A00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_UDB_W8_A10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_UDB_W8_D00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_UDB_W8_D10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_UDB_W8_F00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_UDB_W8_F10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_UDB_W8_A01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_UDB_W8_A11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_UDB_W8_D01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_UDB_W8_D11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_UDB_W8_F01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_UDB_W8_F11
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_UDB_W16_A02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_UDB_W16_A12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_UDB_W16_D02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_UDB_W16_D12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_UDB_W16_F02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_UDB_W16_F12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_UDB_CAT16_A2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_UDB_W8_A02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_UDB_W8_A12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_UDB_CAT16_D2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_UDB_W8_D02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_UDB_W8_D12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_UDB_CAT16_F2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_UDB_W8_F02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_UDB_W8_F12
#define Counter_micros_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_UDB_CAT16_A3
#define Counter_micros_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_UDB_W8_A03
#define Counter_micros_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_UDB_W8_A13
#define Counter_micros_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_UDB_CAT16_D3
#define Counter_micros_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_UDB_W8_D03
#define Counter_micros_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_UDB_W8_D13
#define Counter_micros_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Counter_micros_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_UDB_CAT16_F3
#define Counter_micros_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_UDB_W8_F03
#define Counter_micros_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_UDB_W8_F13
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK0
#define Counter_micros_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_micros_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_micros_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_micros_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_micros_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_micros_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST3

/* Miscellaneous */
#define CY_PROJECT_NAME "PSoC CapSense_HexTouch"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x11E611A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
