1. ARCHITECTURE:

![image](https://github.com/user-attachments/assets/360a52ec-634b-42ce-81b9-519971fb674a)

![image](https://github.com/user-attachments/assets/e9c78447-7124-44ab-8fb6-0f2514b53b12)

2. FEATURES:

a) Directed-mapped cache

![image](https://github.com/user-attachments/assets/208657da-daa2-4b0d-940a-a6cc95aa44a3)

b) Forwarding unit to sovle data hazard

c) 2-bit saturated branch predictor to solve control hazard

3. TESTINGS:
   
a)tb_inst
![image](https://github.com/user-attachments/assets/c43baf90-3811-4358-80ec-e41ec8ec90d9)

b) tb_forloop
![image](https://github.com/user-attachments/assets/5b488add-b1ee-496c-8d33-c97cfc641e58)

c) tb_sort
![image](https://github.com/user-attachments/assets/5059e3e8-2acb-4061-92fd-06ce2b7070bd)
