Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:38:41
gem5 executing on mnemosyne.ecn.purdue.edu, pid 15329
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/raytrace/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485287e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48528bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485298ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4852a1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4852aaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485233ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48523cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485246ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48524fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485257ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485261ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485269ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851f2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851fbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485204ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48520eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485217ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485220ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485228ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851b3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851bbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851c5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851cdef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851d7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851e0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851e9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485172ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48517aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485184ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48518def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485197ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851a0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4851aaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485132ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48513aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485144ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48514cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485156ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48515eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485168ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485170ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850faef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485102ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48510def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485117ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48511fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485129ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485131ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850bcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850c4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850ceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850d6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850dfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850f1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48507bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485084ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48508eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485096ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff48509fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850a7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff4850b0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485039ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff485042ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff48504bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff485053668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff48505d0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff48505db38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff4850655c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff48506f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff48506fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484ff7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484ff7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fff9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff485009470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff485009eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff485011940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff48501b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff48501be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff485024898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff48502c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff48502cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fb67f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fbf278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fbfcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fc9748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fd21d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fd2c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fda6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fe4128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fe4b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fec5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f75080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f75ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f7f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f7ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f87a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f914a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f91ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f9a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fa1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fa1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484fab8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f34358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f34da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f3d828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f482b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f48cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f4f780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f59208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f59c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f616d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f6a160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f6aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484ef3630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484efb0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484efbb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f03588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f03fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f0ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f164e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f16f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f209b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f2a438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484f2ae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484eb2908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484ebb390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff484ebbdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ec3748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ec3978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ec3ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ec3dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ecf048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ecf278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ecf4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ecf6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ecf908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ecfb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ecfd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ecff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ed9208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ed9438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ed9668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ed9898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ed9ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ed9cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ed9f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ee5198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ee53c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ee55f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ee5828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ee5a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ee5c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ee5eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ef1128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ef1358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ef1588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ef17b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ef19e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff484ef1c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7ff484e555f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7ff484e55c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_raytrace
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace/cpt.654040285469000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace/cpt.654040285469000
Real time: 195.94s
Total real time: 195.94s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/raytrace/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040285469000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040286073811.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 654040286073811 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  654.040286073811  simulated seconds
Real time: 0.70s
Total real time: 196.64s
Dumping and resetting stats...
Switched CPUS @ tick 654040286073811
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040286074600.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 654040291935555 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  654.040291935555  simulated seconds
Real time: 3.23s
Total real time: 206.19s
Dumping and resetting stats...
Done with simulation! Completely exiting...
