module AluBMux(AluSrcB, B, SignE, SL2, mux_out);
input logic [1:0] AluSrcB;
input logic [31:0] B, SignE, SL2;
output logic [31:0] mux_out;


always @ (AluSrcB) begin
case(AluSrcB)
2'd0:mux_out <= B;
2'd1:mux_out <= 32'd4;
2'd2:mux_out <= SignE;
2'd3:mux_out <= SL2;
endcase
end
endmodule
