m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/19.1
vadder
Z0 !s110 1615202353
!i10b 1
!s100 lD7bE^=gFaaK9QJ[9^BG^2
II1>1YUH<6:4:7L3[d6CQV2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Paul/github/verilog/Lab_Modelsim/half_adder
w1458126544
8C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder.v
FC:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1615202353.000000
!s107 C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vadder_tb
R0
!i10b 1
!s100 F5j0m;L]0Og46L5i2AgMO1
IDJITUfUTc@T[S[AZbo1S=0
R1
R2
w1489038674
8C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder_tb.v
FC:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder_tb.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder_tb.v|
!i113 1
R5
R6
