INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray/Desktop/DigLogic/lab_5/proj/lab_5.sim/sim_1/synth/timing/xsim/mux2x1_sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray/Desktop/DigLogic/lab_5/comps/2x1mux_32/mux2x1_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_sim
