---
layout: default
title: LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
---

# LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models

<div class="paper-toolbar">
  <a href="https://arxiv.org/abs/2510.15899" class="toolbar-btn" target="_blank">ğŸ“„ arXiv: 2510.15899v1</a>
  <a href="https://arxiv.org/pdf/2510.15899.pdf" class="toolbar-btn" target="_blank">ğŸ“¥ PDF</a>
  <button class="toolbar-btn favorite-btn" data-arxiv-id="2510.15899v1" data-paper-url="__CURRENT_PAGE__" onclick="toggleFavorite(this, '2510.15899v1', 'LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models')" title="æ·»åŠ åˆ°æ”¶è—å¤¹">â˜† æ”¶è—</button>
  <button class="toolbar-btn" onclick="copyLinkToClipboard(this)">ğŸ”— åˆ†äº«</button>
</div>


**ä½œè€…**: Kiran Thorat, Jiahui Zhao, Yaotian Liu, Amit Hasan, Hongwu Peng, Xi Xie, Bin Lei, Caiwen Ding

**åˆ†ç±»**: cs.AR, cs.LG

**å‘å¸ƒæ—¥æœŸ**: 2025-09-10

---

## ğŸ’¡ ä¸€å¥è¯è¦ç‚¹

**VeriPPAï¼šåˆ©ç”¨å¤§è¯­è¨€æ¨¡å‹å®ç°åŠŸè€—ã€æ€§èƒ½å’Œé¢ç§¯ä¼˜åŒ–çš„Verilogä»£ç ç”Ÿæˆ**

ğŸ¯ **åŒ¹é…é¢†åŸŸ**: **æ”¯æŸ±ä¹ï¼šå…·èº«å¤§æ¨¡å‹ (Embodied Foundation Models)**

**å…³é”®è¯**: `å¤§è¯­è¨€æ¨¡å‹` `Verilogä»£ç ç”Ÿæˆ` `åŠŸè€—ä¼˜åŒ–` `æ€§èƒ½ä¼˜åŒ–` `é¢ç§¯ä¼˜åŒ–` `èŠ¯ç‰‡è®¾è®¡` `è‡ªåŠ¨åŒ–è®¾è®¡` `PPAä¼˜åŒ–`

## ğŸ“‹ æ ¸å¿ƒè¦ç‚¹

1. ç°æœ‰èŠ¯ç‰‡è®¾è®¡æ–¹æ³•åœ¨åŠŸè€—ã€æ€§èƒ½å’Œé¢ç§¯ï¼ˆPPAï¼‰ä¼˜åŒ–æ–¹é¢é¢ä¸´æŒ‘æˆ˜ï¼Œä¸”Verilogä»£ç ç”Ÿæˆè¿‡ç¨‹æ•ˆç‡è¾ƒä½ã€‚
2. VeriPPAæ¡†æ¶åˆ©ç”¨LLMï¼Œé€šè¿‡ä¸¤é˜¶æ®µä¼˜åŒ–æµç¨‹ï¼Œæå‡Verilogä»£ç çš„è¯­æ³•å’ŒåŠŸèƒ½æ­£ç¡®æ€§ï¼Œå¹¶æ»¡è¶³PPAçº¦æŸã€‚
3. å®éªŒç»“æœè¡¨æ˜ï¼ŒVeriPPAåœ¨è¯­æ³•å’ŒåŠŸèƒ½æ­£ç¡®æ€§æ–¹é¢å‡ä¼˜äºSOTAæ–¹æ³•ï¼Œå¹¶èƒ½æœ‰æ•ˆä¼˜åŒ–èŠ¯ç‰‡è®¾è®¡çš„PPAã€‚

## ğŸ“ æ‘˜è¦ï¼ˆä¸­æ–‡ï¼‰

æœ¬æ–‡ä»‹ç»äº†ä¸€ç§åä¸ºVeriPPAçš„æ–°æ¡†æ¶ï¼Œè¯¥æ¡†æ¶åˆ©ç”¨å¤§å‹è¯­è¨€æ¨¡å‹ï¼ˆLLMï¼‰ä¼˜åŒ–åŠŸè€—ã€æ€§èƒ½å’Œé¢ç§¯ï¼ˆPPAï¼‰ï¼Œå¹¶ç”Ÿæˆç²¾ç¡®çš„Verilogä»£ç ç”¨äºç”µè·¯è®¾è®¡ã€‚VeriPPAé‡‡ç”¨ä¸¤é˜¶æ®µæµç¨‹ï¼šç¬¬ä¸€é˜¶æ®µä¾§é‡äºæé«˜ç”Ÿæˆçš„Verilogä»£ç çš„åŠŸèƒ½å’Œè¯­æ³•æ­£ç¡®æ€§ï¼›ç¬¬äºŒé˜¶æ®µä¸“æ³¨äºä¼˜åŒ–Verilogä»£ç ï¼Œä»¥æ»¡è¶³ç”µè·¯è®¾è®¡çš„PPAçº¦æŸã€‚åœ¨RTLLMæ•°æ®é›†ä¸Šï¼ŒVeriPPAåœ¨ä»£ç ç”Ÿæˆæ–¹é¢å®ç°äº†81.37%çš„è¯­æ³•æ­£ç¡®ç‡å’Œ62.06%çš„åŠŸèƒ½æ­£ç¡®ç‡ï¼Œä¼˜äºå½“å‰æœ€å…ˆè¿›çš„æ–¹æ³•ã€‚åœ¨VerilogEvalæ•°æ®é›†ä¸Šï¼ŒVeriPPAå®ç°äº†99.56%çš„è¯­æ³•æ­£ç¡®ç‡å’Œ43.79%çš„åŠŸèƒ½æ­£ç¡®ç‡ï¼Œä¹Ÿè¶…è¿‡äº†SOTAï¼ˆè¯­æ³•æ­£ç¡®ç‡92.11%ï¼ŒåŠŸèƒ½æ­£ç¡®ç‡33.57%ï¼‰ã€‚æ­¤å¤–ï¼Œè¯¥æ¡†æ¶è¿˜èƒ½å¤Ÿä¼˜åŒ–è®¾è®¡çš„PPAã€‚è¿™äº›ç»“æœçªæ˜¾äº†LLMåœ¨å¤„ç†å¤æ‚æŠ€æœ¯é¢†åŸŸçš„æ½œåŠ›ï¼Œå¹¶è¡¨æ˜èŠ¯ç‰‡è®¾è®¡è‡ªåŠ¨åŒ–æ–¹é¢å–å¾—äº†ä»¤äººé¼“èˆçš„è¿›å±•ã€‚

## ğŸ”¬ æ–¹æ³•è¯¦è§£

**é—®é¢˜å®šä¹‰**ï¼šè®ºæ–‡æ—¨åœ¨è§£å†³åˆ©ç”¨å¤§è¯­è¨€æ¨¡å‹è‡ªåŠ¨ç”Ÿæˆé«˜è´¨é‡ã€æ»¡è¶³åŠŸè€—ã€æ€§èƒ½å’Œé¢ç§¯ï¼ˆPPAï¼‰çº¦æŸçš„Verilogä»£ç çš„é—®é¢˜ã€‚ç°æœ‰æ–¹æ³•åœ¨ç”ŸæˆVerilogä»£ç æ—¶ï¼Œå¾€å¾€å­˜åœ¨è¯­æ³•é”™è¯¯ã€åŠŸèƒ½ä¸æ­£ç¡®ä»¥åŠPPAä¼˜åŒ–ä¸è¶³ç­‰é—®é¢˜ï¼Œå¯¼è‡´è®¾è®¡å‘¨æœŸé•¿ã€æˆæœ¬é«˜ã€‚

**æ ¸å¿ƒæ€è·¯**ï¼šè®ºæ–‡çš„æ ¸å¿ƒæ€è·¯æ˜¯åˆ©ç”¨å¤§è¯­è¨€æ¨¡å‹å¼ºå¤§çš„ä»£ç ç”Ÿæˆèƒ½åŠ›ï¼Œç»“åˆä¸¤é˜¶æ®µä¼˜åŒ–ç­–ç•¥ï¼Œé¦–å…ˆä¿è¯Verilogä»£ç çš„è¯­æ³•å’ŒåŠŸèƒ½æ­£ç¡®æ€§ï¼Œç„¶åé’ˆå¯¹PPAçº¦æŸè¿›è¡Œä¼˜åŒ–ã€‚é€šè¿‡è¿™ç§æ–¹å¼ï¼Œå¯ä»¥æ˜¾è‘—æé«˜Verilogä»£ç ç”Ÿæˆçš„è´¨é‡å’Œæ•ˆç‡ï¼Œå¹¶æ»¡è¶³èŠ¯ç‰‡è®¾è®¡çš„æ€§èƒ½è¦æ±‚ã€‚

**æŠ€æœ¯æ¡†æ¶**ï¼šVeriPPAæ¡†æ¶åŒ…å«ä¸¤ä¸ªä¸»è¦é˜¶æ®µï¼šç¬¬ä¸€é˜¶æ®µæ˜¯ä»£ç ç”Ÿæˆå’Œè¯­æ³•/åŠŸèƒ½æ­£ç¡®æ€§ä¼˜åŒ–é˜¶æ®µï¼Œåˆ©ç”¨LLMç”Ÿæˆåˆå§‹Verilogä»£ç ï¼Œå¹¶é€šè¿‡éªŒè¯å’Œä¿®æ­£æœºåˆ¶æé«˜ä»£ç çš„æ­£ç¡®æ€§ã€‚ç¬¬äºŒé˜¶æ®µæ˜¯PPAä¼˜åŒ–é˜¶æ®µï¼Œé’ˆå¯¹ç”Ÿæˆçš„Verilogä»£ç ï¼Œåˆ©ç”¨LLMè¿›è¡Œä¼˜åŒ–ï¼Œä»¥æ»¡è¶³åŠŸè€—ã€æ€§èƒ½å’Œé¢ç§¯çš„çº¦æŸã€‚æ•´ä¸ªæµç¨‹é€šè¿‡è¿­ä»£ä¼˜åŒ–ï¼Œæœ€ç»ˆç”Ÿæˆé«˜è´¨é‡çš„Verilogä»£ç ã€‚

**å…³é”®åˆ›æ–°**ï¼šVeriPPAçš„å…³é”®åˆ›æ–°åœ¨äºå…¶ä¸¤é˜¶æ®µä¼˜åŒ–ç­–ç•¥ï¼Œå°†ä»£ç æ­£ç¡®æ€§ä¼˜åŒ–å’ŒPPAä¼˜åŒ–è§£è€¦ï¼Œä½¿å¾—LLMèƒ½å¤Ÿæ›´æœ‰æ•ˆåœ°å¤„ç†è¿™ä¸¤ä¸ªä»»åŠ¡ã€‚æ­¤å¤–ï¼Œè¯¥æ¡†æ¶è¿˜å¼•å…¥äº†éªŒè¯å’Œä¿®æ­£æœºåˆ¶ï¼Œè¿›ä¸€æ­¥æé«˜äº†ä»£ç çš„æ­£ç¡®æ€§ã€‚

**å…³é”®è®¾è®¡**ï¼šè®ºæ–‡ä¸­æ²¡æœ‰è¯¦ç»†æè¿°å…·ä½“çš„å‚æ•°è®¾ç½®ã€æŸå¤±å‡½æ•°æˆ–ç½‘ç»œç»“æ„ç­‰æŠ€æœ¯ç»†èŠ‚ã€‚ä½†æ˜¯ï¼Œä¸¤é˜¶æ®µçš„ä¼˜åŒ–ç­–ç•¥æ˜¯å…³é”®è®¾è®¡ï¼Œç¬¬ä¸€é˜¶æ®µä¿è¯ä»£ç çš„æ­£ç¡®æ€§ï¼Œç¬¬äºŒé˜¶æ®µä¼˜åŒ–PPAï¼Œä¸¤ä¸ªé˜¶æ®µç›¸äº’é…åˆï¼Œæœ€ç»ˆç”Ÿæˆé«˜è´¨é‡çš„Verilogä»£ç ã€‚

## ğŸ“Š å®éªŒäº®ç‚¹

VeriPPAåœ¨RTLLMæ•°æ®é›†ä¸Šå®ç°äº†81.37%çš„è¯­æ³•æ­£ç¡®ç‡å’Œ62.06%çš„åŠŸèƒ½æ­£ç¡®ç‡ï¼Œåœ¨VerilogEvalæ•°æ®é›†ä¸Šå®ç°äº†99.56%çš„è¯­æ³•æ­£ç¡®ç‡å’Œ43.79%çš„åŠŸèƒ½æ­£ç¡®ç‡ï¼Œå‡ä¼˜äºSOTAæ–¹æ³•ã€‚å°¤å…¶åœ¨VerilogEvalæ•°æ®é›†ä¸Šï¼Œè¯­æ³•æ­£ç¡®ç‡ä»92.11%æå‡åˆ°99.56%ï¼ŒåŠŸèƒ½æ­£ç¡®ç‡ä»33.57%æå‡åˆ°43.79%ã€‚

## ğŸ¯ åº”ç”¨åœºæ™¯

VeriPPAæ¡†æ¶å¯åº”ç”¨äºèŠ¯ç‰‡è®¾è®¡çš„è‡ªåŠ¨åŒ–æµç¨‹ä¸­ï¼ŒåŠ é€ŸVerilogä»£ç çš„ç”Ÿæˆå’Œä¼˜åŒ–ï¼Œé™ä½è®¾è®¡æˆæœ¬ï¼Œç¼©çŸ­è®¾è®¡å‘¨æœŸã€‚è¯¥ç ”ç©¶æˆæœå¯¹äºæ¨åŠ¨èŠ¯ç‰‡è®¾è®¡é¢†åŸŸçš„æ™ºèƒ½åŒ–å‘å±•å…·æœ‰é‡è¦æ„ä¹‰ï¼Œå¹¶æœ‰æœ›åœ¨æœªæ¥çš„é›†æˆç”µè·¯è®¾è®¡ä¸­å¾—åˆ°å¹¿æ³›åº”ç”¨ã€‚

## ğŸ“„ æ‘˜è¦ï¼ˆåŸæ–‡ï¼‰

> Large Language Models (LLMs) are gaining prominence in various fields, thanks to their ability to generate high- quality content from human instructions. This paper delves into the field of chip design using LLMs, specifically in Power- Performance-Area (PPA) optimization and the generation of accurate Verilog codes for circuit designs. We introduce a novel framework VeriPPA designed to optimize PPA and generate Verilog code using LLMs. Our method includes a two-stage process where the first stage focuses on improving the functional and syntactic correctness of the generated Verilog codes, while the second stage focuses on optimizing the Verilog codes to meet PPA constraints of circuit designs, a crucial element of chip design. Our framework achieves an 81.37% success rate in syntactic correctness and 62.06% in functional correctness for code genera- tion, outperforming current state-of-the-art (SOTA) methods. On the RTLLM dataset. On the VerilogEval dataset, our framework achieves 99.56% syntactic correctness and 43.79% functional correctness, also surpassing SOTA, which stands at 92.11% for syntactic correctness and 33.57% for functional correctness. Furthermore, Our framework able to optimize the PPA of the designs. These results highlight the potential of LLMs in handling complex technical areas and indicate an encouraging development in the automation of chip design processes.

