###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:15:35 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                 15.804
= Slack Time                    3.588
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.050 |       |   0.000 |    3.588 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |    3.588 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.263 | 0.589 |   0.589 |    4.178 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.758 | 0.499 |   1.088 |    4.676 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.309 |    4.898 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   1.470 |    5.058 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.148 | 0.182 |   1.652 |    5.241 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.107 | 0.170 |   1.823 |    5.411 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   1.900 |    5.489 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.109 | 0.064 |   1.964 |    5.553 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.184 | 0.143 |   2.107 |    5.696 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.466 |   2.573 |    6.162 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   2.772 |    6.361 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.013 |    6.601 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   3.518 |    7.106 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   3.775 |    7.364 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   3.873 |    7.462 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.034 |    7.623 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.288 |    7.877 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   4.752 |    8.341 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.094 |    8.682 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   5.427 |    9.016 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   5.509 |    9.097 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   5.717 |    9.306 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   5.972 |    9.560 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   6.439 |   10.028 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   6.786 |   10.374 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   7.127 |   10.716 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   7.455 |   11.043 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   7.578 |   11.166 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   7.797 |   11.385 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.245 |   8.042 |   11.630 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   8.501 |   12.089 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |   8.843 |   12.431 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   9.184 |   12.773 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |   9.503 |   13.091 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.204 | 0.268 |   9.771 |   13.360 | 
     | U12_ALU/div_29/U78                       | S0 v -> Y ^  | MXI2X1M     | 0.244 | 0.151 |   9.922 |   13.511 | 
     | U12_ALU/div_29/U79                       | A ^ -> Y v   | CLKINVX2M   | 0.127 | 0.134 |  10.056 |   13.645 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_1 | CI v -> CO v | ADDFX2M     | 0.128 | 0.333 |  10.389 |   13.978 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M     | 0.125 | 0.329 |  10.718 |   14.306 | 
     | U12_ALU/div_29/U65                       | A v -> Y ^   | CLKINVX2M   | 0.097 | 0.092 |  10.810 |   14.398 | 
     | U12_ALU/div_29/U69                       | A ^ -> Y v   | CLKINVX2M   | 0.087 | 0.084 |  10.894 |   14.482 | 
     | U12_ALU/div_29/U87                       | A v -> Y ^   | CLKNAND2X2M | 0.147 | 0.072 |  10.966 |   14.555 | 
     | U12_ALU/div_29/U89                       | B ^ -> Y v   | NAND3X2M    | 0.109 | 0.111 |  11.077 |   14.665 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M     | 0.130 | 0.332 |  11.409 |   14.997 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M     | 0.134 | 0.344 |  11.753 |   15.341 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M     | 0.128 | 0.336 |  12.089 |   15.678 | 
     | U12_ALU/div_29/U23                       | A v -> Y v   | AND2X2M     | 0.058 | 0.160 |  12.250 |   15.838 | 
     | U12_ALU/div_29/U19                       | A v -> Y ^   | CLKINVX2M   | 0.093 | 0.073 |  12.323 |   15.911 | 
     | U12_ALU/div_29/U20                       | A ^ -> Y v   | CLKINVX2M   | 0.369 | 0.247 |  12.570 |   16.158 | 
     | U12_ALU/div_29/U97                       | S0 v -> Y v  | MXI2X1M     | 0.165 | 0.264 |  12.833 |   16.422 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_2 | A v -> CO v  | ADDFX2M     | 0.128 | 0.476 |  13.309 |   16.897 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M     | 0.130 | 0.337 |  13.646 |   17.234 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M     | 0.136 | 0.347 |  13.993 |   17.581 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M     | 0.128 | 0.337 |  14.329 |   17.918 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |  14.671 |   18.260 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M     | 0.137 | 0.349 |  15.020 |   18.609 | 
     | U12_ALU/U244                             | A v -> Y ^   | CLKINVX2M   | 0.080 | 0.082 |  15.102 |   18.691 | 
     | U12_ALU/U242                             | A0 ^ -> Y v  | OAI211X2M   | 0.132 | 0.120 |  15.222 |   18.811 | 
     | U12_ALU/U243                             | A v -> Y ^   | CLKINVX2M   | 0.077 | 0.080 |  15.302 |   18.891 | 
     | U12_ALU/U235                             | A ^ -> Y v   | CLKNAND2X2M | 0.100 | 0.087 |  15.389 |   18.978 | 
     | U12_ALU/U17                              | B1 v -> Y v  | AO22X1M     | 0.113 | 0.415 |  15.804 |   19.392 | 
     | U12_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M   | 0.113 | 0.000 |  15.804 |   19.392 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |   -3.588 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.588 | 
     | U12_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -3.588 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                 13.422
= Slack Time                    5.962
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.050 |       |   0.000 |    5.962 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.962 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.263 | 0.589 |   0.589 |    6.552 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.758 | 0.499 |   1.088 |    7.050 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.309 |    7.272 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   1.470 |    7.432 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.148 | 0.182 |   1.652 |    7.615 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.107 | 0.170 |   1.823 |    7.785 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   1.900 |    7.863 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.109 | 0.064 |   1.964 |    7.926 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.184 | 0.143 |   2.107 |    8.070 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.466 |   2.573 |    8.536 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   2.772 |    8.735 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.013 |    8.975 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   3.518 |    9.480 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   3.775 |    9.738 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   3.873 |    9.835 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.034 |    9.997 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.288 |   10.251 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   4.752 |   10.714 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.094 |   11.056 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   5.427 |   11.390 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   5.509 |   11.471 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   5.717 |   11.680 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   5.972 |   11.934 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   6.439 |   12.401 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   6.786 |   12.748 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   7.127 |   13.090 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   7.455 |   13.417 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   7.578 |   13.540 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   7.797 |   13.759 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.245 |   8.042 |   14.004 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   8.501 |   14.463 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |   8.843 |   14.805 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   9.184 |   15.146 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |   9.503 |   15.465 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.204 | 0.268 |   9.771 |   15.733 | 
     | U12_ALU/div_29/U78                       | S0 v -> Y ^  | MXI2X1M     | 0.244 | 0.151 |   9.922 |   15.885 | 
     | U12_ALU/div_29/U79                       | A ^ -> Y v   | CLKINVX2M   | 0.127 | 0.134 |  10.056 |   16.018 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_1 | CI v -> CO v | ADDFX2M     | 0.128 | 0.333 |  10.389 |   16.352 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M     | 0.125 | 0.329 |  10.718 |   16.680 | 
     | U12_ALU/div_29/U65                       | A v -> Y ^   | CLKINVX2M   | 0.097 | 0.092 |  10.810 |   16.772 | 
     | U12_ALU/div_29/U69                       | A ^ -> Y v   | CLKINVX2M   | 0.087 | 0.084 |  10.894 |   16.856 | 
     | U12_ALU/div_29/U87                       | A v -> Y ^   | CLKNAND2X2M | 0.147 | 0.072 |  10.966 |   16.929 | 
     | U12_ALU/div_29/U89                       | B ^ -> Y v   | NAND3X2M    | 0.109 | 0.111 |  11.077 |   17.039 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M     | 0.130 | 0.332 |  11.409 |   17.371 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M     | 0.134 | 0.344 |  11.753 |   17.715 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M     | 0.128 | 0.336 |  12.089 |   18.052 | 
     | U12_ALU/div_29/U23                       | A v -> Y v   | AND2X2M     | 0.058 | 0.160 |  12.250 |   18.212 | 
     | U12_ALU/div_29/U19                       | A v -> Y ^   | CLKINVX2M   | 0.093 | 0.073 |  12.323 |   18.285 | 
     | U12_ALU/div_29/U20                       | A ^ -> Y v   | CLKINVX2M   | 0.369 | 0.247 |  12.570 |   18.532 | 
     | U12_ALU/U193                             | A0N v -> Y v | OAI2BB1XLM  | 0.224 | 0.360 |  12.930 |   18.892 | 
     | U12_ALU/U136                             | B v -> Y ^   | NOR4BX1M    | 0.504 | 0.364 |  13.294 |   19.256 | 
     | U12_ALU/U16                              | B0 ^ -> Y v  | OAI2BB2X1M  | 0.152 | 0.128 |  13.422 |   19.384 | 
     | U12_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M   | 0.152 | 0.000 |  13.422 |   19.384 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |   -5.962 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -5.962 | 
     | U12_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.962 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                 10.668
= Slack Time                    8.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.050 |       |   0.000 |    8.712 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |    8.712 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.263 | 0.589 |   0.589 |    9.301 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.758 | 0.499 |   1.088 |    9.800 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.309 |   10.022 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   1.470 |   10.182 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.148 | 0.182 |   1.652 |   10.364 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.107 | 0.170 |   1.823 |   10.535 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   1.900 |   10.612 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.109 | 0.064 |   1.964 |   10.676 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.184 | 0.143 |   2.107 |   10.820 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.466 |   2.573 |   11.285 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   2.772 |   11.484 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.013 |   11.725 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   3.518 |   12.230 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   3.775 |   12.488 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   3.873 |   12.585 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.034 |   12.747 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.288 |   13.001 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   4.752 |   13.464 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.094 |   13.806 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   5.427 |   14.140 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   5.509 |   14.221 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   5.717 |   14.430 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   5.972 |   14.684 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   6.439 |   15.151 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   6.786 |   15.498 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   7.127 |   15.839 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   7.455 |   16.167 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   7.578 |   16.290 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   7.797 |   16.509 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.245 |   8.042 |   16.754 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   8.501 |   17.213 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |   8.843 |   17.555 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   9.184 |   17.896 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |   9.503 |   18.215 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.204 | 0.268 |   9.771 |   18.483 | 
     | U12_ALU/U27                              | B0 v -> Y ^  | AOI222X1M   | 0.485 | 0.391 |  10.162 |   18.874 | 
     | U12_ALU/U141                             | D ^ -> Y ^   | AND4XLM     | 0.228 | 0.386 |  10.548 |   19.260 | 
     | U12_ALU/U15                              | B0 ^ -> Y v  | OAI2BB2X1M  | 0.172 | 0.120 |  10.668 |   19.380 | 
     | U12_ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M   | 0.172 | 0.000 |  10.668 |   19.380 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |   -8.712 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.712 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -8.712 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.385
- Arrival Time                  8.709
= Slack Time                   10.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   10.675 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   10.675 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.263 | 0.589 |   0.589 |   11.264 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.758 | 0.499 |   1.088 |   11.763 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.309 |   11.985 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   1.470 |   12.145 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.148 | 0.182 |   1.652 |   12.327 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.107 | 0.170 |   1.823 |   12.498 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   1.900 |   12.575 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.109 | 0.064 |   1.964 |   12.639 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.184 | 0.143 |   2.107 |   12.783 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.466 |   2.573 |   13.248 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   2.772 |   13.447 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.013 |   13.688 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   3.518 |   14.193 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   3.775 |   14.451 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   3.873 |   14.548 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.034 |   14.710 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.288 |   14.964 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   4.752 |   15.427 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.094 |   15.769 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   5.427 |   16.103 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   5.509 |   16.184 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   5.717 |   16.393 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   5.972 |   16.647 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   6.439 |   17.114 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   6.786 |   17.461 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   7.127 |   17.802 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   7.455 |   18.130 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   7.578 |   18.253 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   7.797 |   18.472 | 
     | U12_ALU/U25                              | B0 v -> Y ^  | AOI222X1M   | 0.520 | 0.426 |   8.223 |   18.898 | 
     | U12_ALU/U149                             | D ^ -> Y ^   | AND4XLM     | 0.222 | 0.383 |   8.605 |   19.281 | 
     | U12_ALU/U148                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.149 | 0.104 |   8.709 |   19.385 | 
     | U12_ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M   | 0.149 | 0.000 |   8.709 |   19.385 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -10.675 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -10.675 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -10.675 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  7.801
= Slack Time                   11.592
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.050 |       |   0.000 |   11.592 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   11.592 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.517 | 0.809 |   0.809 |   12.400 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.422 | 0.392 |   1.201 |   12.792 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.217 |   1.417 |   13.009 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   1.583 |   13.175 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.137 |   13.729 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   2.696 |   14.287 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.251 |   14.843 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   3.805 |   15.397 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   4.366 |   15.958 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   4.957 |   16.548 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.280 |   16.872 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.361 |   16.952 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   5.755 |   17.347 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.225 |   5.980 |   17.572 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.152 | 0.415 |   6.395 |   17.987 | 
     | U12_ALU/mult_24/FS_1/U2          | A1 v -> Y ^  | OAI21BX1M  | 0.374 | 0.278 |   6.673 |   18.265 | 
     | U12_ALU/mult_24/FS_1/U24         | A1 ^ -> Y v  | OAI21X1M   | 0.108 | 0.132 |   6.805 |   18.397 | 
     | U12_ALU/mult_24/FS_1/U4          | B0 v -> Y ^  | OAI2BB1XLM | 0.125 | 0.106 |   6.911 |   18.503 | 
     | U12_ALU/mult_24/FS_1/U11         | B ^ -> Y v   | CLKXOR2X2M | 0.099 | 0.313 |   7.224 |   18.815 | 
     | U12_ALU/U145                     | B0 v -> Y ^  | AOI221XLM  | 0.678 | 0.506 |   7.730 |   19.321 | 
     | U12_ALU/U144                     | A ^ -> Y v   | INVX2M     | 0.110 | 0.072 |   7.801 |   19.393 | 
     | U12_ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.110 | 0.000 |   7.801 |   19.393 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -11.592 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -11.592 | 
     | U12_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -11.592 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  7.523
= Slack Time                   11.870
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.050 |       |   0.000 |   11.870 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   11.870 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.517 | 0.809 |   0.809 |   12.678 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.422 | 0.392 |   1.201 |   13.070 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.217 |   1.417 |   13.287 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   1.583 |   13.453 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.137 |   14.007 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   2.696 |   14.566 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.251 |   15.121 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   3.805 |   15.675 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   4.366 |   16.236 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   4.956 |   16.826 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.280 |   17.150 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.361 |   17.231 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   5.755 |   17.625 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.225 |   5.980 |   17.850 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.152 | 0.415 |   6.395 |   18.265 | 
     | U12_ALU/mult_24/FS_1/U2          | A1 v -> Y ^  | OAI21BX1M  | 0.374 | 0.278 |   6.673 |   18.543 | 
     | U12_ALU/mult_24/FS_1/U25         | C ^ -> Y v   | XOR3XLM    | 0.155 | 0.256 |   6.929 |   18.799 | 
     | U12_ALU/U153                     | B0 v -> Y ^  | AOI221XLM  | 0.683 | 0.522 |   7.450 |   19.320 | 
     | U12_ALU/U152                     | A ^ -> Y v   | INVX2M     | 0.111 | 0.072 |   7.523 |   19.393 | 
     | U12_ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.111 | 0.000 |   7.523 |   19.393 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -11.870 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -11.870 | 
     | U12_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -11.870 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  7.124
= Slack Time                   12.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.268 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.268 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.517 | 0.809 |   0.809 |   13.076 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.422 | 0.392 |   1.201 |   13.468 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.217 |   1.417 |   13.685 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   1.583 |   13.851 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.137 |   14.405 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   2.696 |   14.964 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.251 |   15.519 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   3.805 |   16.073 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   4.366 |   16.634 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   4.956 |   17.224 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.280 |   17.548 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.361 |   17.629 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   5.755 |   18.023 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.225 |   5.980 |   18.248 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.152 | 0.415 |   6.395 |   18.663 | 
     | U12_ALU/mult_24/FS_1/U26         | A v -> Y v   | XNOR2X1M   | 0.113 | 0.158 |   6.553 |   18.820 | 
     | U12_ALU/U163                     | B0 v -> Y ^  | AOI221XLM  | 0.637 | 0.486 |   7.039 |   19.306 | 
     | U12_ALU/U162                     | A ^ -> Y v   | INVX2M     | 0.117 | 0.085 |   7.123 |   19.391 | 
     | U12_ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.117 | 0.000 |   7.124 |   19.391 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.268 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.268 | 
     | U12_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.268 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  6.753
= Slack Time                   12.641
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.641 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.641 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.517 | 0.809 |   0.809 |   13.450 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.422 | 0.392 |   1.201 |   13.842 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.217 |   1.417 |   14.058 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   1.583 |   14.224 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.137 |   14.778 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   2.696 |   15.337 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.251 |   15.892 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   3.805 |   16.446 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   4.366 |   17.008 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   4.956 |   17.598 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.280 |   17.921 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.361 |   18.002 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   5.755 |   18.396 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.225 |   5.980 |   18.621 | 
     | U12_ALU/mult_24/FS_1/U30         | B v -> Y v   | CLKXOR2X2M | 0.101 | 0.234 |   6.214 |   18.855 | 
     | U12_ALU/U161                     | B0 v -> Y ^  | AOI221XLM  | 0.609 | 0.468 |   6.682 |   19.323 | 
     | U12_ALU/U160                     | A ^ -> Y v   | INVX2M     | 0.104 | 0.071 |   6.753 |   19.394 | 
     | U12_ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.104 | 0.000 |   6.753 |   19.394 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.641 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.641 | 
     | U12_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.641 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  6.631
= Slack Time                   12.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   12.752 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   12.752 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.263 | 0.589 |   0.589 |   13.341 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.758 | 0.499 |   1.088 |   13.840 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.309 |   14.061 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   1.470 |   14.222 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.148 | 0.182 |   1.652 |   14.404 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.107 | 0.170 |   1.823 |   14.574 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   1.900 |   14.652 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.109 | 0.064 |   1.964 |   14.716 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.184 | 0.143 |   2.107 |   14.859 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.466 |   2.573 |   15.325 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   2.772 |   15.524 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.013 |   15.764 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   3.518 |   16.269 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   3.776 |   16.527 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   3.873 |   16.625 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.034 |   16.786 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.288 |   17.040 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   4.752 |   17.504 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.094 |   17.846 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   5.427 |   18.179 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   5.509 |   18.260 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   5.717 |   18.469 | 
     | U12_ALU/U28                              | B0 v -> Y ^  | AOI222X1M   | 0.527 | 0.435 |   6.152 |   18.904 | 
     | U12_ALU/U157                             | D ^ -> Y ^   | AND4XLM     | 0.205 | 0.371 |   6.524 |   19.275 | 
     | U12_ALU/U156                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.157 | 0.108 |   6.631 |   19.383 | 
     | U12_ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M   | 0.157 | 0.000 |   6.631 |   19.383 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.752 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.752 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.752 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.395
- Arrival Time                  6.424
= Slack Time                   12.971
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   12.971 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.971 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.517 | 0.809 |   0.809 |   13.779 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.422 | 0.392 |   1.201 |   14.171 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.217 |   1.417 |   14.388 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.166 |   1.583 |   14.554 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.137 |   15.108 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   2.696 |   15.666 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.251 |   16.222 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   3.805 |   16.776 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.561 |   4.366 |   17.337 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.155 | 0.590 |   4.956 |   17.927 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.324 |   5.280 |   18.251 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v  | NAND2X2M   | 0.078 | 0.081 |   5.361 |   18.331 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v | OA21X1M    | 0.145 | 0.395 |   5.755 |   18.726 | 
     | U12_ALU/mult_24/FS_1/U20         | A v -> Y v  | XNOR2X1M   | 0.104 | 0.149 |   5.905 |   18.875 | 
     | U12_ALU/U171                     | B0 v -> Y ^ | AOI221XLM  | 0.572 | 0.447 |   6.352 |   19.323 | 
     | U12_ALU/U170                     | A ^ -> Y v  | INVX2M     | 0.101 | 0.072 |   6.424 |   19.395 | 
     | U12_ALU/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.101 | 0.000 |   6.424 |   19.395 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.971 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.971 | 
     | U12_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.971 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  6.235
= Slack Time                   13.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.159 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.159 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.517 | 0.809 |   0.809 |   13.968 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.422 | 0.392 |   1.201 |   14.360 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.217 |   1.417 |   14.577 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.166 |   1.583 |   14.743 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.137 |   15.297 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   2.696 |   15.855 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.251 |   16.410 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   3.805 |   16.965 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.561 |   4.367 |   17.526 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> CO ^ | ADDFX2M    | 0.136 | 0.576 |   4.942 |   18.101 | 
     | U12_ALU/mult_24/U40              | A ^ -> Y v  | CLKXOR2X2M | 0.129 | 0.255 |   5.197 |   18.357 | 
     | U12_ALU/mult_24/FS_1/U6          | B v -> Y ^  | NOR2X2M    | 0.154 | 0.138 |   5.336 |   18.495 | 
     | U12_ALU/mult_24/FS_1/U23         | AN ^ -> Y ^ | NAND2BX1M  | 0.115 | 0.156 |   5.491 |   18.651 | 
     | U12_ALU/mult_24/FS_1/U22         | A ^ -> Y v  | CLKXOR2X2M | 0.079 | 0.205 |   5.697 |   18.856 | 
     | U12_ALU/U169                     | B0 v -> Y ^ | AOI221XLM  | 0.613 | 0.465 |   6.161 |   19.320 | 
     | U12_ALU/U168                     | A ^ -> Y v  | INVX2M     | 0.106 | 0.073 |   6.235 |   19.394 | 
     | U12_ALU/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   6.235 |   19.394 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.159 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.159 | 
     | U12_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.159 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  6.010
= Slack Time                   13.384
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.384 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.384 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.517 | 0.809 |   0.809 |   14.193 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.422 | 0.392 |   1.201 |   14.585 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.217 |   1.417 |   14.802 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.166 |   1.583 |   14.968 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.137 |   15.522 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   2.696 |   16.080 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.251 |   16.636 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   3.805 |   17.190 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.561 |   4.367 |   17.751 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.155 | 0.590 |   4.957 |   18.341 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.324 |   5.280 |   18.664 | 
     | U12_ALU/mult_24/FS_1/U13         | A ^ -> Y v  | CLKXOR2X2M | 0.082 | 0.211 |   5.491 |   18.876 | 
     | U12_ALU/U188                     | B0 v -> Y ^ | AOI221XLM  | 0.577 | 0.445 |   5.936 |   19.320 | 
     | U12_ALU/U187                     | A ^ -> Y v  | INVX2M     | 0.103 | 0.074 |   6.010 |   19.394 | 
     | U12_ALU/\ALU_OUT_reg[9]          | D v         | SDFFRQX2M  | 0.103 | 0.000 |   6.010 |   19.394 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.384 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.384 | 
     | U12_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.384 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  5.905
= Slack Time                   13.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.478 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.478 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.517 | 0.809 |   0.809 |   14.287 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.422 | 0.392 |   1.201 |   14.679 | 
     | U12_ALU/mult_24/U24              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.215 |   1.416 |   14.894 | 
     | U12_ALU/mult_24/U2               | A ^ -> Y ^  | AND2X2M    | 0.076 | 0.163 |   1.578 |   15.057 | 
     | U12_ALU/mult_24/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.549 |   2.128 |   15.606 | 
     | U12_ALU/mult_24/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   2.690 |   16.168 | 
     | U12_ALU/mult_24/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   3.249 |   16.728 | 
     | U12_ALU/mult_24/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.810 |   17.289 | 
     | U12_ALU/mult_24/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.368 |   17.846 | 
     | U12_ALU/mult_24/S4_1             | B ^ -> S v  | ADDFX2M    | 0.157 | 0.592 |   4.959 |   18.438 | 
     | U12_ALU/mult_24/U51              | B v -> Y v  | CLKXOR2X2M | 0.099 | 0.254 |   5.213 |   18.692 | 
     | U12_ALU/mult_24/FS_1/U10         | A v -> Y ^  | INVX2M     | 0.063 | 0.067 |   5.280 |   18.758 | 
     | U12_ALU/mult_24/FS_1/U12         | A ^ -> Y v  | INVX2M     | 0.034 | 0.040 |   5.320 |   18.799 | 
     | U12_ALU/U178                     | C0 v -> Y ^ | AOI222X1M  | 0.532 | 0.425 |   5.745 |   19.223 | 
     | U12_ALU/U176                     | A0 ^ -> Y v | OAI211X2M  | 0.156 | 0.160 |   5.905 |   19.383 | 
     | U12_ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX2M  | 0.156 | 0.000 |   5.905 |   19.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.479 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.479 | 
     | U12_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.479 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.385
- Arrival Time                  5.464
= Slack Time                   13.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.921 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.921 | 
     | U11_REG_FILE/\REG_FILE_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.098 | 0.374 |   0.374 |   14.295 | 
     | U11_REG_FILE/U3                  | A ^ -> Y v  | CLKINVX2M  | 0.056 | 0.063 |   0.437 |   14.358 | 
     | U11_REG_FILE/U4                  | A v -> Y ^  | CLKINVX2M  | 0.433 | 0.257 |   0.694 |   14.615 | 
     | U12_ALU/U127                     | A ^ -> Y v  | INVX2M     | 0.389 | 0.350 |   1.043 |   14.965 | 
     | U12_ALU/mult_24/U14              | A v -> Y ^  | NOR2X2M    | 0.204 | 0.211 |   1.254 |   15.175 | 
     | U12_ALU/mult_24/U8               | A ^ -> Y ^  | AND2X2M    | 0.080 | 0.164 |   1.418 |   15.339 | 
     | U12_ALU/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   1.964 |   15.885 | 
     | U12_ALU/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.133 | 0.571 |   2.535 |   16.456 | 
     | U12_ALU/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.564 |   3.099 |   17.020 | 
     | U12_ALU/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   3.668 |   17.589 | 
     | U12_ALU/mult_24/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   4.231 |   18.152 | 
     | U12_ALU/mult_24/S4_0             | B ^ -> S v  | ADDFX2M    | 0.142 | 0.572 |   4.803 |   18.724 | 
     | U12_ALU/mult_24/FS_1/U19         | A v -> Y v  | BUFX2M     | 0.052 | 0.156 |   4.959 |   18.880 | 
     | U12_ALU/U71                      | B0 v -> Y ^ | AOI22X1M   | 0.226 | 0.182 |   5.141 |   19.062 | 
     | U12_ALU/U184                     | B ^ -> Y ^  | AND4X2M    | 0.124 | 0.234 |   5.375 |   19.297 | 
     | U12_ALU/U183                     | B0 ^ -> Y v | OAI2BB2X1M | 0.147 | 0.089 |   5.464 |   19.385 | 
     | U12_ALU/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M  | 0.147 | 0.000 |   5.464 |   19.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.921 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.921 | 
     | U12_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.921 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  5.108
= Slack Time                   14.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   14.275 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   14.275 | 
     | U11_REG_FILE/\REG_FILE_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.098 | 0.374 |   0.374 |   14.649 | 
     | U11_REG_FILE/U3                  | A ^ -> Y v  | CLKINVX2M  | 0.056 | 0.063 |   0.437 |   14.712 | 
     | U11_REG_FILE/U4                  | A v -> Y ^  | CLKINVX2M  | 0.433 | 0.257 |   0.694 |   14.969 | 
     | U12_ALU/U127                     | A ^ -> Y v  | INVX2M     | 0.389 | 0.350 |   1.043 |   15.318 | 
     | U12_ALU/mult_24/U14              | A v -> Y ^  | NOR2X2M    | 0.204 | 0.211 |   1.254 |   15.529 | 
     | U12_ALU/mult_24/U8               | A ^ -> Y ^  | AND2X2M    | 0.080 | 0.164 |   1.418 |   15.693 | 
     | U12_ALU/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   1.964 |   16.239 | 
     | U12_ALU/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.133 | 0.571 |   2.535 |   16.810 | 
     | U12_ALU/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.564 |   3.099 |   17.374 | 
     | U12_ALU/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   3.668 |   17.943 | 
     | U12_ALU/mult_24/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.139 | 0.569 |   4.237 |   18.512 | 
     | U12_ALU/mult_24/FS_1/U18         | A v -> Y v  | BUFX2M     | 0.059 | 0.161 |   4.398 |   18.673 | 
     | U12_ALU/U70                      | A0 v -> Y ^ | AOI222X1M  | 0.430 | 0.225 |   4.623 |   18.898 | 
     | U12_ALU/U180                     | B ^ -> Y ^  | AND4XLM    | 0.212 | 0.377 |   5.000 |   19.275 | 
     | U12_ALU/U179                     | B0 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.108 |   5.108 |   19.383 | 
     | U12_ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M  | 0.156 | 0.000 |   5.108 |   19.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -14.275 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.275 | 
     | U12_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.275 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  4.897
= Slack Time                   14.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   14.483 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   14.483 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.263 | 0.589 |   0.589 |   15.072 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.758 | 0.499 |   1.088 |   15.571 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.309 |   15.792 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   1.470 |   15.953 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.148 | 0.182 |   1.652 |   16.135 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.107 | 0.170 |   1.823 |   16.306 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   1.900 |   16.383 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.109 | 0.064 |   1.964 |   16.447 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.184 | 0.143 |   2.108 |   16.590 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.466 |   2.573 |   17.056 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   2.772 |   17.255 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y v  | MX2X2M      | 0.107 | 0.199 |   2.971 |   17.454 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.466 |   3.437 |   17.920 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M     | 0.123 | 0.327 |   3.765 |   18.248 | 
     | U12_ALU/div_29/U90                       | A v -> Y ^   | CLKNAND2X2M | 0.072 | 0.075 |   3.839 |   18.322 | 
     | U12_ALU/div_29/U91                       | A ^ -> Y v   | CLKINVX2M   | 0.245 | 0.169 |   4.009 |   18.492 | 
     | U12_ALU/U35                              | B0 v -> Y ^  | AOI222X1M   | 0.488 | 0.399 |   4.408 |   18.891 | 
     | U12_ALU/U165                             | D ^ -> Y ^   | AND4XLM     | 0.208 | 0.372 |   4.781 |   19.263 | 
     | U12_ALU/U164                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.171 | 0.117 |   4.897 |   19.380 | 
     | U12_ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M   | 0.171 | 0.000 |   4.897 |   19.380 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -14.483 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.483 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.483 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[3] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[3] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  4.479
= Slack Time                   14.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.914 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.914 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M | 0.170 | 0.520 |   0.520 |   15.434 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M   | 0.338 | 0.252 |   0.772 |   15.685 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M  | 0.329 | 0.278 |   1.049 |   15.963 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M  | 0.192 | 0.200 |   1.249 |   16.163 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M   | 0.069 | 0.079 |   1.329 |   16.242 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M  | 0.144 | 0.102 |   1.430 |   16.344 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M | 0.344 | 0.249 |   1.679 |   16.593 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M  | 0.188 | 0.204 |   1.883 |   16.797 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M | 0.329 | 0.249 |   2.132 |   17.045 | 
     | U5                                 | A v -> Y v  | BUFX2M    | 0.245 | 0.345 |   2.477 |   17.390 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M    | 0.183 | 0.175 |   2.652 |   17.566 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M    | 0.493 | 0.330 |   2.983 |   17.896 | 
     | U11_REG_FILE/U265                  | S0 v -> Y v | MX4XLM    | 0.234 | 0.631 |   3.614 |   18.527 | 
     | U11_REG_FILE/U264                  | A v -> Y v  | MX4XLM    | 0.263 | 0.499 |   4.113 |   19.026 | 
     | U11_REG_FILE/U263                  | A0 v -> Y v | AO22X1M   | 0.108 | 0.367 |   4.479 |   19.393 | 
     | U11_REG_FILE/\Rd_DATA_reg[3]       | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.479 |   19.393 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -14.914 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -14.914 | 
     | U11_REG_FILE/\Rd_DATA_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.914 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[2] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[2] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  4.450
= Slack Time                   14.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.940 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.940 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M | 0.170 | 0.520 |   0.520 |   15.461 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M   | 0.338 | 0.252 |   0.772 |   15.712 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M  | 0.329 | 0.278 |   1.049 |   15.990 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M  | 0.192 | 0.200 |   1.249 |   16.190 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M   | 0.069 | 0.079 |   1.329 |   16.269 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M  | 0.144 | 0.102 |   1.430 |   16.371 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M | 0.344 | 0.249 |   1.679 |   16.620 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M  | 0.188 | 0.204 |   1.883 |   16.824 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M | 0.329 | 0.249 |   2.132 |   17.072 | 
     | U5                                 | A v -> Y v  | BUFX2M    | 0.245 | 0.345 |   2.477 |   17.417 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M    | 0.183 | 0.175 |   2.652 |   17.593 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M    | 0.493 | 0.330 |   2.983 |   17.923 | 
     | U11_REG_FILE/U27                   | S0 v -> Y v | MX4XLM    | 0.231 | 0.632 |   3.614 |   18.555 | 
     | U11_REG_FILE/U261                  | A v -> Y v  | MX4XLM    | 0.227 | 0.464 |   4.079 |   19.019 | 
     | U11_REG_FILE/U260                  | A0 v -> Y v | AO22X1M   | 0.122 | 0.371 |   4.450 |   19.390 | 
     | U11_REG_FILE/\Rd_DATA_reg[2]       | D v         | SDFFRQX2M | 0.122 | 0.000 |   4.450 |   19.390 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -14.940 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -14.940 | 
     | U11_REG_FILE/\Rd_DATA_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.940 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[4] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[4] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  4.446
= Slack Time                   14.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.947 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.947 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M | 0.170 | 0.520 |   0.520 |   15.467 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M   | 0.338 | 0.252 |   0.772 |   15.719 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M  | 0.329 | 0.278 |   1.049 |   15.996 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M  | 0.192 | 0.200 |   1.249 |   16.196 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M   | 0.069 | 0.079 |   1.329 |   16.275 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M  | 0.144 | 0.102 |   1.430 |   16.377 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M | 0.344 | 0.249 |   1.679 |   16.626 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M  | 0.188 | 0.204 |   1.883 |   16.830 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M | 0.329 | 0.249 |   2.132 |   17.079 | 
     | U5                                 | A v -> Y v  | BUFX2M    | 0.245 | 0.345 |   2.477 |   17.424 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M    | 0.183 | 0.175 |   2.652 |   17.599 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M    | 0.493 | 0.330 |   2.983 |   17.929 | 
     | U11_REG_FILE/U245                  | S0 v -> Y v | MX4X1M    | 0.207 | 0.609 |   3.591 |   18.538 | 
     | U11_REG_FILE/U268                  | C v -> Y v  | MX4XLM    | 0.232 | 0.492 |   4.083 |   19.030 | 
     | U11_REG_FILE/U267                  | A0 v -> Y v | AO22X1M   | 0.112 | 0.362 |   4.446 |   19.392 | 
     | U11_REG_FILE/\Rd_DATA_reg[4]       | D v         | SDFFRQX2M | 0.112 | 0.000 |   4.446 |   19.392 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -14.947 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -14.947 | 
     | U11_REG_FILE/\Rd_DATA_reg[4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.947 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[7] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[7] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  4.426
= Slack Time                   14.965
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.966 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.966 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M | 0.170 | 0.520 |   0.520 |   15.486 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M   | 0.338 | 0.252 |   0.772 |   15.737 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M  | 0.329 | 0.278 |   1.049 |   16.015 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M  | 0.192 | 0.200 |   1.249 |   16.215 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M   | 0.069 | 0.079 |   1.329 |   16.294 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M  | 0.144 | 0.102 |   1.430 |   16.396 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M | 0.344 | 0.249 |   1.679 |   16.645 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M  | 0.188 | 0.204 |   1.883 |   16.849 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M | 0.329 | 0.249 |   2.132 |   17.097 | 
     | U5                                 | A v -> Y v  | BUFX2M    | 0.245 | 0.345 |   2.477 |   17.442 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M    | 0.183 | 0.175 |   2.652 |   17.618 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M    | 0.493 | 0.330 |   2.983 |   17.948 | 
     | U11_REG_FILE/U248                  | S0 v -> Y v | MX4X1M    | 0.179 | 0.577 |   3.560 |   18.525 | 
     | U11_REG_FILE/U277                  | C v -> Y v  | MX4XLM    | 0.245 | 0.496 |   4.056 |   19.021 | 
     | U11_REG_FILE/U276                  | A0 v -> Y v | AO22X1M   | 0.116 | 0.370 |   4.426 |   19.391 | 
     | U11_REG_FILE/\Rd_DATA_reg[7]       | D v         | SDFFRQX2M | 0.116 | 0.000 |   4.426 |   19.391 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -14.965 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -14.965 | 
     | U11_REG_FILE/\Rd_DATA_reg[7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.965 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[1] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[1] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  4.419
= Slack Time                   14.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.974 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.974 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M | 0.170 | 0.520 |   0.520 |   15.494 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M   | 0.338 | 0.252 |   0.772 |   15.746 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M  | 0.329 | 0.278 |   1.049 |   16.023 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M  | 0.192 | 0.200 |   1.249 |   16.223 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M   | 0.069 | 0.079 |   1.329 |   16.302 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M  | 0.144 | 0.102 |   1.430 |   16.404 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M | 0.344 | 0.249 |   1.679 |   16.653 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M  | 0.188 | 0.204 |   1.883 |   16.857 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M | 0.329 | 0.249 |   2.132 |   17.106 | 
     | U5                                 | A v -> Y v  | BUFX2M    | 0.245 | 0.345 |   2.477 |   17.451 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M    | 0.183 | 0.175 |   2.652 |   17.626 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M    | 0.493 | 0.330 |   2.983 |   17.956 | 
     | U11_REG_FILE/U32                   | S0 v -> Y v | MX4XLM    | 0.233 | 0.630 |   3.612 |   18.586 | 
     | U11_REG_FILE/U257                  | A v -> Y v  | MX4XLM    | 0.214 | 0.453 |   4.066 |   19.039 | 
     | U11_REG_FILE/U256                  | A0 v -> Y v | AO22X1M   | 0.109 | 0.354 |   4.419 |   19.393 | 
     | U11_REG_FILE/\Rd_DATA_reg[1]       | D v         | SDFFRQX2M | 0.109 | 0.000 |   4.419 |   19.393 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -14.974 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -14.974 | 
     | U11_REG_FILE/\Rd_DATA_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.974 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[0] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[0] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.389
- Arrival Time                  4.414
= Slack Time                   14.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.975 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.975 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M | 0.170 | 0.520 |   0.520 |   15.495 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M   | 0.338 | 0.252 |   0.772 |   15.747 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M  | 0.329 | 0.278 |   1.049 |   16.024 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M  | 0.192 | 0.200 |   1.249 |   16.224 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M   | 0.069 | 0.079 |   1.329 |   16.303 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M  | 0.144 | 0.102 |   1.430 |   16.405 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M | 0.344 | 0.249 |   1.679 |   16.654 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M  | 0.188 | 0.204 |   1.883 |   16.858 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M | 0.329 | 0.249 |   2.132 |   17.107 | 
     | U5                                 | A v -> Y v  | BUFX2M    | 0.245 | 0.345 |   2.477 |   17.452 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M    | 0.183 | 0.175 |   2.652 |   17.627 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M    | 0.493 | 0.330 |   2.983 |   17.957 | 
     | U11_REG_FILE/U26                   | S0 v -> Y v | MX4XLM    | 0.208 | 0.607 |   3.590 |   18.564 | 
     | U11_REG_FILE/U282                  | A v -> Y v  | MX4XLM    | 0.218 | 0.449 |   4.039 |   19.013 | 
     | U11_REG_FILE/U281                  | A0 v -> Y v | AO22X1M   | 0.128 | 0.376 |   4.414 |   19.389 | 
     | U11_REG_FILE/\Rd_DATA_reg[0]       | D v         | SDFFRQX2M | 0.128 | 0.000 |   4.414 |   19.389 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -14.975 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -14.975 | 
     | U11_REG_FILE/\Rd_DATA_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.975 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[5] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[5] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  4.405
= Slack Time                   14.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.985 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.985 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M | 0.170 | 0.520 |   0.520 |   15.506 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M   | 0.338 | 0.252 |   0.772 |   15.757 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M  | 0.329 | 0.278 |   1.049 |   16.035 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M  | 0.192 | 0.200 |   1.249 |   16.235 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M   | 0.069 | 0.079 |   1.329 |   16.314 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M  | 0.144 | 0.102 |   1.430 |   16.416 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M | 0.344 | 0.249 |   1.679 |   16.665 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M  | 0.188 | 0.204 |   1.883 |   16.869 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M | 0.329 | 0.249 |   2.132 |   17.117 | 
     | U5                                 | A v -> Y v  | BUFX2M    | 0.245 | 0.345 |   2.477 |   17.462 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M    | 0.183 | 0.175 |   2.652 |   17.638 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M    | 0.493 | 0.330 |   2.983 |   17.968 | 
     | U11_REG_FILE/U246                  | S0 v -> Y v | MX4X1M    | 0.196 | 0.597 |   3.580 |   18.565 | 
     | U11_REG_FILE/U271                  | C v -> Y v  | MX4XLM    | 0.203 | 0.460 |   4.040 |   19.025 | 
     | U11_REG_FILE/U270                  | A0 v -> Y v | AO22X1M   | 0.122 | 0.365 |   4.405 |   19.390 | 
     | U11_REG_FILE/\Rd_DATA_reg[5]       | D v         | SDFFRQX2M | 0.122 | 0.000 |   4.405 |   19.390 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -14.985 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -14.985 | 
     | U11_REG_FILE/\Rd_DATA_reg[5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.985 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[6] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[6] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  4.404
= Slack Time                   14.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.986 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.986 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M | 0.170 | 0.520 |   0.520 |   15.507 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M   | 0.338 | 0.252 |   0.772 |   15.758 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M  | 0.329 | 0.278 |   1.049 |   16.036 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M  | 0.192 | 0.200 |   1.249 |   16.236 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M   | 0.069 | 0.079 |   1.329 |   16.315 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M  | 0.144 | 0.102 |   1.430 |   16.417 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M | 0.344 | 0.249 |   1.679 |   16.666 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M  | 0.188 | 0.204 |   1.883 |   16.870 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M | 0.329 | 0.249 |   2.132 |   17.118 | 
     | U5                                 | A v -> Y v  | BUFX2M    | 0.245 | 0.345 |   2.477 |   17.463 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M    | 0.183 | 0.175 |   2.652 |   17.639 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M    | 0.493 | 0.330 |   2.983 |   17.969 | 
     | U11_REG_FILE/U247                  | S0 v -> Y v | MX4X1M    | 0.190 | 0.592 |   3.574 |   18.561 | 
     | U11_REG_FILE/U274                  | C v -> Y v  | MX4XLM    | 0.207 | 0.463 |   4.037 |   19.023 | 
     | U11_REG_FILE/U273                  | A0 v -> Y v | AO22X1M   | 0.122 | 0.367 |   4.404 |   19.390 | 
     | U11_REG_FILE/\Rd_DATA_reg[6]       | D v         | SDFFRQX2M | 0.122 | 0.000 |   4.404 |   19.390 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -14.986 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -14.986 | 
     | U11_REG_FILE/\Rd_DATA_reg[6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.986 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U9_UART_TOP/U1_UART_RX/U0_data_sampling/
\Samples_reg[2] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /D (v) 
checked with  leading edge of 'DFTCLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[2][4] /Q                        (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.447
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.528
- Arrival Time                  4.237
= Slack Time                   15.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |             | 0.050 |       |   0.000 |   15.291 | 
     | REF_CLK_MUX/U1                                     | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |   15.291 | 
     | U11_REG_FILE/\REG_FILE_reg[2][4]                   | CK ^ -> Q ^ | SDFFSRX1M   | 0.949 | 1.036 |   1.037 |   16.328 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U58        | A ^ -> Y ^  | OR2X1M      | 0.086 | 0.215 |   1.251 |   16.543 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U61        | A ^ -> Y v  | INVXLM      | 0.167 | 0.124 |   1.375 |   16.667 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U7         | B0 v -> Y v | AO21XLM     | 0.265 | 0.420 |   1.795 |   17.087 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U6         | A v -> Y ^  | NOR2X2M     | 0.229 | 0.201 |   1.996 |   17.288 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U28        | A ^ -> Y v  | CLKNAND2X2M | 0.170 | 0.160 |   2.156 |   17.447 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U31        | B v -> Y ^  | NOR2X1M     | 0.187 | 0.152 |   2.308 |   17.600 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U32        | B ^ -> Y v  | CLKXOR2X2M  | 0.105 | 0.334 |   2.643 |   17.934 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U50        | A v -> Y v  | CLKXOR2X2M  | 0.101 | 0.183 |   2.826 |   18.117 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U17        | A v -> Y ^  | NOR3X2M     | 0.257 | 0.164 |   2.990 |   18.281 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U4         | D ^ -> Y ^  | AND4X2M     | 0.185 | 0.295 |   3.285 |   18.576 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U43        | B ^ -> Y v  | NOR4X1M     | 0.121 | 0.096 |   3.381 |   18.672 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U42        | D v -> Y v  | AND4X1M     | 0.146 | 0.347 |   3.728 |   19.019 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U5         | C v -> Y ^  | NOR4X1M     | 0.481 | 0.374 |   4.102 |   19.394 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/U33        | S0 ^ -> Y v | MXI2X1M     | 0.169 | 0.135 |   4.237 |   19.528 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_r | D v         | SDFFRX1M    | 0.169 | 0.000 |   4.237 |   19.528 | 
     | eg[2]                                              |             |             |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |          | 0.050 |       |   0.000 |  -15.291 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -15.291 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_r | CK ^       | SDFFRX1M | 0.050 | 0.000 |   0.000 |  -15.291 | 
     | eg[2]                                              |            |          |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][3] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.512
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.288
- Arrival Time                  3.876
= Slack Time                   15.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.411 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.411 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.869 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   15.993 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.084 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.299 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.414 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.639 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.778 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   16.938 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.040 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.173 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.574 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.737 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.380 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.681 | 
     | U11_REG_FILE/U93                   | A ^ -> Y v   | NAND2X2M   | 0.359 | 0.265 |   3.535 |   18.946 | 
     | U11_REG_FILE/U214                  | A1N v -> Y v | OAI2BB2X1M | 0.189 | 0.341 |   3.876 |   19.288 | 
     | U11_REG_FILE/\REG_FILE_reg[1][3]   | D v          | SDFFSRX1M  | 0.189 | 0.000 |   3.876 |   19.288 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.411 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.411 | 
     | U11_REG_FILE/\REG_FILE_reg[1][3] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -15.411 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.506
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.294
- Arrival Time                  3.852
= Slack Time                   15.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.443 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.443 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.900 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.024 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.115 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.330 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.445 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.670 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.809 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   16.970 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.072 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.204 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.606 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.768 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.411 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.712 | 
     | U11_REG_FILE/U93                   | A ^ -> Y v   | NAND2X2M   | 0.359 | 0.265 |   3.535 |   18.977 | 
     | U11_REG_FILE/U213                  | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.317 |   3.852 |   19.294 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2]   | D v          | SDFFSRX1M  | 0.155 | 0.000 |   3.852 |   19.294 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.443 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.443 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -15.443 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[15][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[15][3] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  3.899
= Slack Time                   15.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.477 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.477 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.934 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.059 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.149 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.365 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.480 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.704 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.844 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.004 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.106 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.239 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.640 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.802 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.446 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.754 | 
     | U11_REG_FILE/U64                   | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.283 |   3.560 |   19.037 | 
     | U11_REG_FILE/U118                  | A1N v -> Y v | OAI2BB2X1M | 0.192 | 0.339 |   3.899 |   19.376 | 
     | U11_REG_FILE/\REG_FILE_reg[15][3]  | D v          | SDFFRQX2M  | 0.192 | 0.000 |   3.899 |   19.376 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.477 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.477 | 
     | U11_REG_FILE/\REG_FILE_reg[15][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.477 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[9][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.378
- Arrival Time                  3.899
= Slack Time                   15.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.479 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.479 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.937 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.061 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.152 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.367 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.482 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.707 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.846 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.006 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.108 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.241 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.642 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.805 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.448 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.756 | 
     | U11_REG_FILE/U97                   | B ^ -> Y v   | NAND2X2M   | 0.378 | 0.279 |   3.555 |   19.035 | 
     | U11_REG_FILE/U162                  | A1N v -> Y v | OAI2BB2X1M | 0.182 | 0.343 |   3.898 |   19.378 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5]   | D v          | SDFFRQX2M  | 0.182 | 0.000 |   3.899 |   19.378 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.479 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.479 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.479 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[15][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[15][6] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.377
- Arrival Time                  3.894
= Slack Time                   15.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.484 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.484 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.941 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.065 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.156 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.371 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.486 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.711 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.850 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.011 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.112 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.245 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.646 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.809 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.452 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.760 | 
     | U11_REG_FILE/U64                   | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.283 |   3.560 |   19.043 | 
     | U11_REG_FILE/U121                  | A1N v -> Y v | OAI2BB2X1M | 0.185 | 0.334 |   3.894 |   19.377 | 
     | U11_REG_FILE/\REG_FILE_reg[15][6]  | D v          | SDFFRQX2M  | 0.185 | 0.000 |   3.894 |   19.377 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.483 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.483 | 
     | U11_REG_FILE/\REG_FILE_reg[15][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.483 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[15][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[15][7] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.377
- Arrival Time                  3.893
= Slack Time                   15.484
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.484 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.484 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.942 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.066 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.157 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.372 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.487 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.711 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.851 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.011 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.113 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.246 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.647 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.809 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.453 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.761 | 
     | U11_REG_FILE/U64                   | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.283 |   3.560 |   19.044 | 
     | U11_REG_FILE/U225                  | A1N v -> Y v | OAI2BB2X1M | 0.185 | 0.333 |   3.893 |   19.377 | 
     | U11_REG_FILE/\REG_FILE_reg[15][7]  | D v          | SDFFRQX2M  | 0.185 | 0.000 |   3.893 |   19.377 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.484 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.484 | 
     | U11_REG_FILE/\REG_FILE_reg[15][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.484 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[15][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[15][5] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.378
- Arrival Time                  3.893
= Slack Time                   15.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.485 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.485 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.942 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.067 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.157 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.373 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.488 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.712 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.852 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.012 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.114 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.247 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.648 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.810 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.454 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.762 | 
     | U11_REG_FILE/U64                   | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.283 |   3.560 |   19.045 | 
     | U11_REG_FILE/U120                  | A1N v -> Y v | OAI2BB2X1M | 0.183 | 0.333 |   3.893 |   19.378 | 
     | U11_REG_FILE/\REG_FILE_reg[15][5]  | D v          | SDFFRQX2M  | 0.183 | 0.000 |   3.893 |   19.378 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.485 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.485 | 
     | U11_REG_FILE/\REG_FILE_reg[15][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.485 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[15][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[15][1] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.378
- Arrival Time                  3.892
= Slack Time                   15.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.487 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.487 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.944 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.068 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.159 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.374 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.489 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.714 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.853 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.014 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.115 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.248 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.649 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.812 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.455 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.763 | 
     | U11_REG_FILE/U64                   | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.283 |   3.560 |   19.046 | 
     | U11_REG_FILE/U116                  | A1N v -> Y v | OAI2BB2X1M | 0.181 | 0.332 |   3.892 |   19.378 | 
     | U11_REG_FILE/\REG_FILE_reg[15][1]  | D v          | SDFFRQX2M  | 0.181 | 0.000 |   3.892 |   19.378 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.486 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.486 | 
     | U11_REG_FILE/\REG_FILE_reg[15][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.486 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][7] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.891
= Slack Time                   15.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.491 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.491 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.948 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.072 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.163 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.378 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.494 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.718 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.858 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.018 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.120 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.253 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.654 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.816 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.459 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.760 | 
     | U11_REG_FILE/U78                   | A ^ -> Y v   | NAND2X2M   | 0.394 | 0.289 |   3.559 |   19.049 | 
     | U11_REG_FILE/U235                  | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.332 |   3.891 |   19.382 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7]   | D v          | SDFFRQX2M  | 0.162 | 0.000 |   3.891 |   19.382 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.491 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.491 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.491 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][6] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  3.891
= Slack Time                   15.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.491 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.491 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.948 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.072 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.163 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.379 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.494 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.718 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.858 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.018 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.120 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.253 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.654 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.816 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.460 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.761 | 
     | U11_REG_FILE/U76                   | A ^ -> Y v   | NAND2X2M   | 0.390 | 0.286 |   3.556 |   19.047 | 
     | U11_REG_FILE/U177                  | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.335 |   3.890 |   19.381 | 
     | U11_REG_FILE/\REG_FILE_reg[7][6]   | D v          | SDFFRQX2M  | 0.165 | 0.000 |   3.891 |   19.381 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.491 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.491 | 
     | U11_REG_FILE/\REG_FILE_reg[7][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.491 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.890
= Slack Time                   15.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.492 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.492 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.950 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.074 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.165 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.380 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.495 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.720 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.859 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.019 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.121 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.254 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.655 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.818 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.461 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.762 | 
     | U11_REG_FILE/U78                   | A ^ -> Y v   | NAND2X2M   | 0.394 | 0.289 |   3.559 |   19.051 | 
     | U11_REG_FILE/U186                  | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.331 |   3.890 |   19.382 | 
     | U11_REG_FILE/\REG_FILE_reg[5][1]   | D v          | SDFFRQX2M  | 0.160 | 0.000 |   3.890 |   19.383 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.492 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.492 | 
     | U11_REG_FILE/\REG_FILE_reg[5][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.492 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[15][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[15][0] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.885
= Slack Time                   15.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.495 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.495 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.952 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.077 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.167 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.383 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.498 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.722 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.862 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.022 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.124 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.257 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.658 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.820 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.464 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.772 | 
     | U11_REG_FILE/U64                   | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.283 |   3.560 |   19.055 | 
     | U11_REG_FILE/U115                  | A1N v -> Y v | OAI2BB2X1M | 0.174 | 0.325 |   3.885 |   19.380 | 
     | U11_REG_FILE/\REG_FILE_reg[15][0]  | D v          | SDFFRQX2M  | 0.174 | 0.000 |   3.885 |   19.380 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.495 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.495 | 
     | U11_REG_FILE/\REG_FILE_reg[15][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.495 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[15][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[15][2] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.884
= Slack Time                   15.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.496 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.496 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.954 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.078 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.169 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.384 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.499 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.723 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.863 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.023 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.125 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.258 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.659 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.821 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.465 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.773 | 
     | U11_REG_FILE/U64                   | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.283 |   3.560 |   19.056 | 
     | U11_REG_FILE/U117                  | A1N v -> Y v | OAI2BB2X1M | 0.171 | 0.324 |   3.884 |   19.380 | 
     | U11_REG_FILE/\REG_FILE_reg[15][2]  | D v          | SDFFRQX2M  | 0.171 | 0.000 |   3.884 |   19.380 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.496 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[15][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.496 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[15][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[15][4] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.379
- Arrival Time                  3.883
= Slack Time                   15.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.497 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.497 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.954 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.078 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.169 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.384 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.499 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.724 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.863 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.024 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.125 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.258 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.659 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.822 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.465 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.773 | 
     | U11_REG_FILE/U64                   | B ^ -> Y v   | NAND2X2M   | 0.383 | 0.283 |   3.560 |   19.056 | 
     | U11_REG_FILE/U119                  | A1N v -> Y v | OAI2BB2X1M | 0.177 | 0.323 |   3.883 |   19.379 | 
     | U11_REG_FILE/\REG_FILE_reg[15][4]  | D v          | SDFFRQX2M  | 0.177 | 0.000 |   3.883 |   19.379 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.496 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[15][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.496 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.886
= Slack Time                   15.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.497 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.497 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.955 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.079 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.170 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.385 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.500 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.724 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.864 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.024 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.126 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.259 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.660 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.822 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.466 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.767 | 
     | U11_REG_FILE/U78                   | A ^ -> Y v   | NAND2X2M   | 0.394 | 0.289 |   3.559 |   19.056 | 
     | U11_REG_FILE/U185                  | A1N v -> Y v | OAI2BB2X1M | 0.158 | 0.327 |   3.886 |   19.383 | 
     | U11_REG_FILE/\REG_FILE_reg[5][0]   | D v          | SDFFRQX2M  | 0.158 | 0.000 |   3.886 |   19.383 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.497 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.497 | 
     | U11_REG_FILE/\REG_FILE_reg[5][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.497 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][7] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.885
= Slack Time                   15.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.498 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.498 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.955 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.079 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.170 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.385 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.500 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.725 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.864 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.025 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.127 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.259 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.661 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.823 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.466 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.767 | 
     | U11_REG_FILE/U76                   | A ^ -> Y v   | NAND2X2M   | 0.390 | 0.286 |   3.556 |   19.053 | 
     | U11_REG_FILE/U233                  | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.329 |   3.885 |   19.382 | 
     | U11_REG_FILE/\REG_FILE_reg[7][7]   | D v          | SDFFRQX2M  | 0.160 | 0.000 |   3.885 |   19.383 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.498 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.498 | 
     | U11_REG_FILE/\REG_FILE_reg[7][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.498 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.885
= Slack Time                   15.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.498 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.498 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.955 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.080 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.170 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.386 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.501 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.725 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.865 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.025 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.127 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.260 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.661 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.823 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.467 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.768 | 
     | U11_REG_FILE/U78                   | A ^ -> Y v   | NAND2X2M   | 0.394 | 0.289 |   3.559 |   19.057 | 
     | U11_REG_FILE/U187                  | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.327 |   3.885 |   19.383 | 
     | U11_REG_FILE/\REG_FILE_reg[5][2]   | D v          | SDFFRQX2M  | 0.155 | 0.000 |   3.885 |   19.383 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.498 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.498 | 
     | U11_REG_FILE/\REG_FILE_reg[5][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.498 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.884
= Slack Time                   15.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.499 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.499 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.956 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.080 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.171 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.387 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.502 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.726 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.866 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.026 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.128 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.261 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.662 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.824 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.467 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.768 | 
     | U11_REG_FILE/U76                   | A ^ -> Y v   | NAND2X2M   | 0.390 | 0.286 |   3.556 |   19.055 | 
     | U11_REG_FILE/U173                  | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.329 |   3.884 |   19.383 | 
     | U11_REG_FILE/\REG_FILE_reg[7][2]   | D v          | SDFFRQX2M  | 0.157 | 0.000 |   3.884 |   19.383 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.499 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.499 | 
     | U11_REG_FILE/\REG_FILE_reg[7][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.499 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.883
= Slack Time                   15.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.499 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.499 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.957 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.081 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.172 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.387 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.502 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.726 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.866 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.026 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.128 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.261 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.662 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.824 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.468 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.769 | 
     | U11_REG_FILE/U76                   | A ^ -> Y v   | NAND2X2M   | 0.390 | 0.286 |   3.556 |   19.055 | 
     | U11_REG_FILE/U175                  | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.327 |   3.883 |   19.382 | 
     | U11_REG_FILE/\REG_FILE_reg[7][4]   | D v          | SDFFRQX2M  | 0.163 | 0.000 |   3.883 |   19.382 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.499 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.499 | 
     | U11_REG_FILE/\REG_FILE_reg[7][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.499 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[9][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.882
= Slack Time                   15.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.500 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.500 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.957 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.081 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.172 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.388 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.503 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.727 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.867 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.027 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.129 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.262 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.663 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.825 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.468 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.776 | 
     | U11_REG_FILE/U97                   | B ^ -> Y v   | NAND2X2M   | 0.378 | 0.279 |   3.555 |   19.055 | 
     | U11_REG_FILE/U157                  | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.327 |   3.882 |   19.382 | 
     | U11_REG_FILE/\REG_FILE_reg[9][0]   | D v          | SDFFRQX2M  | 0.162 | 0.000 |   3.882 |   19.382 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.500 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.500 | 
     | U11_REG_FILE/\REG_FILE_reg[9][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.500 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.882
= Slack Time                   15.501
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.501 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.501 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.959 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.083 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.174 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.389 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.504 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.728 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.868 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.028 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.130 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.263 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.664 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.826 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.470 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.771 | 
     | U11_REG_FILE/U76                   | A ^ -> Y v   | NAND2X2M   | 0.390 | 0.286 |   3.556 |   19.057 | 
     | U11_REG_FILE/U176                  | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.327 |   3.882 |   19.384 | 
     | U11_REG_FILE/\REG_FILE_reg[7][5]   | D v          | SDFFRQX2M  | 0.154 | 0.000 |   3.882 |   19.384 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.501 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.501 | 
     | U11_REG_FILE/\REG_FILE_reg[7][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.501 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[9][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][3] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.880
= Slack Time                   15.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.503 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.503 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.960 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.084 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.175 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.391 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.506 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.730 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.870 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.030 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.132 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.265 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.666 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.828 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.472 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.779 | 
     | U11_REG_FILE/U97                   | B ^ -> Y v   | NAND2X2M   | 0.378 | 0.279 |   3.555 |   19.058 | 
     | U11_REG_FILE/U160                  | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.325 |   3.880 |   19.383 | 
     | U11_REG_FILE/\REG_FILE_reg[9][3]   | D v          | SDFFRQX2M  | 0.157 | 0.000 |   3.880 |   19.383 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.503 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.503 | 
     | U11_REG_FILE/\REG_FILE_reg[9][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.503 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[9][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.878
= Slack Time                   15.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.504 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.504 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.961 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.085 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.176 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.391 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.506 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.731 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.870 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.031 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.133 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.265 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.667 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.829 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.472 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.780 | 
     | U11_REG_FILE/U97                   | B ^ -> Y v   | NAND2X2M   | 0.378 | 0.279 |   3.555 |   19.059 | 
     | U11_REG_FILE/U161                  | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.323 |   3.878 |   19.382 | 
     | U11_REG_FILE/\REG_FILE_reg[9][4]   | D v          | SDFFRQX2M  | 0.163 | 0.000 |   3.878 |   19.382 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.504 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.504 | 
     | U11_REG_FILE/\REG_FILE_reg[9][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.504 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.880
= Slack Time                   15.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.504 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.504 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.961 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.086 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.176 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.392 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.507 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.731 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.871 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.031 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.133 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.266 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.667 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.829 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.473 | 
     | U11_REG_FILE/U18                   | B ^ -> Y ^   | AND2X2M    | 0.205 | 0.301 |   3.270 |   18.774 | 
     | U11_REG_FILE/U76                   | A ^ -> Y v   | NAND2X2M   | 0.390 | 0.286 |   3.556 |   19.060 | 
     | U11_REG_FILE/U171                  | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.324 |   3.880 |   19.384 | 
     | U11_REG_FILE/\REG_FILE_reg[7][0]   | D v          | SDFFRQX2M  | 0.153 | 0.000 |   3.880 |   19.384 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.504 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.504 | 
     | U11_REG_FILE/\REG_FILE_reg[7][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.504 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[9][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][6] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.879
= Slack Time                   15.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.504 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.504 | 
     | U10_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.100 | 0.457 |   0.457 |   15.962 | 
     | U10_SYS_CTRL/U11                   | A v -> Y ^   | INVX2M     | 0.161 | 0.124 |   0.582 |   16.086 | 
     | U10_SYS_CTRL/U10                   | A ^ -> Y v   | INVX2M     | 0.084 | 0.091 |   0.672 |   16.177 | 
     | U10_SYS_CTRL/U84                   | B v -> Y ^   | NAND2X2M   | 0.331 | 0.215 |   0.888 |   16.392 | 
     | U10_SYS_CTRL/U45                   | A ^ -> Y v   | INVX2M     | 0.113 | 0.115 |   1.003 |   16.507 | 
     | U10_SYS_CTRL/U41                   | C v -> Y ^   | NOR3X2M    | 0.261 | 0.224 |   1.227 |   16.731 | 
     | U10_SYS_CTRL/U40                   | C ^ -> Y v   | NAND3X2M   | 0.150 | 0.140 |   1.367 |   16.871 | 
     | U10_SYS_CTRL/U37                   | B v -> Y ^   | NAND4BX1M  | 0.216 | 0.160 |   1.527 |   17.031 | 
     | U10_SYS_CTRL/U87                   | A1 ^ -> Y v  | OAI21X2M   | 0.074 | 0.102 |   1.629 |   17.133 | 
     | U10_SYS_CTRL/U86                   | C0 v -> Y ^  | OAI221X1M  | 0.535 | 0.133 |   1.762 |   17.266 | 
     | U5                                 | A ^ -> Y ^   | BUFX2M     | 0.481 | 0.401 |   2.163 |   17.667 | 
     | U11_REG_FILE/U106                  | A ^ -> Y v   | INVX2M     | 0.162 | 0.162 |   2.325 |   17.829 | 
     | U11_REG_FILE/U100                  | A v -> Y ^   | INVX6M     | 1.102 | 0.644 |   2.969 |   18.473 | 
     | U11_REG_FILE/U21                   | B ^ -> Y ^   | AND2X2M    | 0.217 | 0.308 |   3.277 |   18.781 | 
     | U11_REG_FILE/U97                   | B ^ -> Y v   | NAND2X2M   | 0.378 | 0.279 |   3.555 |   19.059 | 
     | U11_REG_FILE/U163                  | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.324 |   3.879 |   19.383 | 
     | U11_REG_FILE/\REG_FILE_reg[9][6]   | D v          | SDFFRQX2M  | 0.155 | 0.000 |   3.879 |   19.383 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.504 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.504 | 
     | U11_REG_FILE/\REG_FILE_reg[9][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.504 | 
     +------------------------------------------------------------------------------------------------+ 

