A51 MACRO ASSEMBLER  VERIFY                                                               06/18/2008 22:38:49 PAGE     1


MACRO ASSEMBLER A51 V8.00d
OBJECT MODULE PLACED IN verify.OBJ
ASSEMBLER INVOKED BY: C:\SiLabs\MCU\IDEfiles\C51\BIN\a51.exe verify.asm XR GEN DB EP NOMOD51

LOC  OBJ            LINE     SOURCE

                       1     ;------------------------------------
                       2     ;-  Generated Initialization File  --
                       3     ;------------------------------------
                       4     
                       5     ;$include (C8051F020.inc)
                +1     6     ;-----------------------------------------------------------------------------
                +1     7     ;       
                +1     8     ;       
                +1     9     ;
                +1    10     ;
                +1    11     ;       FILE NAME       : C8051F020.INC 
                +1    12     ;       TARGET MCUs     : C8051F020, 'F021, 'F022, 'F023 
                +1    13     ;       DESCRIPTION     : Register/bit definitions for the C8051F02x product family.  
                +1    14     ;
                +1    15     ;       REVISION 1.0    
                +1    16     ;
                +1    17     ;-----------------------------------------------------------------------------
                +1    18     ;REGISTER DEFINITIONS
                +1    19     ;
  0080          +1    20     P0       DATA  080H   ; PORT 0
  0081          +1    21     SP       DATA  081H   ; STACK POINTER
  0082          +1    22     DPL      DATA  082H   ; DATA POINTER - LOW BYTE
  0083          +1    23     DPH      DATA  083H   ; DATA POINTER - HIGH BYTE
  0084          +1    24     P4       DATA  084H   ; PORT 4
  0085          +1    25     P5       DATA  085H   ; PORT 5
  0086          +1    26     P6       DATA  086H   ; PORT 6
  0087          +1    27     PCON     DATA  087H   ; POWER CONTROL
  0088          +1    28     TCON     DATA  088H   ; TIMER CONTROL
  0089          +1    29     TMOD     DATA  089H   ; TIMER MODE
  008A          +1    30     TL0      DATA  08AH   ; TIMER 0 - LOW BYTE
  008B          +1    31     TL1      DATA  08BH   ; TIMER 1 - LOW BYTE
  008C          +1    32     TH0      DATA  08CH   ; TIMER 0 - HIGH BYTE
  008D          +1    33     TH1      DATA  08DH   ; TIMER 1 - HIGH BYTE
  008E          +1    34     CKCON    DATA  08EH   ; CLOCK CONTROL
  008F          +1    35     PSCTL    DATA  08FH   ; PROGRAM STORE R/W CONTROL
  0090          +1    36     P1       DATA  090H   ; PORT 1
  0091          +1    37     TMR3CN   DATA  091H   ; TIMER 3 CONTROL
  0092          +1    38     TMR3RLL  DATA  092H   ; TIMER 3 RELOAD REGISTER - LOW BYTE
  0093          +1    39     TMR3RLH  DATA  093H   ; TIMER 3 RELOAD REGISTER - HIGH BYTE
  0094          +1    40     TMR3L    DATA  094H   ; TIMER 3 - LOW BYTE
  0095          +1    41     TMR3H    DATA  095H   ; TIMER 3 - HIGH BYTE
  0096          +1    42     P7       DATA  096H   ; PORT 7
  0098          +1    43     SCON0    DATA  098H   ; SERIAL PORT 0 CONTROL
  0099          +1    44     SBUF0    DATA  099H   ; SERIAL PORT 0 BUFFER
  009A          +1    45     SPI0CFG  DATA  09AH   ; SERIAL PERIPHERAL INTERFACE 0 CONFIGURATION
  009B          +1    46     SPI0DAT  DATA  09BH   ; SERIAL PERIPHERAL INTERFACE 0 DATA
  009C          +1    47     ADC1     DATA  09CH   ; ADC 1 DATA
  009D          +1    48     SPI0CKR  DATA  09DH   ; SERIAL PERIPHERAL INTERFACE 0 CLOCK RATE CONTROL
  009E          +1    49     CPT0CN   DATA  09EH   ; COMPARATOR 0 CONTROL
  009F          +1    50     CPT1CN   DATA  09FH   ; COMPARATOR 1 CONTROL 
  00A0          +1    51     P2       DATA  0A0H   ; PORT 2
  00A1          +1    52     EMI0TC   DATA  0A1H   ; EMIF TIMING CONTROL
  00A3          +1    53     EMI0CF   DATA  0A3H   ; EXTERNAL MEMORY INTERFACE (EMIF) CONFIGURATION
  00A4          +1    54     P0MDOUT  DATA  0A4H   ; PORT 0 OUTPUT MODE CONFIGURATION
  00A5          +1    55     P1MDOUT  DATA  0A5H   ; PORT 1 OUTPUT MODE CONFIGURATION
  00A6          +1    56     P2MDOUT  DATA  0A6H   ; PORT 2 OUTPUT MODE CONFIGURATION
  00A7          +1    57     P3MDOUT  DATA  0A7H   ; PORT 3 OUTPUT MODE CONFIGURATION
  00A8          +1    58     IE       DATA  0A8H   ; INTERRUPT ENABLE
A51 MACRO ASSEMBLER  VERIFY                                                               06/18/2008 22:38:49 PAGE     2

  00A9          +1    59     SADDR0   DATA  0A9H   ; SERIAL PORT 0 SLAVE ADDRESS
  00AA          +1    60     ADC1CN  DATA  0AAH   ; ADC 1 CONTROL
  00AB          +1    61     ADC1CF   DATA  0ABH   ; ADC 1 ANALOG MUX CONFIGURATION
  00AC          +1    62     AMX1SL   DATA  0ACH   ; ADC 1 ANALOG MUX CHANNEL SELECT
  00AD          +1    63     P3IF     DATA  0ADH   ; PORT 3 EXTERNAL INTERRUPT FLAGS
  00AE          +1    64     SADEN1   DATA  0AEH   ; SERIAL PORT 1 SLAVE ADDRESS MASK
  00AF          +1    65     EMI0CN   DATA  0AFH   ; EXTERNAL MEMORY INTERFACE CONTROL
  00B0          +1    66     P3       DATA  0B0H   ; PORT 3
  00B1          +1    67     OSCXCN   DATA  0B1H   ; EXTERNAL OSCILLATOR CONTROL
  00B2          +1    68     OSCICN   DATA  0B2H   ; INTERNAL OSCILLATOR CONTROL
  00B5          +1    69     P74OUT   DATA  0B5H   ; PORTS 4 - 7 OUTPUT MODE
  00B6          +1    70     FLSCL    DATA  0B6H   ; FLASH MEMORY TIMING PRESCALER
  00B7          +1    71     FLACL    DATA  0B7H   ; FLASH ACESS LIMIT 
  00B8          +1    72     IP       DATA  0B8H   ; INTERRUPT PRIORITY
  00B9          +1    73     SADEN0   DATA  0B9H   ; SERIAL PORT 0 SLAVE ADDRESS MASK
  00BA          +1    74     AMX0CF   DATA  0BAH   ; ADC 0 MUX CONFIGURATION
  00BB          +1    75     AMX0SL   DATA  0BBH   ; ADC 0 MUX CHANNEL SELECTION
  00BC          +1    76     ADC0CF   DATA  0BCH   ; ADC 0 CONFIGURATION
  00BD          +1    77     P1MDIN   DATA  0BDH   ; PORT 1 INPUT MODE
  00BE          +1    78     ADC0L    DATA  0BEH   ; ADC 0 DATA - LOW BYTE
  00BF          +1    79     ADC0H    DATA  0BFH   ; ADC 0 DATA - HIGH BYTE 
  00C0          +1    80     SMB0CN   DATA  0C0H   ; SMBUS 0 CONTROL
  00C1          +1    81     SMB0STA  DATA  0C1H   ; SMBUS 0 STATUS
  00C2          +1    82     SMB0DAT  DATA  0C2H   ; SMBUS 0 DATA 
  00C3          +1    83     SMB0ADR  DATA  0C3H   ; SMBUS 0 SLAVE ADDRESS
  00C4          +1    84     ADC0GTL  DATA  0C4H   ; ADC 0 GREATER-THAN REGISTER - LOW BYTE
  00C5          +1    85     ADC0GTH  DATA  0C5H   ; ADC 0 GREATER-THAN REGISTER - HIGH BYTE
  00C6          +1    86     ADC0LTL  DATA  0C6H   ; ADC 0 LESS-THAN REGISTER - LOW BYTE
  00C7          +1    87     ADC0LTH  DATA  0C7H   ; ADC 0 LESS-THAN REGISTER - HIGH BYTE
  00C8          +1    88     T2CON    DATA  0C8H   ; TIMER 2 CONTROL
  00C9          +1    89     T4CON    DATA  0C9H   ; TIMER 4 CONTROL
  00CA          +1    90     RCAP2L   DATA  0CAH   ; TIMER 2 CAPTURE REGISTER - LOW BYTE
  00CB          +1    91     RCAP2H   DATA  0CBH   ; TIMER 2 CAPTURE REGISTER - HIGH BYTE
  00CC          +1    92     TL2      DATA  0CCH   ; TIMER 2 - LOW BYTE
  00CD          +1    93     TH2      DATA  0CDH   ; TIMER 2 - HIGH BYTE
  00CF          +1    94     SMB0CR   DATA  0CFH   ; SMBUS 0 CLOCK RATE
  00D0          +1    95     PSW      DATA  0D0H   ; PROGRAM STATUS WORD
  00D1          +1    96     REF0CN   DATA  0D1H   ; VOLTAGE REFERENCE 0 CONTROL
  00D2          +1    97     DAC0L    DATA  0D2H   ; DAC 0 REGISTER - LOW BYTE
  00D3          +1    98     DAC0H    DATA  0D3H   ; DAC 0 REGISTER - HIGH BYTE
  00D4          +1    99     DAC0CN   DATA  0D4H   ; DAC 0 CONTROL
  00D5          +1   100     DAC1L    DATA  0D5H   ; DAC 1 REGISTER - LOW BYTE
  00D6          +1   101     DAC1H    DATA  0D6H   ; DAC 1 REGISTER - HIGH BYTE
  00D7          +1   102     DAC1CN   DATA  0D7H   ; DAC 1 CONTROL
  00D8          +1   103     PCA0CN   DATA  0D8H   ; PCA 0 COUNTER CONTROL
  00D9          +1   104     PCA0MD   DATA  0D9H   ; PCA 0 COUNTER MODE
  00DA          +1   105     PCA0CPM0 DATA  0DAH   ; CONTROL REGISTER FOR PCA 0 MODULE 0
  00DB          +1   106     PCA0CPM1 DATA  0DBH   ; CONTROL REGISTER FOR PCA 0 MODULE 1
  00DC          +1   107     PCA0CPM2 DATA  0DCH   ; CONTROL REGISTER FOR PCA 0 MODULE 2
  00DD          +1   108     PCA0CPM3 DATA  0DDH   ; CONTROL REGISTER FOR PCA 0 MODULE 3
  00DE          +1   109     PCA0CPM4 DATA  0DEH   ; CONTROL REGISTER FOR PCA 0 MODULE 4
  00E0          +1   110     ACC      DATA  0E0H   ; ACCUMULATOR
  00E1          +1   111     XBR0     DATA  0E1H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 0
  00E2          +1   112     XBR1     DATA  0E2H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 1
  00E3          +1   113     XBR2     DATA  0E3H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 2
  00E4          +1   114     RCAP4L   DATA  0E4H   ; TIMER 4 CAPTURE REGISTER - LOW BYTE
  00E5          +1   115     RCAP4H   DATA  0E5H   ; TIMER 4 CAPTURE REGISTER - HIGH BYTE
  00E6          +1   116     EIE1     DATA  0E6H   ; EXTERNAL INTERRUPT ENABLE 1
  00E7          +1   117     EIE2     DATA  0E7H   ; EXTERNAL INTERRUPT ENABLE 2
  00E8          +1   118     ADC0CN   DATA  0E8H   ; ADC 0 CONTROL
  00E9          +1   119     PCA0L    DATA  0E9H   ; PCA 0 TIMER - LOW BYTE
  00EA          +1   120     PCA0CPL0 DATA  0EAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - LOW BYTE
  00EB          +1   121     PCA0CPL1 DATA  0EBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - LOW BYTE
  00EC          +1   122     PCA0CPL2 DATA  0ECH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - LOW BYTE
  00ED          +1   123     PCA0CPL3 DATA  0EDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - LOW BYTE
  00EE          +1   124     PCA0CPL4 DATA  0EEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - LOW BYTE
A51 MACRO ASSEMBLER  VERIFY                                                               06/18/2008 22:38:49 PAGE     3

  00EF          +1   125     RSTSRC   DATA  0EFH   ; RESET SOURCE 
  00F0          +1   126     B        DATA  0F0H   ; B REGISTER
  00F1          +1   127     SCON1    DATA  0F1H   ; SERIAL PORT 1 CONTROL
  00F2          +1   128     SBUF1    DATA  0F2H   ; SERAIL PORT 1 DATA
  00F3          +1   129     SADDR1   DATA  0F3H   ; SERAIL PORT 1 
  00F4          +1   130     TL4      DATA  0F4H   ; TIMER 4 DATA - LOW BYTE
  00F5          +1   131     TH4      DATA  0F5H   ; TIMER 4 DATA - HIGH BYTE
  00F6          +1   132     EIP1     DATA  0F6H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 1
  00F7          +1   133     EIP2     DATA  0F7H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 2
  00F8          +1   134     SPI0CN   DATA  0F8H   ; SERIAL PERIPHERAL INTERFACE 0 CONTROL 
  00F9          +1   135     PCA0H    DATA  0F9H   ; PCA 0 TIMER - HIGH BYTE
  00FA          +1   136     PCA0CPH0 DATA  0FAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - HIGH BYTE
  00FB          +1   137     PCA0CPH1 DATA  0FBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - HIGH BYTE
  00FC          +1   138     PCA0CPH2 DATA  0FCH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - HIGH BYTE
  00FD          +1   139     PCA0CPH3 DATA  0FDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - HIGH BYTE
  00FE          +1   140     PCA0CPH4 DATA  0FEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - HIGH BYTE
  00FF          +1   141     WDTCN    DATA  0FFH   ; WATCHDOG TIMER CONTROL 
                +1   142     ;
                +1   143     ;------------------------------------------------------------------------------
                +1   144     ;BIT DEFINITIONS
                +1   145     ;
                +1   146     ; TCON 88H
  0088          +1   147     IT0      BIT   TCON.0 ; EXT. INTERRUPT 0 TYPE
  0089          +1   148     IE0      BIT   TCON.1 ; EXT. INTERRUPT 0 EDGE FLAG
  008A          +1   149     IT1      BIT   TCON.2 ; EXT. INTERRUPT 1 TYPE
  008B          +1   150     IE1      BIT   TCON.3 ; EXT. INTERRUPT 1 EDGE FLAG
  008C          +1   151     TR0      BIT   TCON.4 ; TIMER 0 ON/OFF CONTROL
  008D          +1   152     TF0      BIT   TCON.5 ; TIMER 0 OVERFLOW FLAG
  008E          +1   153     TR1      BIT   TCON.6 ; TIMER 1 ON/OFF CONTROL
  008F          +1   154     TF1      BIT   TCON.7 ; TIMER 1 OVERFLOW FLAG
                +1   155     ;
                +1   156     ; SCON0 98H
  0098          +1   157     RI       BIT   SCON0.0 ; RECEIVE INTERRUPT FLAG
  0099          +1   158     TI       BIT   SCON0.1 ; TRANSMIT INTERRUPT FLAG
  009A          +1   159     RB8      BIT   SCON0.2 ; RECEIVE BIT 8
  009B          +1   160     TB8      BIT   SCON0.3 ; TRANSMIT BIT 8
  009C          +1   161     REN      BIT   SCON0.4 ; RECEIVE ENABLE
  009D          +1   162     SM2      BIT   SCON0.5 ; MULTIPROCESSOR COMMUNICATION ENABLE
  009E          +1   163     SM1      BIT   SCON0.6 ; SERIAL MODE CONTROL BIT 1
  009F          +1   164     SM0      BIT   SCON0.7 ; SERIAL MODE CONTROL BIT 0
                +1   165     ; 
                +1   166     ; IE A8H
  00A8          +1   167     EX0      BIT   IE.0   ; EXTERNAL INTERRUPT 0 ENABLE
  00A9          +1   168     ET0      BIT   IE.1   ; TIMER 0 INTERRUPT ENABLE
  00AA          +1   169     EX1      BIT   IE.2   ; EXTERNAL INTERRUPT 1 ENABLE
  00AB          +1   170     ET1      BIT   IE.3   ; TIMER 1 INTERRUPT ENABLE
  00AC          +1   171     ES       BIT   IE.4   ; SERIAL PORT INTERRUPT ENABLE
  00AD          +1   172     ET2      BIT   IE.5   ; TIMER 2 INTERRUPT ENABLE
  00AF          +1   173     EA       BIT   IE.7   ; GLOBAL INTERRUPT ENABLE
                +1   174     ;
                +1   175     ; IP B8H
  00B8          +1   176     PX0      BIT   IP.0   ; EXTERNAL INTERRUPT 0 PRIORITY
  00B9          +1   177     PT0      BIT   IP.1   ; TIMER 0 PRIORITY
  00BA          +1   178     PX1      BIT   IP.2   ; EXTERNAL INTERRUPT 1 PRIORITY
  00BB          +1   179     PT1      BIT   IP.3   ; TIMER 1 PRIORITY
  00BC          +1   180     PS       BIT   IP.4   ; SERIAL PORT PRIORITY
  00BD          +1   181     PT2      BIT   IP.5   ; TIMER 2 PRIORITY
                +1   182     ;
                +1   183     ; SMB0CN C0H
  00C0          +1   184     SMBTOE   BIT   SMB0CN.0 ; SMBUS 0 TIMEOUT ENABLE
  00C1          +1   185     SMBFTE   BIT   SMB0CN.1 ; SMBUS 0 FREE TIMER ENABLE
  00C2          +1   186     AA       BIT   SMB0CN.2 ; SMBUS 0 ASSERT/ACKNOWLEDGE FLAG
  00C3          +1   187     SI       BIT   SMB0CN.3 ; SMBUS 0 INTERRUPT PENDING FLAG
  00C4          +1   188     STO      BIT   SMB0CN.4 ; SMBUS 0 STOP FLAG
  00C5          +1   189     STA      BIT   SMB0CN.5 ; SMBUS 0 START FLAG
  00C6          +1   190     ENSMB    BIT   SMB0CN.6 ; SMBUS 0 ENABLE 
A51 MACRO ASSEMBLER  VERIFY                                                               06/18/2008 22:38:49 PAGE     4

                +1   191     ;
                +1   192     ; T2CON C8H
  00C8          +1   193     CPRL2    BIT   T2CON.0 ; CAPTURE OR RELOAD SELECT
  00C9          +1   194     CT2      BIT   T2CON.1 ; TIMER OR COUNTER SELECT
  00CA          +1   195     TR2      BIT   T2CON.2 ; TIMER 2 ON/OFF CONTROL
  00CB          +1   196     EXEN2    BIT   T2CON.3 ; TIMER 2 EXTERNAL ENABLE FLAG
  00CC          +1   197     TCLK     BIT   T2CON.4 ; TRANSMIT CLOCK FLAG
  00CD          +1   198     RCLK     BIT   T2CON.5 ; RECEIVE CLOCK FLAG
  00CE          +1   199     EXF2     BIT   T2CON.6 ; EXTERNAL FLAG
  00CF          +1   200     TF2      BIT   T2CON.7 ; TIMER 2 OVERFLOW FLAG
                +1   201     ;
                +1   202     ; PSW D0H
  00D0          +1   203     P        BIT   PSW.0  ; ACCUMULATOR PARITY FLAG
  00D1          +1   204     F1       BIT   PSW.1  ; USER FLAG 1
  00D2          +1   205     OV       BIT   PSW.2  ; OVERFLOW FLAG
  00D3          +1   206     RS0      BIT   PSW.3  ; REGISTER BANK SELECT 0
  00D4          +1   207     RS1      BIT   PSW.4  ; REGISTER BANK SELECT 1
  00D5          +1   208     F0       BIT   PSW.5  ; USER FLAG 0
  00D6          +1   209     AC       BIT   PSW.6  ; AUXILIARY CARRY FLAG
  00D7          +1   210     CY       BIT   PSW.7  ; CARRY FLAG
                +1   211     ;
                +1   212     ; PCA0CN D8H
  00D8          +1   213     CCF0     BIT   PCA0CN.0 ; PCA 0 MODULE 0 INTERRUPT FLAG
  00D9          +1   214     CCF1     BIT   PCA0CN.1 ; PCA 0 MODULE 1 INTERRUPT FLAG
  00DA          +1   215     CCF2     BIT   PCA0CN.2 ; PCA 0 MODULE 2 INTERRUPT FLAG
  00DB          +1   216     CCF3     BIT   PCA0CN.3 ; PCA 0 MODULE 3 INTERRUPT FLAG
  00DC          +1   217     CCF4     BIT   PCA0CN.4 ; PCA 0 MODULE 4 INTERRUPT FLAG
  00DE          +1   218     CR       BIT   PCA0CN.6 ; PCA 0 COUNTER RUN CONTROL BIT
  00DF          +1   219     CF       BIT   PCA0CN.7 ; PCA 0 COUNTER OVERFLOW FLAG
                +1   220     ;
                +1   221     ; ADC0CN E8H
  00E8          +1   222     AD0LJST  BIT   ADC0CN.0 ; ADC 0 RIGHT JUSTIFY DATA BIT
  00E9          +1   223     AD0WINT  BIT   ADC0CN.1 ; ADC 0 WINDOW COMPARE INTERRUPT FLAG
  00EA          +1   224     AD0STM0  BIT   ADC0CN.2 ; ADC 0 START OF CONVERSION MODE BIT 0
  00EB          +1   225     AD0STM1  BIT   ADC0CN.3 ; ADC 0 START OF CONVERSION MODE BIT 1
  00EC          +1   226     AD0BUSY  BIT   ADC0CN.4 ; ADC 0 BUSY FLAG
  00ED          +1   227     AD0INT   BIT   ADC0CN.5 ; ADC 0 CONVERISION COMPLETE INTERRUPT FLAG 
  00EE          +1   228     AD0TM    BIT   ADC0CN.6 ; ADC 0 TRACK MODE
  00EF          +1   229     AD0EN    BIT   ADC0CN.7 ; ADC 0 ENABLE
                +1   230     ;
                +1   231     ; SPI0CN F8H
  00F8          +1   232     SPIEN    BIT   SPI0CN.0 ; SPI 0 SPI ENABLE
  00F9          +1   233     MSTEN    BIT   SPI0CN.1 ; SPI 0 MASTER ENABLE
  00FA          +1   234     SLVSEL   BIT   SPI0CN.2 ; SPI 0 SLAVE SELECT
  00FB          +1   235     TXBSY    BIT   SPI0CN.3 ; SPI 0 TX BUSY FLAG
  00FC          +1   236     RXOVRN   BIT   SPI0CN.4 ; SPI 0 RX OVERRUN FLAG
  00FD          +1   237     MODF     BIT   SPI0CN.5 ; SPI 0 MODE FAULT FLAG
  00FE          +1   238     WCOL     BIT   SPI0CN.6 ; SPI 0 WRITE COLLISION FLAG
  00FF          +1   239     SPIF     BIT   SPI0CN.7 ; SPI 0 INTERRUPT FLAG
                     240     
                     241     
                     242     
----                 243     cseg at 0
0000 8000            244     jmp     main
                     245     
                     246     
                     247     
0002                 248     main:
0002 75A402          249                     mov  P0MDOUT,#02h
0005 75E340          250                     mov  XBR2,#40h
0008 1124            251                     call Oscillator_Init
000A 1117            252                     call Timer_Init
                     253     
000C D28C            254                     setb TR0
                     255     
000E                 256     loop:
A51 MACRO ASSEMBLER  VERIFY                                                               06/18/2008 22:38:49 PAGE     5

000E 308DFD          257                     jnb             TF0,loop
0011 B281            258                     cpl             P0.1
0013 C28D            259                     clr             TF0
0015 80F7            260                     sjmp    loop
                     261     
                     262     
                     263     
                     264     
                     265     
                     266     ;
                     267     
                     268     ;INIT SEGMENT CODE
                     269      ;   rseg INIT
                     270     
                     271     ; Peripheral specific initialization functions,
                     272     ; Called from the Init_Device label
0017                 273     Timer_Init:
0017 758E08          274         mov  CKCON,     #08h
001A 758902          275         mov  TMOD,      #02h
001D 758A88          276         mov  TL0,       #-120
0020 758C88          277         mov  TH0,       #-120
0023 22              278         ret
                     279     
0024                 280     Oscillator_Init:
0024 75B167          281         mov  OSCXCN,    #067h
0027 781E            282         mov  R0,        #030        ; Wait 1ms for initialization
0029                 283     Osc_Wait1:
0029 E4              284         clr  A
002A D5E0FD          285         djnz ACC,       $
002D D8FA            286         djnz R0,        Osc_Wait1
002F                 287     Osc_Wait2:
002F E5B1            288         mov  A,         OSCXCN
0031 30E7FB          289         jnb  ACC.7,     Osc_Wait2
0034 75B208          290         mov  OSCICN,    #008h
0037 22              291                     ret
                     292     
                     293     ; Initialization function for device,
                     294     ; Call Init_Device from your main program
                     295     END
A51 MACRO ASSEMBLER  VERIFY                                                               06/18/2008 22:38:49 PAGE     6

XREF SYMBOL TABLE LISTING
---- ------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES / REFERENCES

AA . . . . . . . .  B ADDR   00C0H.2 A      186#
AC . . . . . . . .  B ADDR   00D0H.6 A      209#
ACC. . . . . . . .  D ADDR   00E0H   A      110# 285 289
AD0BUSY. . . . . .  B ADDR   00E8H.4 A      226#
AD0EN. . . . . . .  B ADDR   00E8H.7 A      229#
AD0INT . . . . . .  B ADDR   00E8H.5 A      227#
AD0LJST. . . . . .  B ADDR   00E8H.0 A      222#
AD0STM0. . . . . .  B ADDR   00E8H.2 A      224#
AD0STM1. . . . . .  B ADDR   00E8H.3 A      225#
AD0TM. . . . . . .  B ADDR   00E8H.6 A      228#
AD0WINT. . . . . .  B ADDR   00E8H.1 A      223#
ADC0CF . . . . . .  D ADDR   00BCH   A      76#
ADC0CN . . . . . .  D ADDR   00E8H   A      118# 222 223 224 225 226 227 228 229
ADC0GTH. . . . . .  D ADDR   00C5H   A      85#
ADC0GTL. . . . . .  D ADDR   00C4H   A      84#
ADC0H. . . . . . .  D ADDR   00BFH   A      79#
ADC0L. . . . . . .  D ADDR   00BEH   A      78#
ADC0LTH. . . . . .  D ADDR   00C7H   A      87#
ADC0LTL. . . . . .  D ADDR   00C6H   A      86#
ADC1 . . . . . . .  D ADDR   009CH   A      47#
ADC1CF . . . . . .  D ADDR   00ABH   A      61#
ADC1CN . . . . . .  D ADDR   00AAH   A      60#
AMX0CF . . . . . .  D ADDR   00BAH   A      74#
AMX0SL . . . . . .  D ADDR   00BBH   A      75#
AMX1SL . . . . . .  D ADDR   00ACH   A      62#
B. . . . . . . . .  D ADDR   00F0H   A      126#
CCF0 . . . . . . .  B ADDR   00D8H.0 A      213#
CCF1 . . . . . . .  B ADDR   00D8H.1 A      214#
CCF2 . . . . . . .  B ADDR   00D8H.2 A      215#
CCF3 . . . . . . .  B ADDR   00D8H.3 A      216#
CCF4 . . . . . . .  B ADDR   00D8H.4 A      217#
CF . . . . . . . .  B ADDR   00D8H.7 A      219#
CKCON. . . . . . .  D ADDR   008EH   A      34# 274
CPRL2. . . . . . .  B ADDR   00C8H.0 A      193#
CPT0CN . . . . . .  D ADDR   009EH   A      49#
CPT1CN . . . . . .  D ADDR   009FH   A      50#
CR . . . . . . . .  B ADDR   00D8H.6 A      218#
CT2. . . . . . . .  B ADDR   00C8H.1 A      194#
CY . . . . . . . .  B ADDR   00D0H.7 A      210#
DAC0CN . . . . . .  D ADDR   00D4H   A      99#
DAC0H. . . . . . .  D ADDR   00D3H   A      98#
DAC0L. . . . . . .  D ADDR   00D2H   A      97#
DAC1CN . . . . . .  D ADDR   00D7H   A      102#
DAC1H. . . . . . .  D ADDR   00D6H   A      101#
DAC1L. . . . . . .  D ADDR   00D5H   A      100#
DPH. . . . . . . .  D ADDR   0083H   A      23#
DPL. . . . . . . .  D ADDR   0082H   A      22#
EA . . . . . . . .  B ADDR   00A8H.7 A      173#
EIE1 . . . . . . .  D ADDR   00E6H   A      116#
EIE2 . . . . . . .  D ADDR   00E7H   A      117#
EIP1 . . . . . . .  D ADDR   00F6H   A      132#
EIP2 . . . . . . .  D ADDR   00F7H   A      133#
EMI0CF . . . . . .  D ADDR   00A3H   A      53#
EMI0CN . . . . . .  D ADDR   00AFH   A      65#
EMI0TC . . . . . .  D ADDR   00A1H   A      52#
ENSMB. . . . . . .  B ADDR   00C0H.6 A      190#
ES . . . . . . . .  B ADDR   00A8H.4 A      171#
ET0. . . . . . . .  B ADDR   00A8H.1 A      168#
ET1. . . . . . . .  B ADDR   00A8H.3 A      170#
ET2. . . . . . . .  B ADDR   00A8H.5 A      172#
A51 MACRO ASSEMBLER  VERIFY                                                               06/18/2008 22:38:49 PAGE     7

EX0. . . . . . . .  B ADDR   00A8H.0 A      167#
EX1. . . . . . . .  B ADDR   00A8H.2 A      169#
EXEN2. . . . . . .  B ADDR   00C8H.3 A      196#
EXF2 . . . . . . .  B ADDR   00C8H.6 A      199#
F0 . . . . . . . .  B ADDR   00D0H.5 A      208#
F1 . . . . . . . .  B ADDR   00D0H.1 A      204#
FLACL. . . . . . .  D ADDR   00B7H   A      71#
FLSCL. . . . . . .  D ADDR   00B6H   A      70#
IE . . . . . . . .  D ADDR   00A8H   A      58# 167 168 169 170 171 172 173
IE0. . . . . . . .  B ADDR   0088H.1 A      148#
IE1. . . . . . . .  B ADDR   0088H.3 A      150#
IP . . . . . . . .  D ADDR   00B8H   A      72# 176 177 178 179 180 181
IT0. . . . . . . .  B ADDR   0088H.0 A      147#
IT1. . . . . . . .  B ADDR   0088H.2 A      149#
LOOP . . . . . . .  C ADDR   000EH   A      256# 257 260
MAIN . . . . . . .  C ADDR   0002H   A      244 248#
MODF . . . . . . .  B ADDR   00F8H.5 A      237#
MSTEN. . . . . . .  B ADDR   00F8H.1 A      233#
OSCICN . . . . . .  D ADDR   00B2H   A      68# 290
OSCILLATOR_INIT. .  C ADDR   0024H   A      251 280#
OSCXCN . . . . . .  D ADDR   00B1H   A      67# 281 288
OSC_WAIT1. . . . .  C ADDR   0029H   A      283# 286
OSC_WAIT2. . . . .  C ADDR   002FH   A      287# 289
OV . . . . . . . .  B ADDR   00D0H.2 A      205#
P. . . . . . . . .  B ADDR   00D0H.0 A      203#
P0 . . . . . . . .  D ADDR   0080H   A      20# 258
P0MDOUT. . . . . .  D ADDR   00A4H   A      54# 249
P1 . . . . . . . .  D ADDR   0090H   A      36#
P1MDIN . . . . . .  D ADDR   00BDH   A      77#
P1MDOUT. . . . . .  D ADDR   00A5H   A      55#
P2 . . . . . . . .  D ADDR   00A0H   A      51#
P2MDOUT. . . . . .  D ADDR   00A6H   A      56#
P3 . . . . . . . .  D ADDR   00B0H   A      66#
P3IF . . . . . . .  D ADDR   00ADH   A      63#
P3MDOUT. . . . . .  D ADDR   00A7H   A      57#
P4 . . . . . . . .  D ADDR   0084H   A      24#
P5 . . . . . . . .  D ADDR   0085H   A      25#
P6 . . . . . . . .  D ADDR   0086H   A      26#
P7 . . . . . . . .  D ADDR   0096H   A      42#
P74OUT . . . . . .  D ADDR   00B5H   A      69#
PCA0CN . . . . . .  D ADDR   00D8H   A      103# 213 214 215 216 217 218 219
PCA0CPH0 . . . . .  D ADDR   00FAH   A      136#
PCA0CPH1 . . . . .  D ADDR   00FBH   A      137#
PCA0CPH2 . . . . .  D ADDR   00FCH   A      138#
PCA0CPH3 . . . . .  D ADDR   00FDH   A      139#
PCA0CPH4 . . . . .  D ADDR   00FEH   A      140#
PCA0CPL0 . . . . .  D ADDR   00EAH   A      120#
PCA0CPL1 . . . . .  D ADDR   00EBH   A      121#
PCA0CPL2 . . . . .  D ADDR   00ECH   A      122#
PCA0CPL3 . . . . .  D ADDR   00EDH   A      123#
PCA0CPL4 . . . . .  D ADDR   00EEH   A      124#
PCA0CPM0 . . . . .  D ADDR   00DAH   A      105#
PCA0CPM1 . . . . .  D ADDR   00DBH   A      106#
PCA0CPM2 . . . . .  D ADDR   00DCH   A      107#
PCA0CPM3 . . . . .  D ADDR   00DDH   A      108#
PCA0CPM4 . . . . .  D ADDR   00DEH   A      109#
PCA0H. . . . . . .  D ADDR   00F9H   A      135#
PCA0L. . . . . . .  D ADDR   00E9H   A      119#
PCA0MD . . . . . .  D ADDR   00D9H   A      104#
PCON . . . . . . .  D ADDR   0087H   A      27#
PS . . . . . . . .  B ADDR   00B8H.4 A      180#
PSCTL. . . . . . .  D ADDR   008FH   A      35#
PSW. . . . . . . .  D ADDR   00D0H   A      95# 203 204 205 206 207 208 209 210
PT0. . . . . . . .  B ADDR   00B8H.1 A      177#
PT1. . . . . . . .  B ADDR   00B8H.3 A      179#
PT2. . . . . . . .  B ADDR   00B8H.5 A      181#
A51 MACRO ASSEMBLER  VERIFY                                                               06/18/2008 22:38:49 PAGE     8

PX0. . . . . . . .  B ADDR   00B8H.0 A      176#
PX1. . . . . . . .  B ADDR   00B8H.2 A      178#
RB8. . . . . . . .  B ADDR   0098H.2 A      159#
RCAP2H . . . . . .  D ADDR   00CBH   A      91#
RCAP2L . . . . . .  D ADDR   00CAH   A      90#
RCAP4H . . . . . .  D ADDR   00E5H   A      115#
RCAP4L . . . . . .  D ADDR   00E4H   A      114#
RCLK . . . . . . .  B ADDR   00C8H.5 A      198#
REF0CN . . . . . .  D ADDR   00D1H   A      96#
REN. . . . . . . .  B ADDR   0098H.4 A      161#
RI . . . . . . . .  B ADDR   0098H.0 A      157#
RS0. . . . . . . .  B ADDR   00D0H.3 A      206#
RS1. . . . . . . .  B ADDR   00D0H.4 A      207#
RSTSRC . . . . . .  D ADDR   00EFH   A      125#
RXOVRN . . . . . .  B ADDR   00F8H.4 A      236#
SADDR0 . . . . . .  D ADDR   00A9H   A      59#
SADDR1 . . . . . .  D ADDR   00F3H   A      129#
SADEN0 . . . . . .  D ADDR   00B9H   A      73#
SADEN1 . . . . . .  D ADDR   00AEH   A      64#
SBUF0. . . . . . .  D ADDR   0099H   A      44#
SBUF1. . . . . . .  D ADDR   00F2H   A      128#
SCON0. . . . . . .  D ADDR   0098H   A      43# 157 158 159 160 161 162 163 164
SCON1. . . . . . .  D ADDR   00F1H   A      127#
SI . . . . . . . .  B ADDR   00C0H.3 A      187#
SLVSEL . . . . . .  B ADDR   00F8H.2 A      234#
SM0. . . . . . . .  B ADDR   0098H.7 A      164#
SM1. . . . . . . .  B ADDR   0098H.6 A      163#
SM2. . . . . . . .  B ADDR   0098H.5 A      162#
SMB0ADR. . . . . .  D ADDR   00C3H   A      83#
SMB0CN . . . . . .  D ADDR   00C0H   A      80# 184 185 186 187 188 189 190
SMB0CR . . . . . .  D ADDR   00CFH   A      94#
SMB0DAT. . . . . .  D ADDR   00C2H   A      82#
SMB0STA. . . . . .  D ADDR   00C1H   A      81#
SMBFTE . . . . . .  B ADDR   00C0H.1 A      185#
SMBTOE . . . . . .  B ADDR   00C0H.0 A      184#
SP . . . . . . . .  D ADDR   0081H   A      21#
SPI0CFG. . . . . .  D ADDR   009AH   A      45#
SPI0CKR. . . . . .  D ADDR   009DH   A      48#
SPI0CN . . . . . .  D ADDR   00F8H   A      134# 232 233 234 235 236 237 238 239
SPI0DAT. . . . . .  D ADDR   009BH   A      46#
SPIEN. . . . . . .  B ADDR   00F8H.0 A      232#
SPIF . . . . . . .  B ADDR   00F8H.7 A      239#
STA. . . . . . . .  B ADDR   00C0H.5 A      189#
STO. . . . . . . .  B ADDR   00C0H.4 A      188#
T2CON. . . . . . .  D ADDR   00C8H   A      88# 193 194 195 196 197 198 199 200
T4CON. . . . . . .  D ADDR   00C9H   A      89#
TB8. . . . . . . .  B ADDR   0098H.3 A      160#
TCLK . . . . . . .  B ADDR   00C8H.4 A      197#
TCON . . . . . . .  D ADDR   0088H   A      28# 147 148 149 150 151 152 153 154
TF0. . . . . . . .  B ADDR   0088H.5 A      152# 257 259
TF1. . . . . . . .  B ADDR   0088H.7 A      154#
TF2. . . . . . . .  B ADDR   00C8H.7 A      200#
TH0. . . . . . . .  D ADDR   008CH   A      32# 277
TH1. . . . . . . .  D ADDR   008DH   A      33#
TH2. . . . . . . .  D ADDR   00CDH   A      93#
TH4. . . . . . . .  D ADDR   00F5H   A      131#
TI . . . . . . . .  B ADDR   0098H.1 A      158#
TIMER_INIT . . . .  C ADDR   0017H   A      252 273#
TL0. . . . . . . .  D ADDR   008AH   A      30# 276
TL1. . . . . . . .  D ADDR   008BH   A      31#
TL2. . . . . . . .  D ADDR   00CCH   A      92#
TL4. . . . . . . .  D ADDR   00F4H   A      130#
TMOD . . . . . . .  D ADDR   0089H   A      29# 275
TMR3CN . . . . . .  D ADDR   0091H   A      37#
TMR3H. . . . . . .  D ADDR   0095H   A      41#
TMR3L. . . . . . .  D ADDR   0094H   A      40#
A51 MACRO ASSEMBLER  VERIFY                                                               06/18/2008 22:38:49 PAGE     9

TMR3RLH. . . . . .  D ADDR   0093H   A      39#
TMR3RLL. . . . . .  D ADDR   0092H   A      38#
TR0. . . . . . . .  B ADDR   0088H.4 A      151# 254
TR1. . . . . . . .  B ADDR   0088H.6 A      153#
TR2. . . . . . . .  B ADDR   00C8H.2 A      195#
TXBSY. . . . . . .  B ADDR   00F8H.3 A      235#
WCOL . . . . . . .  B ADDR   00F8H.6 A      238#
WDTCN. . . . . . .  D ADDR   00FFH   A      141#
XBR0 . . . . . . .  D ADDR   00E1H   A      111#
XBR1 . . . . . . .  D ADDR   00E2H   A      112#
XBR2 . . . . . . .  D ADDR   00E3H   A      113# 250


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
