0.6
2019.2
Nov  6 2019
21:42:20
/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel/neopixel.sim/sim_1/impl/timing/xsim/Top_time_impl.v,1657633608,verilog,/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel/neopixel.srcs/sources_1/new/Top.vhd,,,Head;colour_decoder;counter;counter_0;glbl;write_24b,,,,,,,,
/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel/neopixel.srcs/sources_1/new/Top.vhd,1657543810,vhdl,,,,top,,,,,,,,
