$date
	Thu Mar 14 14:43:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_testbench $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " data $end
$var reg 3 # select [2:0] $end
$scope module dem $end
$var wire 1 " data $end
$var wire 3 $ s [2:0] $end
$var wire 8 % data_out [7:0] $end
$var wire 1 & data1 $end
$var wire 1 ' data0 $end
$scope module dmx1 $end
$var wire 1 " data $end
$var wire 1 ( s $end
$var reg 1 ' data0 $end
$var reg 1 & data1 $end
$upscope $end
$scope module dmx2 $end
$var wire 1 ' data $end
$var wire 2 ) s [1:0] $end
$var reg 1 * data_out0 $end
$var reg 1 + data_out1 $end
$var reg 1 , data_out2 $end
$var reg 1 - data_out3 $end
$upscope $end
$scope module dmx3 $end
$var wire 1 & data $end
$var wire 2 . s [1:0] $end
$var reg 1 / data_out0 $end
$var reg 1 0 data_out1 $end
$var reg 1 1 data_out2 $end
$var reg 1 2 data_out3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
02
01
00
0/
b0 .
0-
0,
0+
1*
b0 )
0(
1'
0&
b1 %
b0 $
b0 #
1"
b1 !
$end
#10
0*
b10 !
b10 %
1+
b1 )
b1 .
b1 #
b1 $
#20
0+
b100 !
b100 %
1,
b10 )
b10 .
b10 #
b10 $
#30
0,
b1000 !
b1000 %
1-
b11 )
b11 .
b11 #
b11 $
#40
1/
1&
0'
0-
b10000 !
b10000 %
0*
1(
b0 )
b0 .
b100 #
b100 $
#50
0/
b100000 !
b100000 %
10
b1 )
b1 .
b101 #
b101 $
#60
00
b1000000 !
b1000000 %
11
b10 )
b10 .
b110 #
b110 $
#70
01
b10000000 !
b10000000 %
12
b11 )
b11 .
b111 #
b111 $
#80
