// Seed: 1440328177
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor  id_4, id_5 = id_2 == 1;
  wire id_6;
  id_7(
      id_5, id_4
  );
  assign id_7 = id_4 & 1'h0;
  assign id_6 = id_1;
  if (id_1) begin : LABEL_0
    wire id_8, id_9;
  end
  id_10(
      .id_0(1), .id_1(id_4)
  );
  uwire id_11 = id_4, id_12;
  uwire id_13 = id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri id_6 = id_3;
  assign id_6 = id_5;
  wire id_7, id_8;
  wire id_9;
  assign id_9 = id_4;
  assign id_6 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5
  );
  wire id_11, id_12;
endmodule
