<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_ss_env_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_ss_env_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_ss_env_if')">config_ss_env_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.82</td>
<td class="s8 cl rt"><a href="mod2816.html#Line" > 89.47</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2816.html#Branch" > 50.00</a></td>
<td class="s10 cl rt"><a href="mod2816.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_env_if.sv')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_env_if.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_250676"  onclick="showContent('inst_tag_250676')">config_ss_tb.config_ss_env_intf</a></td>
<td class="s7 cl rt"> 79.82</td>
<td class="s8 cl rt"><a href="mod2816.html#Line" > 89.47</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2816.html#Branch" > 50.00</a></td>
<td class="s10 cl rt"><a href="mod2816.html#Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_ss_env_if'>
<hr>
<a name="inst_tag_250676"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_250676" >config_ss_tb.config_ss_env_intf</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.82</td>
<td class="s8 cl rt"><a href="mod2816.html#Line" > 89.47</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2816.html#Branch" > 50.00</a></td>
<td class="s10 cl rt"><a href="mod2816.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.67</td>
<td class="s3 cl rt"> 39.34</td>
<td class="s3 cl rt"> 33.79</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.01</td>
<td class="s8 cl rt"> 85.71</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 89.29</td>
<td class="s9 cl rt"> 92.02</td>
<td class="s8 cl rt"> 89.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.90</td>
<td class="wht cl rt"></td>
<td><a href="mod2952.html#inst_tag_261084" >config_ss_tb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2410.html#inst_tag_206630" id="tag_urg_inst_206630">bcpu_ahb_master_intf</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81301" id="tag_urg_inst_81301">clk_acpu_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81305" id="tag_urg_inst_81305">clk_apb_ug_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81302" id="tag_urg_inst_81302">clk_bcpu_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81304" id="tag_urg_inst_81304">clk_ddr_ctl_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81303" id="tag_urg_inst_81303">clk_ddr_phy_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81306" id="tag_urg_inst_81306">clk_dma_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81295" id="tag_urg_inst_81295">clk_fpga0_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81296" id="tag_urg_inst_81296">clk_fpga1_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81298" id="tag_urg_inst_81298">clk_fpga_fabric_m0_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81299" id="tag_urg_inst_81299">clk_fpga_fabric_m1_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81300" id="tag_urg_inst_81300">clk_fpga_fabric_s0_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81297" id="tag_urg_inst_81297">clk_fpga_s_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81313" id="tag_urg_inst_81313">clk_gpio_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81307" id="tag_urg_inst_81307">clk_gpt_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81310" id="tag_urg_inst_81310">clk_i2c_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81315" id="tag_urg_inst_81315">clk_osc_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81309" id="tag_urg_inst_81309">clk_qspi_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81293" id="tag_urg_inst_81293">clk_soc_pll0_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81294" id="tag_urg_inst_81294">clk_soc_pll1_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81312" id="tag_urg_inst_81312">clk_uart_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81308" id="tag_urg_inst_81308">clk_usb_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81311" id="tag_urg_inst_81311">clk_wdt_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_81314" id="tag_urg_inst_81314">clk_xtal_fref_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2513.html#inst_tag_215234" id="tag_urg_inst_215234">rs_pll_intf</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77561" id="tag_urg_inst_77561">rst_n_acpu_bus_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77560" id="tag_urg_inst_77560">rst_n_acpu_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77558" id="tag_urg_inst_77558">rst_n_bcpu_bus_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77557" id="tag_urg_inst_77557">rst_n_bcpu_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77565" id="tag_urg_inst_77565">rst_n_ddr_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77569" id="tag_urg_inst_77569">rst_n_dma_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77568" id="tag_urg_inst_77568">rst_n_emac_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77562" id="tag_urg_inst_77562">rst_n_fpga0_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77563" id="tag_urg_inst_77563">rst_n_fpga1_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77564" id="tag_urg_inst_77564">rst_n_fpga_s_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77566" id="tag_urg_inst_77566">rst_n_per_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77559" id="tag_urg_inst_77559">rst_n_sram_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77567" id="tag_urg_inst_77567">rst_n_usb_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77570" id="tag_urg_inst_77570">rst_n_wdt_acpu_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77571" id="tag_urg_inst_77571">rst_n_wdt_bcpu_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1200.html#inst_tag_77572" id="tag_urg_inst_77572">rst_pll_por_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod649.html#inst_tag_33731" id="tag_urg_inst_33731">usb_serial_if</a></td>
<td class="s2 cl rt"> 28.74</td>
<td class="s3 cl rt"> 36.29</td>
<td class="s3 cl rt"> 33.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.36</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_ss_env_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2816.html" >config_ss_env_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>57</td><td>51</td><td>89.47</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>63</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>102</td><td>9</td><td>5</td><td>55.56</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>119</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>137</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>144</td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>205</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
62                            initial begin
63         1/1                  uvm_config_db#(virtual svt_usb_if)::set(uvm_root::get(),&quot;*&quot;,&quot;usb_20_if&quot;,usb_serial_if);
64                            end
65                          `endif
66                      
67                          /*
68                          svt_apb_if apb_acpu_wdt_s0_intf (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
69                          svt_apb_if apb_bcpu_wdt_s0_intf (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
70                          svt_apb_if apb_dma_s0_intf      (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
71                          svt_apb_if apb_fcb_s0_intf      (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
72                          svt_apb_if apb_gpio_s0_intf     (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
73                          svt_apb_if apb_gpt_s0_intf      (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
74                          svt_apb_if apb_i2c_s0_intf      (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
75                          svt_apb_if apb_mbox_s0_intf     (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn); // TBD in rtl top
76                          svt_apb_if apb_scu_s0_intf      (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
77                          svt_apb_if apb_spi_s0_intf      (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn); // TBD ports not created
78                          svt_apb_if apb_uart_s0_intf     (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
79                          svt_apb_if apb_uart_s1_intf     (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
80                          svt_apb_if apb_gbe_s0_intf      (clk_apb_ug_intf.clock, rst_n_bus_intf.rstn);
81                      
82                          svt_ahb_if ahb_spi_s0_intf();
83                          assign ahb_spi_s0_intf.hclk = clk_apb_ug_intf.clock;
84                          assign ahb_spi_s0_intf.hresetn = rst_n_acpu_intf.rstn;
85                          //svt_ahb_lite_if ahb_s0_intf(clk_apb_ug_intf.clock, rst_n_acpu_intf.rstn);
86                      
87                          svt_axi_slave_if  axi_usb_s0_intf(clk_bcpu_intf.clock, rst_n_bcpu_intf.rstn);
88                          svt_axi_slave_if  axi_dma_m0_intf(clk_bcpu_intf.clock, rst_n_bcpu_intf.rstn);
89                          svt_axi_slave_if  axi_dma_m1_intf(clk_bcpu_intf.clock, rst_n_bcpu_intf.rstn);
90                          svt_axi_slave_if  axi_usb_m0_intf(clk_bcpu_intf.clock, rst_n_bcpu_intf.rstn);
91                          svt_axi_slave_if  axi_gbe_m0_intf(clk_bcpu_intf.clock, rst_n_bcpu_intf.rstn);
92                      
93                      //    assign axi_dma_m0_intf.aclk    = .clock;
94                      //    assign axi_dma_m0_intf.aresetn = rst_intf.rstn;
95                          */
96                          svt_ahb_master_if bcpu_ahb_master_intf(clk_apb_ug_intf.clock, rst_n_bcpu_bus_intf.rstn);
97                          // ====================================
98                          // BOOT configuration section
99                          config_ss_env_pkg::boot_mode_t boot_mode;
100                     
101                         initial begin
102        1/1                  boot_mode = config_ss_env_pkg::BOOT_JTAG;
103        1/1                  if($test$plusargs(&quot;BOOT_NOR_SPI&quot;))
104        <font color = "red">0/1     ==>              boot_mode = config_ss_env_pkg::BOOT_NOR_SPI;</font>
                        MISSING_ELSE
105        1/1                  if($test$plusargs(&quot;BOOT_NAND_SPI&quot;))
106        <font color = "red">0/1     ==>              boot_mode = config_ss_env_pkg::BOOT_NAND_SPI;</font>
                        MISSING_ELSE
107        1/1                  if($test$plusargs(&quot;BOOT_I2C&quot;))
108        <font color = "red">0/1     ==>              boot_mode = config_ss_env_pkg::BOOT_I2C;</font>
                        MISSING_ELSE
109        1/1                  if($test$plusargs(&quot;BOOT_MON&quot;))
110        <font color = "red">0/1     ==>              boot_mode = config_ss_env_pkg::BOOT_MON;</font>
                        MISSING_ELSE
111                         end
112                     
113                         // ====================================
114                         // PLL configuration section
115                     
116                         config_ss_env_pkg::clk_sel_t clk_sel;
117                     
118                         initial begin
119        1/1                  clk_sel = config_ss_env_pkg::PLL_OUT;
120        1/1                  if($test$plusargs(&quot;PLL_REF&quot;))
121        <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::PLL_REF;</font>
                        MISSING_ELSE
122        1/1                  if($test$plusargs(&quot;RC_OSC&quot;))
123        <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::RC_OSC;</font>
                        MISSING_ELSE
124                         end
125                     
126                         rs_clk_if clk_xtal_fref_intf();
127                         rs_clk_if clk_osc_intf();
128                         rs_rst_if rst_pll_por_intf(clk_xtal_fref_intf.clock);
129                         rs_pll_if rs_pll_intf(clk_xtal_fref_intf.clock,rst_pll_por_intf.rstn);
130                     
131                         logic jtag_control;
132                         logic test_mode;
133                         logic [2:0] bcpu_test_finished;
134                         logic [2:0] acpu_test_finished;
135                     
136                         initial begin
137        1/1                  test_mode = '0;
138        1/1                  jtag_control = '0;
139                         end
140                     
141                         bit init_done = 0;
142                     
143                         initial begin
144        1/1                  clk_intf_aa[&quot;osc&quot;]       = clk_osc_intf;
145        1/1                  clk_intf_aa[&quot;soc_pll0&quot;]  = clk_soc_pll0_intf;
146        1/1                  clk_intf_aa[&quot;soc_pll1&quot;]  = clk_soc_pll1_intf;
147        1/1                  clk_intf_aa[&quot;acpu&quot;]      = clk_acpu_intf;
148        1/1                  clk_intf_aa[&quot;bcpu&quot;]      = clk_bcpu_intf;
149        1/1                  clk_intf_aa[&quot;ddr_phy&quot;]   = clk_ddr_phy_intf;
150        1/1                  clk_intf_aa[&quot;ddr_ctl&quot;]   = clk_ddr_ctl_intf;
151        1/1                  clk_intf_aa[&quot;apb_ug&quot;]    = clk_apb_ug_intf;
152        1/1                  clk_intf_aa[&quot;xtal_fref&quot;] = clk_xtal_fref_intf;
153        1/1                  clk_intf_aa[&quot;fpga0&quot;]     = clk_fpga0_intf   ;
154        1/1                  clk_intf_aa[&quot;fpga1&quot;]     = clk_fpga1_intf   ;
155        1/1                  clk_intf_aa[&quot;fpga_s&quot;]    = clk_fpga_s_intf;
156        1/1                  clk_intf_aa[&quot;fpga_fabric_s0&quot;]    = clk_fpga_fabric_s0_intf;
157        1/1                  clk_intf_aa[&quot;dma&quot;]       = clk_dma_intf;
158        1/1                  clk_intf_aa[&quot;gpt&quot;]       = clk_gpt_intf;
159        1/1                  clk_intf_aa[&quot;usb&quot;]       = clk_usb_intf;
160        1/1                  clk_intf_aa[&quot;qspi&quot;]      = clk_qspi_intf;
161        1/1                  clk_intf_aa[&quot;i2c&quot;]       = clk_i2c_intf;
162        1/1                  clk_intf_aa[&quot;wdt&quot;]       = clk_wdt_intf;
163        1/1                  clk_intf_aa[&quot;uart&quot;]      = clk_uart_intf;
164        1/1                  clk_intf_aa[&quot;gpio&quot;]      = clk_gpio_intf;
165                     
166        1/1                  rst_intf_aa[&quot;bcpu&quot;]       = rst_n_bcpu_intf     ;
167        1/1                  rst_intf_aa[&quot;bcpu_bus&quot;]   = rst_n_bcpu_bus_intf ;
168        1/1                  rst_intf_aa[&quot;sram&quot;]       = rst_n_sram_intf     ;
169        1/1                  rst_intf_aa[&quot;acpu&quot;]       = rst_n_acpu_intf     ;
170        1/1                  rst_intf_aa[&quot;acpu_bus&quot;]   = rst_n_acpu_bus_intf ;
171        1/1                  rst_intf_aa[&quot;fpga0&quot;]      = rst_n_fpga0_intf    ;
172        1/1                  rst_intf_aa[&quot;fpga1&quot;]      = rst_n_fpga1_intf    ;
173        1/1                  rst_intf_aa[&quot;fpga_s&quot;]     = rst_n_fpga_s_intf   ;
174        1/1                  rst_intf_aa[&quot;ddr&quot;]        = rst_n_ddr_intf      ;
175        1/1                  rst_intf_aa[&quot;pll_por&quot;]    = rst_pll_por_intf    ;
176        1/1                  rst_intf_aa[&quot;rst_n_per&quot;]  = rst_n_per_intf      ;
177        1/1                  rst_intf_aa[&quot;rst_n_usb&quot;]  = rst_n_usb_intf      ;
178        1/1                  rst_intf_aa[&quot;rst_n_emac&quot;] = rst_n_emac_intf     ;
179        1/1                  rst_intf_aa[&quot;rst_n_dma&quot;]  = rst_n_dma_intf      ;
180        1/1                  rst_intf_aa[&quot;wdt_acpu&quot;]   = rst_n_wdt_acpu_intf ;
181        1/1                  rst_intf_aa[&quot;wdt_bcpu&quot;]   = rst_n_wdt_bcpu_intf ;
182                     
183        1/1                  init_done = 1;
184                         end
185                     
186                         bit assertions_off = 1'b0;
187                     
188                         `include &quot;config_ss_env_if_assertions.sv&quot;
189                     
190                       /* EXAMPLE
191                     
192                       rs_gpio_if m_gpio_intf[`GPIO_NUM_MAX]();
193                     
194                       virtual rs_gpio_if gpio_intf[`GPIO_NUM_MAX];
195                     
196                       genvar i;
197                     
198                       generate
199                         for (i = 0; i &lt; `GPIO_NUM_MAX; i++)
200                           initial gpio_intf[i] = m_gpio_intf[i];
201                       endgenerate
202                       */
203                     
204                       task wait_init();
205        2/2              wait (init_done);
</pre>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2816.html" >config_ss_env_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">122</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                if($test$plusargs("BOOT_NOR_SPI"))
                   <font color = "red">-1-</font>  
104                    boot_mode = config_ss_env_pkg::BOOT_NOR_SPI;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105                if($test$plusargs("BOOT_NAND_SPI"))
                   <font color = "red">-1-</font>  
106                    boot_mode = config_ss_env_pkg::BOOT_NAND_SPI;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107                if($test$plusargs("BOOT_I2C"))
                   <font color = "red">-1-</font>  
108                    boot_mode = config_ss_env_pkg::BOOT_I2C;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                if($test$plusargs("BOOT_MON"))
                   <font color = "red">-1-</font>  
110                    boot_mode = config_ss_env_pkg::BOOT_MON;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120                if($test$plusargs("PLL_REF"))
                   <font color = "red">-1-</font>  
121                    clk_sel = config_ss_env_pkg::PLL_REF;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
122                if($test$plusargs("RC_OSC"))
                   <font color = "red">-1-</font>  
123                    clk_sel = config_ss_env_pkg::RC_OSC;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod2816.html" >config_ss_env_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1088012862" >Assertions</a></td>
<td class="wht cl rt">3</td>
<td class="s10 cl rt">3</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">3</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#710765101" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1821090744" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">3</td>
<td class="s10 cl rt">3</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">3</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1088012862"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1975129749"></a>
bcpu_bus_rst_dur_p</td>
<td class="s9 cl rt">51603848</td>
<td class="s9 cl rt">562</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="726455722"></a>
bcpu_rst_dur_p</td>
<td class="s9 cl rt">51603848</td>
<td class="s9 cl rt">562</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1345061996"></a>
boot_rst_p</td>
<td class="s9 cl rt">51603848</td>
<td class="s9 cl rt">562</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_250676">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_config_ss_env_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
