#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c87443e310 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001c87447dd10_0 .net "PC", 31 0, v000001c874478250_0;  1 drivers
v000001c87447dbd0_0 .var "clk", 0 0;
v000001c87447d770_0 .net "clkout", 0 0, L_000001c874507b10;  1 drivers
v000001c87447d450_0 .net "cycles_consumed", 31 0, v000001c874479360_0;  1 drivers
v000001c87447d810_0 .var "rst", 0 0;
S_000001c8743e3160 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001c87443e310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001c874458c80 .param/l "RType" 0 4 2, C4<000000>;
P_000001c874458cb8 .param/l "add" 0 4 5, C4<100000>;
P_000001c874458cf0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c874458d28 .param/l "addu" 0 4 5, C4<100001>;
P_000001c874458d60 .param/l "and_" 0 4 5, C4<100100>;
P_000001c874458d98 .param/l "andi" 0 4 8, C4<001100>;
P_000001c874458dd0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c874458e08 .param/l "bne" 0 4 10, C4<000101>;
P_000001c874458e40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001c874458e78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c874458eb0 .param/l "j" 0 4 12, C4<000010>;
P_000001c874458ee8 .param/l "jal" 0 4 12, C4<000011>;
P_000001c874458f20 .param/l "jr" 0 4 6, C4<001000>;
P_000001c874458f58 .param/l "lw" 0 4 8, C4<100011>;
P_000001c874458f90 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c874458fc8 .param/l "or_" 0 4 5, C4<100101>;
P_000001c874459000 .param/l "ori" 0 4 8, C4<001101>;
P_000001c874459038 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c874459070 .param/l "sll" 0 4 6, C4<000000>;
P_000001c8744590a8 .param/l "slt" 0 4 5, C4<101010>;
P_000001c8744590e0 .param/l "slti" 0 4 8, C4<101010>;
P_000001c874459118 .param/l "srl" 0 4 6, C4<000010>;
P_000001c874459150 .param/l "sub" 0 4 5, C4<100010>;
P_000001c874459188 .param/l "subu" 0 4 5, C4<100011>;
P_000001c8744591c0 .param/l "sw" 0 4 8, C4<101011>;
P_000001c8744591f8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c874459230 .param/l "xori" 0 4 8, C4<001110>;
L_000001c874424e80 .functor NOT 1, v000001c87447d810_0, C4<0>, C4<0>, C4<0>;
L_000001c874507800 .functor NOT 1, v000001c87447d810_0, C4<0>, C4<0>, C4<0>;
L_000001c874506df0 .functor NOT 1, v000001c87447d810_0, C4<0>, C4<0>, C4<0>;
L_000001c874507aa0 .functor NOT 1, v000001c87447d810_0, C4<0>, C4<0>, C4<0>;
L_000001c874507a30 .functor NOT 1, v000001c87447d810_0, C4<0>, C4<0>, C4<0>;
L_000001c8745074f0 .functor NOT 1, v000001c87447d810_0, C4<0>, C4<0>, C4<0>;
L_000001c874507560 .functor NOT 1, v000001c87447d810_0, C4<0>, C4<0>, C4<0>;
L_000001c8745075d0 .functor NOT 1, v000001c87447d810_0, C4<0>, C4<0>, C4<0>;
L_000001c874507b10 .functor OR 1, v000001c87447dbd0_0, v000001c874443e40_0, C4<0>, C4<0>;
L_000001c874507640 .functor OR 1, L_000001c87447d1d0, L_000001c87447e5d0, C4<0>, C4<0>;
L_000001c874507b80 .functor AND 1, L_000001c87447e0d0, L_000001c87447def0, C4<1>, C4<1>;
L_000001c874507790 .functor NOT 1, v000001c87447d810_0, C4<0>, C4<0>, C4<0>;
L_000001c8745078e0 .functor OR 1, L_000001c874519b60, L_000001c8745192a0, C4<0>, C4<0>;
L_000001c874506d80 .functor OR 1, L_000001c8745078e0, L_000001c874518620, C4<0>, C4<0>;
L_000001c874507950 .functor OR 1, L_000001c8745198e0, L_000001c874517e00, C4<0>, C4<0>;
L_000001c874506ca0 .functor AND 1, L_000001c874519340, L_000001c874507950, C4<1>, C4<1>;
L_000001c874507410 .functor OR 1, L_000001c874519480, L_000001c874517cc0, C4<0>, C4<0>;
L_000001c874507480 .functor AND 1, L_000001c874519a20, L_000001c874507410, C4<1>, C4<1>;
L_000001c874507100 .functor NOT 1, L_000001c874507b10, C4<0>, C4<0>, C4<0>;
v000001c874477a30_0 .net "ALUOp", 3 0, v000001c874443d00_0;  1 drivers
v000001c8744781b0_0 .net "ALUResult", 31 0, v000001c874475840_0;  1 drivers
v000001c874477670_0 .net "ALUSrc", 0 0, v000001c8744434e0_0;  1 drivers
v000001c874478e30_0 .net "ALUin2", 31 0, L_000001c874518b20;  1 drivers
v000001c874478c50_0 .net "MemReadEn", 0 0, v000001c8744439e0_0;  1 drivers
v000001c8744789d0_0 .net "MemWriteEn", 0 0, v000001c874444480_0;  1 drivers
v000001c874478750_0 .net "MemtoReg", 0 0, v000001c874444520_0;  1 drivers
v000001c874478610_0 .net "PC", 31 0, v000001c874478250_0;  alias, 1 drivers
v000001c874478f70_0 .net "PCPlus1", 31 0, L_000001c87447e030;  1 drivers
v000001c874477f30_0 .net "PCsrc", 1 0, v000001c874476b00_0;  1 drivers
v000001c874477b70_0 .net "RegDst", 0 0, v000001c874443c60_0;  1 drivers
v000001c874477710_0 .net "RegWriteEn", 0 0, v000001c874443da0_0;  1 drivers
v000001c8744778f0_0 .net "WriteRegister", 4 0, L_000001c874517f40;  1 drivers
v000001c874477fd0_0 .net *"_ivl_0", 0 0, L_000001c874424e80;  1 drivers
L_000001c8744bec90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c874478930_0 .net/2u *"_ivl_10", 4 0, L_000001c8744bec90;  1 drivers
L_000001c8744bf080 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c874477cb0_0 .net *"_ivl_101", 15 0, L_000001c8744bf080;  1 drivers
v000001c8744782f0_0 .net *"_ivl_102", 31 0, L_000001c87447dc70;  1 drivers
L_000001c8744bf0c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c874477350_0 .net *"_ivl_105", 25 0, L_000001c8744bf0c8;  1 drivers
L_000001c8744bf110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c874478d90_0 .net/2u *"_ivl_106", 31 0, L_000001c8744bf110;  1 drivers
v000001c874477490_0 .net *"_ivl_108", 0 0, L_000001c87447e0d0;  1 drivers
L_000001c8744bf158 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c874478430_0 .net/2u *"_ivl_110", 5 0, L_000001c8744bf158;  1 drivers
v000001c874478570_0 .net *"_ivl_112", 0 0, L_000001c87447def0;  1 drivers
v000001c874479150_0 .net *"_ivl_115", 0 0, L_000001c874507b80;  1 drivers
v000001c874478b10_0 .net *"_ivl_116", 47 0, L_000001c87447d310;  1 drivers
L_000001c8744bf1a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c874478cf0_0 .net *"_ivl_119", 15 0, L_000001c8744bf1a0;  1 drivers
L_000001c8744becd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c874477d50_0 .net/2u *"_ivl_12", 5 0, L_000001c8744becd8;  1 drivers
v000001c8744786b0_0 .net *"_ivl_120", 47 0, L_000001c87447d630;  1 drivers
L_000001c8744bf1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c874477850_0 .net *"_ivl_123", 15 0, L_000001c8744bf1e8;  1 drivers
v000001c874478890_0 .net *"_ivl_125", 0 0, L_000001c87447e170;  1 drivers
v000001c874478a70_0 .net *"_ivl_126", 31 0, L_000001c87447d6d0;  1 drivers
v000001c874477df0_0 .net *"_ivl_128", 47 0, L_000001c87447e8f0;  1 drivers
v000001c8744787f0_0 .net *"_ivl_130", 47 0, L_000001c87447db30;  1 drivers
v000001c874478bb0_0 .net *"_ivl_132", 47 0, L_000001c87447ddb0;  1 drivers
v000001c874478ed0_0 .net *"_ivl_134", 47 0, L_000001c87447de50;  1 drivers
L_000001c8744bf230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c874479010_0 .net/2u *"_ivl_138", 1 0, L_000001c8744bf230;  1 drivers
v000001c874477e90_0 .net *"_ivl_14", 0 0, L_000001c87447e490;  1 drivers
v000001c8744790b0_0 .net *"_ivl_140", 0 0, L_000001c87447e210;  1 drivers
L_000001c8744bf278 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c8744777b0_0 .net/2u *"_ivl_142", 1 0, L_000001c8744bf278;  1 drivers
v000001c874478070_0 .net *"_ivl_144", 0 0, L_000001c87447e2b0;  1 drivers
L_000001c8744bf2c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c8744791f0_0 .net/2u *"_ivl_146", 1 0, L_000001c8744bf2c0;  1 drivers
v000001c874477530_0 .net *"_ivl_148", 0 0, L_000001c874518d00;  1 drivers
L_000001c8744bf308 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c8744775d0_0 .net/2u *"_ivl_150", 31 0, L_000001c8744bf308;  1 drivers
L_000001c8744bf350 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c874477ad0_0 .net/2u *"_ivl_152", 31 0, L_000001c8744bf350;  1 drivers
v000001c874477990_0 .net *"_ivl_154", 31 0, L_000001c8745195c0;  1 drivers
v000001c874478110_0 .net *"_ivl_156", 31 0, L_000001c874518580;  1 drivers
L_000001c8744bed20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c8744b9530_0 .net/2u *"_ivl_16", 4 0, L_000001c8744bed20;  1 drivers
v000001c8744b9ad0_0 .net *"_ivl_160", 0 0, L_000001c874507790;  1 drivers
L_000001c8744bf3e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8744ba750_0 .net/2u *"_ivl_162", 31 0, L_000001c8744bf3e0;  1 drivers
L_000001c8744bf4b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c8744ba7f0_0 .net/2u *"_ivl_166", 5 0, L_000001c8744bf4b8;  1 drivers
v000001c8744b9a30_0 .net *"_ivl_168", 0 0, L_000001c874519b60;  1 drivers
L_000001c8744bf500 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c8744ba610_0 .net/2u *"_ivl_170", 5 0, L_000001c8744bf500;  1 drivers
v000001c8744ba890_0 .net *"_ivl_172", 0 0, L_000001c8745192a0;  1 drivers
v000001c8744baa70_0 .net *"_ivl_175", 0 0, L_000001c8745078e0;  1 drivers
L_000001c8744bf548 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c8744b98f0_0 .net/2u *"_ivl_176", 5 0, L_000001c8744bf548;  1 drivers
v000001c8744ba930_0 .net *"_ivl_178", 0 0, L_000001c874518620;  1 drivers
v000001c8744b9e90_0 .net *"_ivl_181", 0 0, L_000001c874506d80;  1 drivers
L_000001c8744bf590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8744ba9d0_0 .net/2u *"_ivl_182", 15 0, L_000001c8744bf590;  1 drivers
v000001c8744bab10_0 .net *"_ivl_184", 31 0, L_000001c874518440;  1 drivers
v000001c8744b8db0_0 .net *"_ivl_187", 0 0, L_000001c8745186c0;  1 drivers
v000001c8744b8c70_0 .net *"_ivl_188", 15 0, L_000001c874518ee0;  1 drivers
v000001c8744b9df0_0 .net *"_ivl_19", 4 0, L_000001c87447d950;  1 drivers
v000001c8744b8d10_0 .net *"_ivl_190", 31 0, L_000001c874518760;  1 drivers
v000001c8744b9c10_0 .net *"_ivl_194", 31 0, L_000001c8745190c0;  1 drivers
L_000001c8744bf5d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8744b9b70_0 .net *"_ivl_197", 25 0, L_000001c8744bf5d8;  1 drivers
L_000001c8744bf620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8744b8e50_0 .net/2u *"_ivl_198", 31 0, L_000001c8744bf620;  1 drivers
L_000001c8744bec48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c8744b9d50_0 .net/2u *"_ivl_2", 5 0, L_000001c8744bec48;  1 drivers
v000001c8744b9f30_0 .net *"_ivl_20", 4 0, L_000001c87447e7b0;  1 drivers
v000001c8744b92b0_0 .net *"_ivl_200", 0 0, L_000001c874519340;  1 drivers
L_000001c8744bf668 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c8744ba250_0 .net/2u *"_ivl_202", 5 0, L_000001c8744bf668;  1 drivers
v000001c8744ba6b0_0 .net *"_ivl_204", 0 0, L_000001c8745198e0;  1 drivers
L_000001c8744bf6b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c8744b8ef0_0 .net/2u *"_ivl_206", 5 0, L_000001c8744bf6b0;  1 drivers
v000001c8744b90d0_0 .net *"_ivl_208", 0 0, L_000001c874517e00;  1 drivers
v000001c8744b9fd0_0 .net *"_ivl_211", 0 0, L_000001c874507950;  1 drivers
v000001c8744b9210_0 .net *"_ivl_213", 0 0, L_000001c874506ca0;  1 drivers
L_000001c8744bf6f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c8744b8f90_0 .net/2u *"_ivl_214", 5 0, L_000001c8744bf6f8;  1 drivers
v000001c8744b9710_0 .net *"_ivl_216", 0 0, L_000001c874517fe0;  1 drivers
L_000001c8744bf740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c8744b9cb0_0 .net/2u *"_ivl_218", 31 0, L_000001c8744bf740;  1 drivers
v000001c8744b9030_0 .net *"_ivl_220", 31 0, L_000001c874518800;  1 drivers
v000001c8744b9850_0 .net *"_ivl_224", 31 0, L_000001c8745188a0;  1 drivers
L_000001c8744bf788 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8744ba070_0 .net *"_ivl_227", 25 0, L_000001c8744bf788;  1 drivers
L_000001c8744bf7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8744b9350_0 .net/2u *"_ivl_228", 31 0, L_000001c8744bf7d0;  1 drivers
v000001c8744ba570_0 .net *"_ivl_230", 0 0, L_000001c874519a20;  1 drivers
L_000001c8744bf818 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c8744ba430_0 .net/2u *"_ivl_232", 5 0, L_000001c8744bf818;  1 drivers
v000001c8744b9170_0 .net *"_ivl_234", 0 0, L_000001c874519480;  1 drivers
L_000001c8744bf860 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c8744b93f0_0 .net/2u *"_ivl_236", 5 0, L_000001c8744bf860;  1 drivers
v000001c8744b9990_0 .net *"_ivl_238", 0 0, L_000001c874517cc0;  1 drivers
v000001c8744ba110_0 .net *"_ivl_24", 0 0, L_000001c874506df0;  1 drivers
v000001c8744b9490_0 .net *"_ivl_241", 0 0, L_000001c874507410;  1 drivers
v000001c8744ba1b0_0 .net *"_ivl_243", 0 0, L_000001c874507480;  1 drivers
L_000001c8744bf8a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c8744ba2f0_0 .net/2u *"_ivl_244", 5 0, L_000001c8744bf8a8;  1 drivers
v000001c8744b95d0_0 .net *"_ivl_246", 0 0, L_000001c874519160;  1 drivers
v000001c8744ba390_0 .net *"_ivl_248", 31 0, L_000001c874519200;  1 drivers
L_000001c8744bed68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c8744b9670_0 .net/2u *"_ivl_26", 4 0, L_000001c8744bed68;  1 drivers
v000001c8744ba4d0_0 .net *"_ivl_29", 4 0, L_000001c87447ce10;  1 drivers
v000001c8744b97b0_0 .net *"_ivl_32", 0 0, L_000001c874507aa0;  1 drivers
L_000001c8744bedb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c87447a760_0 .net/2u *"_ivl_34", 4 0, L_000001c8744bedb0;  1 drivers
v000001c874479860_0 .net *"_ivl_37", 4 0, L_000001c87447cc30;  1 drivers
v000001c87447b160_0 .net *"_ivl_40", 0 0, L_000001c874507a30;  1 drivers
L_000001c8744bedf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c87447a120_0 .net/2u *"_ivl_42", 15 0, L_000001c8744bedf8;  1 drivers
v000001c8744795e0_0 .net *"_ivl_45", 15 0, L_000001c87447e3f0;  1 drivers
v000001c874479720_0 .net *"_ivl_48", 0 0, L_000001c8745074f0;  1 drivers
v000001c87447a1c0_0 .net *"_ivl_5", 5 0, L_000001c87447d590;  1 drivers
L_000001c8744bee40 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c87447a260_0 .net/2u *"_ivl_50", 36 0, L_000001c8744bee40;  1 drivers
L_000001c8744bee88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c874479900_0 .net/2u *"_ivl_52", 31 0, L_000001c8744bee88;  1 drivers
v000001c87447a300_0 .net *"_ivl_55", 4 0, L_000001c87447ccd0;  1 drivers
v000001c87447a8a0_0 .net *"_ivl_56", 36 0, L_000001c87447d3b0;  1 drivers
v000001c87447a3a0_0 .net *"_ivl_58", 36 0, L_000001c87447e850;  1 drivers
v000001c87447abc0_0 .net *"_ivl_62", 0 0, L_000001c874507560;  1 drivers
L_000001c8744beed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c87447b0c0_0 .net/2u *"_ivl_64", 5 0, L_000001c8744beed0;  1 drivers
v000001c87447aee0_0 .net *"_ivl_67", 5 0, L_000001c87447e710;  1 drivers
v000001c874479400_0 .net *"_ivl_70", 0 0, L_000001c8745075d0;  1 drivers
L_000001c8744bef18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c87447ac60_0 .net/2u *"_ivl_72", 57 0, L_000001c8744bef18;  1 drivers
L_000001c8744bef60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c87447a080_0 .net/2u *"_ivl_74", 31 0, L_000001c8744bef60;  1 drivers
v000001c87447af80_0 .net *"_ivl_77", 25 0, L_000001c87447d4f0;  1 drivers
v000001c87447a440_0 .net *"_ivl_78", 57 0, L_000001c87447d270;  1 drivers
v000001c87447a9e0_0 .net *"_ivl_8", 0 0, L_000001c874507800;  1 drivers
v000001c8744794a0_0 .net *"_ivl_80", 57 0, L_000001c87447d8b0;  1 drivers
L_000001c8744befa8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c87447a4e0_0 .net/2u *"_ivl_84", 31 0, L_000001c8744befa8;  1 drivers
L_000001c8744beff0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c87447b020_0 .net/2u *"_ivl_88", 5 0, L_000001c8744beff0;  1 drivers
v000001c87447a800_0 .net *"_ivl_90", 0 0, L_000001c87447d1d0;  1 drivers
L_000001c8744bf038 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c87447a580_0 .net/2u *"_ivl_92", 5 0, L_000001c8744bf038;  1 drivers
v000001c87447a620_0 .net *"_ivl_94", 0 0, L_000001c87447e5d0;  1 drivers
v000001c87447ae40_0 .net *"_ivl_97", 0 0, L_000001c874507640;  1 drivers
v000001c8744799a0_0 .net *"_ivl_98", 47 0, L_000001c87447e670;  1 drivers
v000001c87447ad00_0 .net "adderResult", 31 0, L_000001c87447df90;  1 drivers
v000001c87447ada0_0 .net "address", 31 0, L_000001c87447d090;  1 drivers
v000001c87447b200_0 .net "clk", 0 0, L_000001c874507b10;  alias, 1 drivers
v000001c874479360_0 .var "cycles_consumed", 31 0;
o000001c874481048 .functor BUFZ 1, C4<z>; HiZ drive
v000001c87447a6c0_0 .net "excep_flag", 0 0, o000001c874481048;  0 drivers
v000001c874479540_0 .net "extImm", 31 0, L_000001c874519020;  1 drivers
v000001c87447a940_0 .net "funct", 5 0, L_000001c87447da90;  1 drivers
v000001c87447aa80_0 .net "hlt", 0 0, v000001c874443e40_0;  1 drivers
v000001c87447ab20_0 .net "imm", 15 0, L_000001c87447cd70;  1 drivers
v000001c874479680_0 .net "immediate", 31 0, L_000001c874518300;  1 drivers
v000001c8744797c0_0 .net "input_clk", 0 0, v000001c87447dbd0_0;  1 drivers
v000001c874479a40_0 .net "instruction", 31 0, L_000001c874518da0;  1 drivers
v000001c874479d60_0 .net "memoryReadData", 31 0, v000001c874475520_0;  1 drivers
v000001c874479c20_0 .net "nextPC", 31 0, L_000001c8745197a0;  1 drivers
v000001c874479ae0_0 .net "opcode", 5 0, L_000001c87447d130;  1 drivers
v000001c874479b80_0 .net "rd", 4 0, L_000001c87447cff0;  1 drivers
v000001c874479cc0_0 .net "readData1", 31 0, L_000001c874507870;  1 drivers
v000001c874479e00_0 .net "readData1_w", 31 0, L_000001c874518940;  1 drivers
v000001c874479ea0_0 .net "readData2", 31 0, L_000001c8745073a0;  1 drivers
v000001c874479f40_0 .net "rs", 4 0, L_000001c87447cb90;  1 drivers
v000001c874479fe0_0 .net "rst", 0 0, v000001c87447d810_0;  1 drivers
v000001c87447ea30_0 .net "rt", 4 0, L_000001c87447e530;  1 drivers
v000001c87447d9f0_0 .net "shamt", 31 0, L_000001c87447ceb0;  1 drivers
v000001c87447cf50_0 .net "wire_instruction", 31 0, L_000001c8745076b0;  1 drivers
v000001c87447e990_0 .net "writeData", 31 0, L_000001c874519520;  1 drivers
v000001c87447e350_0 .net "zero", 0 0, L_000001c874517ea0;  1 drivers
L_000001c87447d590 .part L_000001c874518da0, 26, 6;
L_000001c87447d130 .functor MUXZ 6, L_000001c87447d590, L_000001c8744bec48, L_000001c874424e80, C4<>;
L_000001c87447e490 .cmp/eq 6, L_000001c87447d130, L_000001c8744becd8;
L_000001c87447d950 .part L_000001c874518da0, 11, 5;
L_000001c87447e7b0 .functor MUXZ 5, L_000001c87447d950, L_000001c8744bed20, L_000001c87447e490, C4<>;
L_000001c87447cff0 .functor MUXZ 5, L_000001c87447e7b0, L_000001c8744bec90, L_000001c874507800, C4<>;
L_000001c87447ce10 .part L_000001c874518da0, 21, 5;
L_000001c87447cb90 .functor MUXZ 5, L_000001c87447ce10, L_000001c8744bed68, L_000001c874506df0, C4<>;
L_000001c87447cc30 .part L_000001c874518da0, 16, 5;
L_000001c87447e530 .functor MUXZ 5, L_000001c87447cc30, L_000001c8744bedb0, L_000001c874507aa0, C4<>;
L_000001c87447e3f0 .part L_000001c874518da0, 0, 16;
L_000001c87447cd70 .functor MUXZ 16, L_000001c87447e3f0, L_000001c8744bedf8, L_000001c874507a30, C4<>;
L_000001c87447ccd0 .part L_000001c874518da0, 6, 5;
L_000001c87447d3b0 .concat [ 5 32 0 0], L_000001c87447ccd0, L_000001c8744bee88;
L_000001c87447e850 .functor MUXZ 37, L_000001c87447d3b0, L_000001c8744bee40, L_000001c8745074f0, C4<>;
L_000001c87447ceb0 .part L_000001c87447e850, 0, 32;
L_000001c87447e710 .part L_000001c874518da0, 0, 6;
L_000001c87447da90 .functor MUXZ 6, L_000001c87447e710, L_000001c8744beed0, L_000001c874507560, C4<>;
L_000001c87447d4f0 .part L_000001c874518da0, 0, 26;
L_000001c87447d270 .concat [ 26 32 0 0], L_000001c87447d4f0, L_000001c8744bef60;
L_000001c87447d8b0 .functor MUXZ 58, L_000001c87447d270, L_000001c8744bef18, L_000001c8745075d0, C4<>;
L_000001c87447d090 .part L_000001c87447d8b0, 0, 32;
L_000001c87447e030 .arith/sum 32, v000001c874478250_0, L_000001c8744befa8;
L_000001c87447d1d0 .cmp/eq 6, L_000001c87447d130, L_000001c8744beff0;
L_000001c87447e5d0 .cmp/eq 6, L_000001c87447d130, L_000001c8744bf038;
L_000001c87447e670 .concat [ 32 16 0 0], L_000001c87447d090, L_000001c8744bf080;
L_000001c87447dc70 .concat [ 6 26 0 0], L_000001c87447d130, L_000001c8744bf0c8;
L_000001c87447e0d0 .cmp/eq 32, L_000001c87447dc70, L_000001c8744bf110;
L_000001c87447def0 .cmp/eq 6, L_000001c87447da90, L_000001c8744bf158;
L_000001c87447d310 .concat [ 32 16 0 0], L_000001c874507870, L_000001c8744bf1a0;
L_000001c87447d630 .concat [ 32 16 0 0], v000001c874478250_0, L_000001c8744bf1e8;
L_000001c87447e170 .part L_000001c87447cd70, 15, 1;
LS_000001c87447d6d0_0_0 .concat [ 1 1 1 1], L_000001c87447e170, L_000001c87447e170, L_000001c87447e170, L_000001c87447e170;
LS_000001c87447d6d0_0_4 .concat [ 1 1 1 1], L_000001c87447e170, L_000001c87447e170, L_000001c87447e170, L_000001c87447e170;
LS_000001c87447d6d0_0_8 .concat [ 1 1 1 1], L_000001c87447e170, L_000001c87447e170, L_000001c87447e170, L_000001c87447e170;
LS_000001c87447d6d0_0_12 .concat [ 1 1 1 1], L_000001c87447e170, L_000001c87447e170, L_000001c87447e170, L_000001c87447e170;
LS_000001c87447d6d0_0_16 .concat [ 1 1 1 1], L_000001c87447e170, L_000001c87447e170, L_000001c87447e170, L_000001c87447e170;
LS_000001c87447d6d0_0_20 .concat [ 1 1 1 1], L_000001c87447e170, L_000001c87447e170, L_000001c87447e170, L_000001c87447e170;
LS_000001c87447d6d0_0_24 .concat [ 1 1 1 1], L_000001c87447e170, L_000001c87447e170, L_000001c87447e170, L_000001c87447e170;
LS_000001c87447d6d0_0_28 .concat [ 1 1 1 1], L_000001c87447e170, L_000001c87447e170, L_000001c87447e170, L_000001c87447e170;
LS_000001c87447d6d0_1_0 .concat [ 4 4 4 4], LS_000001c87447d6d0_0_0, LS_000001c87447d6d0_0_4, LS_000001c87447d6d0_0_8, LS_000001c87447d6d0_0_12;
LS_000001c87447d6d0_1_4 .concat [ 4 4 4 4], LS_000001c87447d6d0_0_16, LS_000001c87447d6d0_0_20, LS_000001c87447d6d0_0_24, LS_000001c87447d6d0_0_28;
L_000001c87447d6d0 .concat [ 16 16 0 0], LS_000001c87447d6d0_1_0, LS_000001c87447d6d0_1_4;
L_000001c87447e8f0 .concat [ 16 32 0 0], L_000001c87447cd70, L_000001c87447d6d0;
L_000001c87447db30 .arith/sum 48, L_000001c87447d630, L_000001c87447e8f0;
L_000001c87447ddb0 .functor MUXZ 48, L_000001c87447db30, L_000001c87447d310, L_000001c874507b80, C4<>;
L_000001c87447de50 .functor MUXZ 48, L_000001c87447ddb0, L_000001c87447e670, L_000001c874507640, C4<>;
L_000001c87447df90 .part L_000001c87447de50, 0, 32;
L_000001c87447e210 .cmp/eq 2, v000001c874476b00_0, L_000001c8744bf230;
L_000001c87447e2b0 .cmp/eq 2, v000001c874476b00_0, L_000001c8744bf278;
L_000001c874518d00 .cmp/eq 2, v000001c874476b00_0, L_000001c8744bf2c0;
L_000001c8745195c0 .functor MUXZ 32, L_000001c8744bf350, L_000001c8744bf308, L_000001c874518d00, C4<>;
L_000001c874518580 .functor MUXZ 32, L_000001c8745195c0, L_000001c87447df90, L_000001c87447e2b0, C4<>;
L_000001c8745197a0 .functor MUXZ 32, L_000001c874518580, L_000001c87447e030, L_000001c87447e210, C4<>;
L_000001c874518da0 .functor MUXZ 32, L_000001c8745076b0, L_000001c8744bf3e0, L_000001c874507790, C4<>;
L_000001c874519b60 .cmp/eq 6, L_000001c87447d130, L_000001c8744bf4b8;
L_000001c8745192a0 .cmp/eq 6, L_000001c87447d130, L_000001c8744bf500;
L_000001c874518620 .cmp/eq 6, L_000001c87447d130, L_000001c8744bf548;
L_000001c874518440 .concat [ 16 16 0 0], L_000001c87447cd70, L_000001c8744bf590;
L_000001c8745186c0 .part L_000001c87447cd70, 15, 1;
LS_000001c874518ee0_0_0 .concat [ 1 1 1 1], L_000001c8745186c0, L_000001c8745186c0, L_000001c8745186c0, L_000001c8745186c0;
LS_000001c874518ee0_0_4 .concat [ 1 1 1 1], L_000001c8745186c0, L_000001c8745186c0, L_000001c8745186c0, L_000001c8745186c0;
LS_000001c874518ee0_0_8 .concat [ 1 1 1 1], L_000001c8745186c0, L_000001c8745186c0, L_000001c8745186c0, L_000001c8745186c0;
LS_000001c874518ee0_0_12 .concat [ 1 1 1 1], L_000001c8745186c0, L_000001c8745186c0, L_000001c8745186c0, L_000001c8745186c0;
L_000001c874518ee0 .concat [ 4 4 4 4], LS_000001c874518ee0_0_0, LS_000001c874518ee0_0_4, LS_000001c874518ee0_0_8, LS_000001c874518ee0_0_12;
L_000001c874518760 .concat [ 16 16 0 0], L_000001c87447cd70, L_000001c874518ee0;
L_000001c874519020 .functor MUXZ 32, L_000001c874518760, L_000001c874518440, L_000001c874506d80, C4<>;
L_000001c8745190c0 .concat [ 6 26 0 0], L_000001c87447d130, L_000001c8744bf5d8;
L_000001c874519340 .cmp/eq 32, L_000001c8745190c0, L_000001c8744bf620;
L_000001c8745198e0 .cmp/eq 6, L_000001c87447da90, L_000001c8744bf668;
L_000001c874517e00 .cmp/eq 6, L_000001c87447da90, L_000001c8744bf6b0;
L_000001c874517fe0 .cmp/eq 6, L_000001c87447d130, L_000001c8744bf6f8;
L_000001c874518800 .functor MUXZ 32, L_000001c874519020, L_000001c8744bf740, L_000001c874517fe0, C4<>;
L_000001c874518300 .functor MUXZ 32, L_000001c874518800, L_000001c87447ceb0, L_000001c874506ca0, C4<>;
L_000001c8745188a0 .concat [ 6 26 0 0], L_000001c87447d130, L_000001c8744bf788;
L_000001c874519a20 .cmp/eq 32, L_000001c8745188a0, L_000001c8744bf7d0;
L_000001c874519480 .cmp/eq 6, L_000001c87447da90, L_000001c8744bf818;
L_000001c874517cc0 .cmp/eq 6, L_000001c87447da90, L_000001c8744bf860;
L_000001c874519160 .cmp/eq 6, L_000001c87447d130, L_000001c8744bf8a8;
L_000001c874519200 .functor MUXZ 32, L_000001c874507870, v000001c874478250_0, L_000001c874519160, C4<>;
L_000001c874518940 .functor MUXZ 32, L_000001c874519200, L_000001c8745073a0, L_000001c874507480, C4<>;
S_000001c8743e32f0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c87444ca00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c874507020 .functor NOT 1, v000001c8744434e0_0, C4<0>, C4<0>, C4<0>;
v000001c8744433a0_0 .net *"_ivl_0", 0 0, L_000001c874507020;  1 drivers
v000001c874443620_0 .net "in1", 31 0, L_000001c8745073a0;  alias, 1 drivers
v000001c874443440_0 .net "in2", 31 0, L_000001c874518300;  alias, 1 drivers
v000001c8744448e0_0 .net "out", 31 0, L_000001c874518b20;  alias, 1 drivers
v000001c874443bc0_0 .net "s", 0 0, v000001c8744434e0_0;  alias, 1 drivers
L_000001c874518b20 .functor MUXZ 32, L_000001c874518300, L_000001c8745073a0, L_000001c874507020, C4<>;
S_000001c8743929c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c8744b0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001c8744b00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001c8744b0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001c8744b0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001c8744b0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001c8744b01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c8744b01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c8744b0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001c8744b0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c8744b0288 .param/l "j" 0 4 12, C4<000010>;
P_000001c8744b02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c8744b02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c8744b0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001c8744b0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c8744b03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c8744b03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c8744b0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c8744b0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001c8744b0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001c8744b04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c8744b04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c8744b0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001c8744b0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001c8744b0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001c8744b05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c8744b0608 .param/l "xori" 0 4 8, C4<001110>;
v000001c874443d00_0 .var "ALUOp", 3 0;
v000001c8744434e0_0 .var "ALUSrc", 0 0;
v000001c8744439e0_0 .var "MemReadEn", 0 0;
v000001c874444480_0 .var "MemWriteEn", 0 0;
v000001c874444520_0 .var "MemtoReg", 0 0;
v000001c874443c60_0 .var "RegDst", 0 0;
v000001c874443da0_0 .var "RegWriteEn", 0 0;
v000001c874444a20_0 .net "funct", 5 0, L_000001c87447da90;  alias, 1 drivers
v000001c874443e40_0 .var "hlt", 0 0;
v000001c874443ee0_0 .net "opcode", 5 0, L_000001c87447d130;  alias, 1 drivers
v000001c874444ac0_0 .net "rst", 0 0, v000001c87447d810_0;  alias, 1 drivers
E_000001c87444cb80 .event anyedge, v000001c874444ac0_0, v000001c874443ee0_0, v000001c874444a20_0;
S_000001c874392b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c87444c5c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c8745076b0 .functor BUFZ 32, L_000001c874518a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c874443f80_0 .net "Data_Out", 31 0, L_000001c8745076b0;  alias, 1 drivers
v000001c874444020 .array "InstMem", 0 1023, 31 0;
v000001c8744440c0_0 .net *"_ivl_0", 31 0, L_000001c874518a80;  1 drivers
v000001c874442c20_0 .net *"_ivl_3", 9 0, L_000001c874519980;  1 drivers
v000001c874442cc0_0 .net *"_ivl_4", 11 0, L_000001c874519700;  1 drivers
L_000001c8744bf398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c874422ee0_0 .net *"_ivl_7", 1 0, L_000001c8744bf398;  1 drivers
v000001c874423340_0 .net "addr", 31 0, v000001c874478250_0;  alias, 1 drivers
v000001c874476f60_0 .var/i "i", 31 0;
L_000001c874518a80 .array/port v000001c874444020, L_000001c874519700;
L_000001c874519980 .part v000001c874478250_0, 0, 10;
L_000001c874519700 .concat [ 10 2 0 0], L_000001c874519980, L_000001c8744bf398;
S_000001c8743e1810 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001c874507870 .functor BUFZ 32, L_000001c874518f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c8745073a0 .functor BUFZ 32, L_000001c874519840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c8744761a0_0 .net *"_ivl_0", 31 0, L_000001c874518f80;  1 drivers
v000001c874475ac0_0 .net *"_ivl_10", 6 0, L_000001c874519ac0;  1 drivers
L_000001c8744bf470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c874476c40_0 .net *"_ivl_13", 1 0, L_000001c8744bf470;  1 drivers
v000001c8744757a0_0 .net *"_ivl_2", 6 0, L_000001c874518e40;  1 drivers
L_000001c8744bf428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c874476600_0 .net *"_ivl_5", 1 0, L_000001c8744bf428;  1 drivers
v000001c874475660_0 .net *"_ivl_8", 31 0, L_000001c874519840;  1 drivers
v000001c874475f20_0 .net "clk", 0 0, L_000001c874507b10;  alias, 1 drivers
v000001c874476420_0 .var/i "i", 31 0;
v000001c874475700_0 .net "readData1", 31 0, L_000001c874507870;  alias, 1 drivers
v000001c874475d40_0 .net "readData2", 31 0, L_000001c8745073a0;  alias, 1 drivers
v000001c8744764c0_0 .net "readRegister1", 4 0, L_000001c87447cb90;  alias, 1 drivers
v000001c874475980_0 .net "readRegister2", 4 0, L_000001c87447e530;  alias, 1 drivers
v000001c874476560 .array "registers", 31 0, 31 0;
v000001c874476240_0 .net "rst", 0 0, v000001c87447d810_0;  alias, 1 drivers
v000001c8744766a0_0 .net "we", 0 0, v000001c874443da0_0;  alias, 1 drivers
v000001c874476100_0 .net "writeData", 31 0, L_000001c874519520;  alias, 1 drivers
v000001c874476740_0 .net "writeRegister", 4 0, L_000001c874517f40;  alias, 1 drivers
E_000001c87444c600/0 .event negedge, v000001c874444ac0_0;
E_000001c87444c600/1 .event posedge, v000001c874475f20_0;
E_000001c87444c600 .event/or E_000001c87444c600/0, E_000001c87444c600/1;
L_000001c874518f80 .array/port v000001c874476560, L_000001c874518e40;
L_000001c874518e40 .concat [ 5 2 0 0], L_000001c87447cb90, L_000001c8744bf428;
L_000001c874519840 .array/port v000001c874476560, L_000001c874519ac0;
L_000001c874519ac0 .concat [ 5 2 0 0], L_000001c87447e530, L_000001c8744bf470;
S_000001c8743e19a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001c8743e1810;
 .timescale 0 0;
v000001c874475a20_0 .var/i "i", 31 0;
S_000001c8743cb9a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c87444bec0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c874507720 .functor NOT 1, v000001c874443c60_0, C4<0>, C4<0>, C4<0>;
v000001c874475b60_0 .net *"_ivl_0", 0 0, L_000001c874507720;  1 drivers
v000001c8744762e0_0 .net "in1", 4 0, L_000001c87447e530;  alias, 1 drivers
v000001c8744758e0_0 .net "in2", 4 0, L_000001c87447cff0;  alias, 1 drivers
v000001c8744767e0_0 .net "out", 4 0, L_000001c874517f40;  alias, 1 drivers
v000001c874475c00_0 .net "s", 0 0, v000001c874443c60_0;  alias, 1 drivers
L_000001c874517f40 .functor MUXZ 5, L_000001c87447cff0, L_000001c87447e530, L_000001c874507720, C4<>;
S_000001c8743cbb30 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c87444c640 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c874507090 .functor NOT 1, v000001c874444520_0, C4<0>, C4<0>, C4<0>;
v000001c874475ca0_0 .net *"_ivl_0", 0 0, L_000001c874507090;  1 drivers
v000001c874475480_0 .net "in1", 31 0, v000001c874475840_0;  alias, 1 drivers
v000001c874476ec0_0 .net "in2", 31 0, v000001c874475520_0;  alias, 1 drivers
v000001c874476880_0 .net "out", 31 0, L_000001c874519520;  alias, 1 drivers
v000001c874476380_0 .net "s", 0 0, v000001c874444520_0;  alias, 1 drivers
L_000001c874519520 .functor MUXZ 32, v000001c874475520_0, v000001c874475840_0, L_000001c874507090, C4<>;
S_000001c874413dd0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c874413f60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c874413f98 .param/l "AND" 0 9 12, C4<0010>;
P_000001c874413fd0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c874414008 .param/l "OR" 0 9 12, C4<0011>;
P_000001c874414040 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c874414078 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c8744140b0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c8744140e8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c874414120 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c874414158 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c874414190 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c8744141c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c8744bf8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c874476920_0 .net/2u *"_ivl_0", 31 0, L_000001c8744bf8f0;  1 drivers
v000001c874475de0_0 .net "opSel", 3 0, v000001c874443d00_0;  alias, 1 drivers
v000001c8744769c0_0 .net "operand1", 31 0, L_000001c874518940;  alias, 1 drivers
v000001c874476a60_0 .net "operand2", 31 0, L_000001c874518b20;  alias, 1 drivers
v000001c874475840_0 .var "result", 31 0;
v000001c874475e80_0 .net "zero", 0 0, L_000001c874517ea0;  alias, 1 drivers
E_000001c87444c700 .event anyedge, v000001c874443d00_0, v000001c8744769c0_0, v000001c8744448e0_0;
L_000001c874517ea0 .cmp/eq 32, v000001c874475840_0, L_000001c8744bf8f0;
S_000001c8743fa480 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001c8744b0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001c8744b0688 .param/l "add" 0 4 5, C4<100000>;
P_000001c8744b06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c8744b06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c8744b0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001c8744b0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001c8744b07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c8744b07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c8744b0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c8744b0848 .param/l "j" 0 4 12, C4<000010>;
P_000001c8744b0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001c8744b08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c8744b08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001c8744b0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c8744b0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001c8744b0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001c8744b09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c8744b0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001c8744b0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001c8744b0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001c8744b0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c8744b0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c8744b0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001c8744b0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001c8744b0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c8744b0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001c874476b00_0 .var "PCsrc", 1 0;
v000001c874476d80_0 .net "excep_flag", 0 0, o000001c874481048;  alias, 0 drivers
v000001c874475fc0_0 .net "funct", 5 0, L_000001c87447da90;  alias, 1 drivers
v000001c874476060_0 .net "opcode", 5 0, L_000001c87447d130;  alias, 1 drivers
v000001c874476ba0_0 .net "operand1", 31 0, L_000001c874507870;  alias, 1 drivers
v000001c874476ce0_0 .net "operand2", 31 0, L_000001c874518b20;  alias, 1 drivers
v000001c874476e20_0 .net "rst", 0 0, v000001c87447d810_0;  alias, 1 drivers
E_000001c87444c780/0 .event anyedge, v000001c874444ac0_0, v000001c874476d80_0, v000001c874443ee0_0, v000001c874475700_0;
E_000001c87444c780/1 .event anyedge, v000001c8744448e0_0, v000001c874444a20_0;
E_000001c87444c780 .event/or E_000001c87444c780/0, E_000001c87444c780/1;
S_000001c8743fa610 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c874477000 .array "DataMem", 0 1023, 31 0;
v000001c8744770a0_0 .net "address", 31 0, v000001c874475840_0;  alias, 1 drivers
v000001c874477140_0 .net "clock", 0 0, L_000001c874507100;  1 drivers
v000001c8744771e0_0 .net "data", 31 0, L_000001c8745073a0;  alias, 1 drivers
v000001c874475340_0 .var/i "i", 31 0;
v000001c874475520_0 .var "q", 31 0;
v000001c8744755c0_0 .net "rden", 0 0, v000001c8744439e0_0;  alias, 1 drivers
v000001c874477c10_0 .net "wren", 0 0, v000001c874444480_0;  alias, 1 drivers
E_000001c87444bcc0 .event posedge, v000001c874477140_0;
S_000001c8743c6ac0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001c8743e3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c87444ca40 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c8744784d0_0 .net "PCin", 31 0, L_000001c8745197a0;  alias, 1 drivers
v000001c874478250_0 .var "PCout", 31 0;
v000001c874478390_0 .net "clk", 0 0, L_000001c874507b10;  alias, 1 drivers
v000001c8744773f0_0 .net "rst", 0 0, v000001c87447d810_0;  alias, 1 drivers
    .scope S_000001c8743fa480;
T_0 ;
    %wait E_000001c87444c780;
    %load/vec4 v000001c874476e20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c874476b00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c874476d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c874476b00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c874476060_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001c874476ba0_0;
    %load/vec4 v000001c874476ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001c874476060_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001c874476ba0_0;
    %load/vec4 v000001c874476ce0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001c874476060_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001c874476060_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001c874476060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001c874475fc0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c874476b00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c874476b00_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c8743c6ac0;
T_1 ;
    %wait E_000001c87444c600;
    %load/vec4 v000001c8744773f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c874478250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c8744784d0_0;
    %assign/vec4 v000001c874478250_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c874392b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c874476f60_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c874476f60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c874476f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %load/vec4 v000001c874476f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c874476f60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874444020, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c8743929c0;
T_3 ;
    %wait E_000001c87444cb80;
    %load/vec4 v000001c874444ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c874443e40_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c874443da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c874444480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c874444520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c8744439e0_0, 0;
    %assign/vec4 v000001c874443c60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c874443e40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c874443d00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c8744434e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c874443da0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c874444480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c874444520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c8744439e0_0, 0, 1;
    %store/vec4 v000001c874443c60_0, 0, 1;
    %load/vec4 v000001c874443ee0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443e40_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443da0_0, 0;
    %load/vec4 v000001c874444a20_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c874443c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744439e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874443da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874444520_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c874444480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8744434e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c874443d00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c8743e1810;
T_4 ;
    %wait E_000001c87444c600;
    %fork t_1, S_000001c8743e19a0;
    %jmp t_0;
    .scope S_000001c8743e19a0;
t_1 ;
    %load/vec4 v000001c874476240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c874475a20_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c874475a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c874475a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874476560, 0, 4;
    %load/vec4 v000001c874475a20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c874475a20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c8744766a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c874476100_0;
    %load/vec4 v000001c874476740_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874476560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874476560, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c8743e1810;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c8743e1810;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c874476420_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c874476420_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c874476420_0;
    %ix/getv/s 4, v000001c874476420_0;
    %load/vec4a v000001c874476560, 4;
    %ix/getv/s 4, v000001c874476420_0;
    %load/vec4a v000001c874476560, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c874476420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c874476420_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c874413dd0;
T_6 ;
    %wait E_000001c87444c700;
    %load/vec4 v000001c874475de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c8744769c0_0;
    %load/vec4 v000001c874476a60_0;
    %add;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c8744769c0_0;
    %load/vec4 v000001c874476a60_0;
    %sub;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c8744769c0_0;
    %load/vec4 v000001c874476a60_0;
    %and;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c8744769c0_0;
    %load/vec4 v000001c874476a60_0;
    %or;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c8744769c0_0;
    %load/vec4 v000001c874476a60_0;
    %xor;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c8744769c0_0;
    %load/vec4 v000001c874476a60_0;
    %or;
    %inv;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c8744769c0_0;
    %load/vec4 v000001c874476a60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c874476a60_0;
    %load/vec4 v000001c8744769c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c8744769c0_0;
    %ix/getv 4, v000001c874476a60_0;
    %shiftl 4;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c8744769c0_0;
    %ix/getv 4, v000001c874476a60_0;
    %shiftr 4;
    %assign/vec4 v000001c874475840_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c8743fa610;
T_7 ;
    %wait E_000001c87444bcc0;
    %load/vec4 v000001c8744755c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c8744770a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c874477000, 4;
    %assign/vec4 v000001c874475520_0, 0;
T_7.0 ;
    %load/vec4 v000001c874477c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c8744771e0_0;
    %ix/getv 3, v000001c8744770a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874477000, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c8743fa610;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c874477000, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001c8743fa610;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c874475340_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c874475340_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c874475340_0;
    %load/vec4a v000001c874477000, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001c874475340_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c874475340_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c874475340_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c8743e3160;
T_10 ;
    %wait E_000001c87444c600;
    %load/vec4 v000001c874479fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c874479360_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c874479360_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c874479360_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c87443e310;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c87447dbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c87447d810_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c87443e310;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c87447dbd0_0;
    %inv;
    %assign/vec4 v000001c87447dbd0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c87443e310;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c87447d810_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c87447d810_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001c87447d450_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
