<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Wed Dec 13 19:44:16 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">Loop_Fission</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.510, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">33, 33, 33, 33, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">10, 10, 2, -, -, 5, no</column>
<column name="- Loop 2">20, 20, 4, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 4, 0, 160, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 74, 4, 0</column>
<column name="Multiplexer">-, -, -, 113, -</column>
<column name="Register">-, -, 158, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="c1_U">fir_c1, 0, 10, 1, 0, 6, 10, 1, 60</column>
<column name="shift_reg_U">fir_shift_reg, 0, 64, 3, 0, 6, 32, 1, 192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln28_fu_176_p2">*, 2, 0, 20, 32, 10</column>
<column name="mul_ln31_fu_168_p2">*, 2, 0, 20, 32, 6</column>
<column name="acc_fu_181_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_1_fu_162_p2">+, 0, 0, 12, 3, 2</column>
<column name="i_fu_134_p2">+, 0, 0, 12, 3, 2</column>
<column name="output_r">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln17_fu_128_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="icmp_ln26_fu_150_p2">icmp, 0, 0, 9, 3, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_0_reg_105">9, 2, 32, 64</column>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="i1_0_reg_117">9, 2, 3, 6</column>
<column name="i_0_reg_93">9, 2, 3, 6</column>
<column name="shift_reg_address0">27, 5, 3, 15</column>
<column name="shift_reg_d0">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_0_reg_105">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="c1_load_reg_239">10, 0, 10, 0</column>
<column name="i1_0_reg_117">3, 0, 3, 0</column>
<column name="i_0_reg_93">3, 0, 3, 0</column>
<column name="i_1_reg_224">3, 0, 3, 0</column>
<column name="i_reg_201">3, 0, 3, 0</column>
<column name="mul_ln28_reg_244">32, 0, 32, 0</column>
<column name="mul_ln31_reg_229">32, 0, 32, 0</column>
<column name="shift_reg_load_1_reg_234">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="output_r">out, 32, ap_vld, output_r, pointer</column>
<column name="output_r_ap_vld">out, 1, ap_vld, output_r, pointer</column>
<column name="input_r">in, 32, ap_none, input_r, scalar</column>
</table>
</item>
</section>
</profile>
