

================================================================
== Vitis HLS Report for 'cholesky_kernel'
================================================================
* Date:           Fri Oct 21 07:58:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        cholesky_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+-----------+-----+------+----------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max    | min |  max |   Type   |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+-----------+-----+------+----------+
        |grp_cholesky_kernel_Pipeline_Loop_read_VITIS_LOOP_145_1_fu_217   |cholesky_kernel_Pipeline_Loop_read_VITIS_LOOP_145_1   |        ?|        ?|         ?|          ?|    ?|     ?|        no|
        |grp_chol_jj_double_512_16_s_fu_258                               |chol_jj_double_512_16_s                               |        ?|        ?|         ?|          ?|    ?|     ?|        no|
        |grp_chol_col_wrapper_double_512_16_s_fu_311                      |chol_col_wrapper_double_512_16_s                      |      108|     5265|  0.360 us|  17.548 us|  109|  5266|  dataflow|
        |grp_cholesky_kernel_Pipeline_Loop_write_VITIS_LOOP_155_2_fu_366  |cholesky_kernel_Pipeline_Loop_write_VITIS_LOOP_155_2  |        ?|        ?|         ?|          ?|    ?|     ?|        no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+-----------+-----+------+----------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_col  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      96|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   196|    67134|   61300|    0|
|Memory               |       32|     -|        0|       0|   64|
|Multiplexer          |        -|     -|        -|    3027|    -|
|Register             |        -|     -|      634|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       32|   196|    67768|   64423|   64|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        2|     6|        7|      14|   20|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|     3|        3|       7|   10|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_chol_col_wrapper_double_512_16_s_fu_311                      |chol_col_wrapper_double_512_16_s                      |        0|  176|  61232|  54164|    0|
    |grp_chol_jj_double_512_16_s_fu_258                               |chol_jj_double_512_16_s                               |        0|   11|   3808|   3614|    0|
    |grp_cholesky_kernel_Pipeline_Loop_read_VITIS_LOOP_145_1_fu_217   |cholesky_kernel_Pipeline_Loop_read_VITIS_LOOP_145_1   |        0|    0|    231|    352|    0|
    |grp_cholesky_kernel_Pipeline_Loop_write_VITIS_LOOP_155_2_fu_366  |cholesky_kernel_Pipeline_Loop_write_VITIS_LOOP_155_2  |        0|    0|    220|    415|    0|
    |control_s_axi_U                                                  |control_s_axi                                         |        0|    0|    144|    232|    0|
    |gmem0_m_axi_U                                                    |gmem0_m_axi                                           |        0|    0|   1012|   2380|    0|
    |mul_31ns_31ns_62_2_1_U795                                        |mul_31ns_31ns_62_2_1                                  |        0|    3|    161|     47|    0|
    |mul_31ns_31ns_62_2_1_U796                                        |mul_31ns_31ns_62_2_1                                  |        0|    3|    161|     47|    0|
    |mul_32s_32s_32_2_1_U794                                          |mul_32s_32s_32_2_1                                    |        0|    3|    165|     49|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                            |                                                      |        0|  196|  67134|  61300|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------+--------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                          Memory                          |                                  Module                                  | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------+--------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dataj_U                                                   |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_1_U                                                 |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_2_U                                                 |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_3_U                                                 |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_4_U                                                 |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_5_U                                                 |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_6_U                                                 |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_7_U                                                 |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_8_U                                                 |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_9_U                                                 |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_10_U                                                |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_11_U                                                |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_12_U                                                |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_13_U                                                |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_14_U                                                |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |dataj_15_U                                                |dataj_RAM_AUTO_1R1W                                                       |        2|  0|   0|    0|    512|   64|     1|        32768|
    |void_cholesky_double_512_16_int_double_int_int_matA_U     |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |void_cholesky_double_512_16_int_double_int_int_matA_16_U  |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |void_cholesky_double_512_16_int_double_int_int_matA_17_U  |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |void_cholesky_double_512_16_int_double_int_int_matA_18_U  |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |void_cholesky_double_512_16_int_double_int_int_matA_19_U  |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |void_cholesky_double_512_16_int_double_int_int_matA_20_U  |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |void_cholesky_double_512_16_int_double_int_int_matA_21_U  |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |void_cholesky_double_512_16_int_double_int_int_matA_22_U  |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |void_cholesky_double_512_16_int_double_int_int_matA_23_U  |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |void_cholesky_double_512_16_int_double_int_int_matA_24_U  |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_10_U            |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_11_U            |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_12_U            |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_13_U            |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_14_U            |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_15_U            |void_cholesky_double_512_16_int_double_int_int_matA_XPM_MEMORY_URAM_1R1W  |        0|  0|   0|    4|  16384|   64|     1|      1048576|
    +----------------------------------------------------------+--------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                     |                                                                          |       32|  0|   0|   64| 270336| 2048|    32|     17301504|
    +----------------------------------------------------------+--------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |j_3_fu_480_p2                                                 |         +|   0|  0|  38|          31|           1|
    |ap_block_state151                                             |       and|   0|  0|   2|           1|           1|
    |ap_block_state75_on_subcall_done                              |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n                                         |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                                             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                                             |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                                             |       and|   0|  0|   2|           1|           2|
    |icmp_ln126_fu_475_p2                                          |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln144_fu_432_p2                                          |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1                                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_chol_col_wrapper_double_512_16_s_fu_311_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_chol_col_wrapper_double_512_16_s_fu_311_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                         |          |   0|  0|  96|         104|          45|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------+-----+-----------+-----+-----------+
    |                               Name                              | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                        |  802|        152|    1|        152|
    |ap_done                                                          |    9|          2|    1|          2|
    |dataj_10_address0                                                |   14|          3|    9|         27|
    |dataj_10_ce0                                                     |   14|          3|    1|          3|
    |dataj_10_we0                                                     |    9|          2|    1|          2|
    |dataj_11_address0                                                |   14|          3|    9|         27|
    |dataj_11_ce0                                                     |   14|          3|    1|          3|
    |dataj_11_we0                                                     |    9|          2|    1|          2|
    |dataj_12_address0                                                |   14|          3|    9|         27|
    |dataj_12_ce0                                                     |   14|          3|    1|          3|
    |dataj_12_we0                                                     |    9|          2|    1|          2|
    |dataj_13_address0                                                |   14|          3|    9|         27|
    |dataj_13_ce0                                                     |   14|          3|    1|          3|
    |dataj_13_we0                                                     |    9|          2|    1|          2|
    |dataj_14_address0                                                |   14|          3|    9|         27|
    |dataj_14_ce0                                                     |   14|          3|    1|          3|
    |dataj_14_we0                                                     |    9|          2|    1|          2|
    |dataj_15_address0                                                |   14|          3|    9|         27|
    |dataj_15_ce0                                                     |   14|          3|    1|          3|
    |dataj_15_we0                                                     |    9|          2|    1|          2|
    |dataj_1_address0                                                 |   14|          3|    9|         27|
    |dataj_1_ce0                                                      |   14|          3|    1|          3|
    |dataj_1_we0                                                      |    9|          2|    1|          2|
    |dataj_2_address0                                                 |   14|          3|    9|         27|
    |dataj_2_ce0                                                      |   14|          3|    1|          3|
    |dataj_2_we0                                                      |    9|          2|    1|          2|
    |dataj_3_address0                                                 |   14|          3|    9|         27|
    |dataj_3_ce0                                                      |   14|          3|    1|          3|
    |dataj_3_we0                                                      |    9|          2|    1|          2|
    |dataj_4_address0                                                 |   14|          3|    9|         27|
    |dataj_4_ce0                                                      |   14|          3|    1|          3|
    |dataj_4_we0                                                      |    9|          2|    1|          2|
    |dataj_5_address0                                                 |   14|          3|    9|         27|
    |dataj_5_ce0                                                      |   14|          3|    1|          3|
    |dataj_5_we0                                                      |    9|          2|    1|          2|
    |dataj_6_address0                                                 |   14|          3|    9|         27|
    |dataj_6_ce0                                                      |   14|          3|    1|          3|
    |dataj_6_we0                                                      |    9|          2|    1|          2|
    |dataj_7_address0                                                 |   14|          3|    9|         27|
    |dataj_7_ce0                                                      |   14|          3|    1|          3|
    |dataj_7_we0                                                      |    9|          2|    1|          2|
    |dataj_8_address0                                                 |   14|          3|    9|         27|
    |dataj_8_ce0                                                      |   14|          3|    1|          3|
    |dataj_8_we0                                                      |    9|          2|    1|          2|
    |dataj_9_address0                                                 |   14|          3|    9|         27|
    |dataj_9_ce0                                                      |   14|          3|    1|          3|
    |dataj_9_we0                                                      |    9|          2|    1|          2|
    |dataj_address0                                                   |   14|          3|    9|         27|
    |dataj_ce0                                                        |   14|          3|    1|          3|
    |dataj_we0                                                        |    9|          2|    1|          2|
    |gmem0_ARADDR                                                     |   14|          3|   64|        192|
    |gmem0_ARLEN                                                      |   14|          3|   32|         96|
    |gmem0_ARVALID                                                    |   14|          3|    1|          3|
    |gmem0_AWADDR                                                     |   14|          3|   64|        192|
    |gmem0_AWLEN                                                      |   14|          3|   32|         96|
    |gmem0_AWVALID                                                    |   14|          3|    1|          3|
    |gmem0_BREADY                                                     |   14|          3|    1|          3|
    |gmem0_RREADY                                                     |    9|          2|    1|          2|
    |gmem0_WVALID                                                     |    9|          2|    1|          2|
    |gmem0_blk_n_AR                                                   |    9|          2|    1|          2|
    |gmem0_blk_n_AW                                                   |    9|          2|    1|          2|
    |gmem0_blk_n_B                                                    |    9|          2|    1|          2|
    |j_fu_188                                                         |    9|          2|   31|         62|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_10_address0            |   26|          5|   14|         70|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_10_ce0                 |   26|          5|    1|          5|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_10_d0                  |   20|          4|   64|        256|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_10_we0                 |   20|          4|    1|          4|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_11_address0            |   26|          5|   14|         70|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_11_ce0                 |   26|          5|    1|          5|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_11_d0                  |   20|          4|   64|        256|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_11_we0                 |   20|          4|    1|          4|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_12_address0            |   26|          5|   14|         70|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_12_ce0                 |   26|          5|    1|          5|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_12_d0                  |   20|          4|   64|        256|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_12_we0                 |   20|          4|    1|          4|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_13_address0            |   26|          5|   14|         70|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_13_ce0                 |   26|          5|    1|          5|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_13_d0                  |   20|          4|   64|        256|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_13_we0                 |   20|          4|    1|          4|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_14_address0            |   26|          5|   14|         70|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_14_ce0                 |   26|          5|    1|          5|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_14_d0                  |   20|          4|   64|        256|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_14_we0                 |   20|          4|    1|          4|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_15_address0            |   26|          5|   14|         70|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_15_ce0                 |   26|          5|    1|          5|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_15_d0                  |   20|          4|   64|        256|
    |p_ZZ8choleskyIdLi512ELi16EEviPT_iRiE4matA_15_we0                 |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_16_address0  |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_16_ce0       |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_16_d0        |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_16_we0       |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_17_address0  |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_17_ce0       |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_17_d0        |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_17_we0       |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_18_address0  |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_18_ce0       |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_18_d0        |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_18_we0       |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_19_address0  |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_19_ce0       |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_19_d0        |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_19_we0       |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_20_address0  |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_20_ce0       |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_20_d0        |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_20_we0       |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_21_address0  |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_21_ce0       |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_21_d0        |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_21_we0       |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_22_address0  |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_22_ce0       |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_22_d0        |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_22_we0       |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_23_address0  |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_23_ce0       |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_23_d0        |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_23_we0       |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_24_address0  |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_24_ce0       |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_24_d0        |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_24_we0       |   20|          4|    1|          4|
    |void_cholesky_double_512_16_int_double_int_int_matA_address0     |   26|          5|   14|         70|
    |void_cholesky_double_512_16_int_double_int_int_matA_ce0          |   26|          5|    1|          5|
    |void_cholesky_double_512_16_int_double_int_int_matA_d0           |   20|          4|   64|        256|
    |void_cholesky_double_512_16_int_double_int_int_matA_we0          |   20|          4|    1|          4|
    +-----------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                            | 3027|        603| 1689|       6683|
    +-----------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                     Name                                     |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                     |  151|   0|  151|          0|
    |ap_done_reg                                                                   |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                                         |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                                                         |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                  |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                  |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                  |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                                                         |    1|   0|    1|          0|
    |ap_sync_reg_grp_chol_col_wrapper_double_512_16_s_fu_311_ap_done               |    1|   0|    1|          0|
    |ap_sync_reg_grp_chol_col_wrapper_double_512_16_s_fu_311_ap_ready              |    1|   0|    1|          0|
    |grp_chol_col_wrapper_double_512_16_s_fu_311_ap_start_reg                      |    1|   0|    1|          0|
    |grp_chol_jj_double_512_16_s_fu_258_ap_start_reg                               |    1|   0|    1|          0|
    |grp_cholesky_kernel_Pipeline_Loop_read_VITIS_LOOP_145_1_fu_217_ap_start_reg   |    1|   0|    1|          0|
    |grp_cholesky_kernel_Pipeline_Loop_write_VITIS_LOOP_155_2_fu_366_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln144_reg_532                                                            |    1|   0|    1|          0|
    |j_2_reg_564                                                                   |   31|   0|   31|          0|
    |j_fu_188                                                                      |   31|   0|   31|          0|
    |matrixA_read_reg_527                                                          |   64|   0|   64|          0|
    |mul_ln144_1_reg_552                                                           |   62|   0|   62|          0|
    |mul_ln154_1_reg_594                                                           |   62|   0|   62|          0|
    |reg_420                                                                       |   32|   0|   32|          0|
    |reg_426                                                                       |   61|   0|   61|          0|
    |tmp1_reg_573                                                                  |   64|   0|   64|          0|
    |trunc_ln144_reg_541                                                           |   31|   0|   31|          0|
    |trunc_ln154_reg_578                                                           |   31|   0|   31|          0|
    +------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                         |  634|   0|  634|          0|
    +------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|  cholesky_kernel|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   64|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    8|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   64|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|            gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|            gmem0|       pointer|
+-----------------------+-----+-----+---------------+-----------------+--------------+

