-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Mar 14 15:48:41 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_3_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
vmtpt/2LudRQDuPodZIHCIshAUJWw7RFi6pc7CWoKBfv54FKJqF09D/N7VSAwN/XbXlY++n6SKXq
aWKBk/RB6RRCI5sAH+2TmdWgXaIQhPNXjsIYK+7pqvb7w4qJk1NIdrcVPmGMM/s3CH05Tz02z+qI
7z+AKdV9ZIYYD4tNR9C/AMwKhsvYnrtQnb1S6QAayYWcTVUXTMdw136ALSp/Nrvf53O6i4hWsqT3
XOrUhBAItcjO0xmtEduMjE/TAdo6RcztTbDBPXhODnwc3H4LMz/RZGreGXOvPhWYqONeuOztiZqx
aHyMGBef8A909WcBf7pGBNBs9vQnO7I6v537n4PSwGFpeP/kbhX/5NXaIt7R4OLCAWkrZ288+L0d
b3zNZF1SJEFJtlkvErO2p59AeESolYZWISurHAwz9UErhjWYc1FNwnoIuug28Y4r65ExKKqk75u5
WKr7Y73iLmNrf8eeqPXNGtro1wJjxl6i3TOfeEvVLy3HbWtH+KWveOFP1mvFgUKXItKKa1wNpXAc
s5RorIYhX+ij6WD/BUvghLkiDAFO+Pday9q7i/rcVqKKrVyjLSNZqFMSO47+dkjsNK0E+JFfTjIr
vWQOzJ4tQBm6GELcJuxztBoGFYm+NtQ+MdHb47W1Acor8qZFEnExJwvARcH0JCrUQhhq+rCVM5TV
vNh3yNsy1nh2oRfONkIVDP/gQbknBxvQluQlawLWswHOl+1NWeAKvOeJA50zJPyJeFpaRJm3xFin
dJlQ8WyHCYlv7KTfuFwHoSHWU4P3mlCoBUKivu31R6JuqCqA5IlVBAp4CEAvnNNFBEpNbIcQ3CkF
i/MefcZJE+tZ2EksP+TVil15dY9iMWO9jCR4KfBlbFQDun8v0u2AukhTSSf18w/WbFAywO1O5gUU
cW4b0IvM9PylDQbJ/x/vWSzPIHPpuA0LkTGFfnmLy7+nTmuGvwcpcEe5jvCT468y9t2VwZ30jUv1
fYNDIp8WBfVjwj7mFI5GN8y2f4OoV8rPTcM1ML+MNTH9d3cBvvw/bxFpgJLQ19S9OAdrlE6lhHdI
ZQRGeOvEE3qv2MDCKEuN1IrXSXdfH5/2cYv+Toyvp2u/EQueXHW/6rG8CLQPo3N8LlQpV9bKiGds
IKIuxJcqvI4IZZx6Y4qL7qkZNe8cW7rEIySXiLILPCQAqBDKbcRtqvQtqMW/2txwRSSVtV27Yrd7
BnG8c2CBmkm/+MN/i6IS1SwhylqvoZ0Fak1gGSzEq93L5/8t1LDgunc7/k0vBxzdBoYoAAtdhA5C
wiVry2FQoh6QuuUgFNyCeUgtDUz4COUn3c94b7VWE4rbiAtBjEjTDrivnlcuYWW8Y1rqWPqP6kza
jsnpRme1zhkqDTu8X8baWmObgbR9YWP1KdAcyDOsmZ6Hfy6tJtywh79mowT/YNT8NNNWcRWZytqh
cIxyEqqMC+W8vlG+PciRdNxYSMsiydD5ICebfi4BcaRGyCycXzhcoJ32ptzDAS2wGFf1V5uNEB3L
yaTYab2SmdMkniKq30mexRMyedNFEEqxEUAvpA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_3_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
