<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>xilfpga: xilfpga.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xilfpga
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xilfpga_8c.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xilfpga.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>This file contains the definitions of Bitstream loading functions. </p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date        Changes
 ----- ---- -------- -------------------------------------------------------
 4.2  Nava  06/08/16  Refactor the xilfpga library to support
                        different PL programming Interfaces.
 4.2  adk   07/11/18  Added support for readback of PL configuration data.
 4.2  Nava  08/16/18    Modified the PL data handling Logic to support
                        different PL programming interfaces.
 4.2  Nava  09/15/18  Fixed global function call-backs issue.
 5.0  Nava  05/11/18  Added full bitstream loading support for versal Platform.
 5.0  Div   01/21/19  Fixed misra-c required standard violation for zynqmp.
 5.0  Nava  02/06/19  Remove redundant API's from the interface agnostic layer
                      and make the existing API's generic to support both
                      ZynqMP and versal platforms.
 5.0 Nava   02/26/19  Update the data handling logic to avoid the code
                        duplication
 5.0 sne    03/27/19  Fixed misra-c violations.
 5.0 Nava   03/29/19  Removed vesal platform related changes.As per the new
                      design, the Bitstream loading for versal platform is
                      done by PLM based on the CDO's data exists in the PDI
                      images. So there is no need of xilfpga API's for versal
                      platform to configure the PL.
 5.1 Nava   06/27/19  Updated documentation for readback API's.
 5.1 Nava   07/16/19  Initialize empty status (or) status success to status failure
                      to avoid security violations.
 5.2 Nava   12/05/19  Added Versal platform support.
 5.2 Nava   02/14/20  Added Bitstream loading support by using IPI services
                      for ZynqMP platform.
 5.3 Nava   06/16/20  Modified the date format from dd/mm to mm/dd.
 5.3 Nava   06/23/20  Added asserts to validate input params.
 5.3 Nava   09/09/20  Replaced the asserts with input validations for non void
                      API's.
 6.0 Nava   12/14/20  In <a class="el" href="group__xfpga__apis.html#ga7ee3f06c8baa0e3111507ac74d7b5454" title="The API is used to load the bitstream file into the PL region. ">XFpga_PL_BitStream_Load()</a> API the argument
                      AddrPtr_Size is being used for multiple purposes.
                      Use of the same variable for multiple purposes can
                      make it more difficult for a person to read (or)
                      understand the code and also it leads to a safety
                      violation. fixes this  issue by adding a separate
                      function arguments to read KeyAddr and
                      Size(Bitstream size).
 6.0 Nava   01/07/21  Fixed misra-c required standard violations.
 6.0 Nava   01/08/21  Removed unwanted if else conditions.
 6.0 Nava   01/20/21  Reset the status variable to fail to avoid safety
                      violations.
 6.0 Nava   01/21/21  Make Status variable volatile to avoid compiler
                      optimizations.
 6.0 Nava   02/22/21  Fixed doxygen issues.
 6.0 Nava   05/17/21  Fixed misra-c violations.
</pre><dl class="section note"><dt>Note</dt><dd></dd></dl>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7ee3f06c8baa0e3111507ac74d7b5454"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga7ee3f06c8baa0e3111507ac74d7b5454">XFpga_PL_BitStream_Load</a> (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr_Size, u32 Flags)</td></tr>
<tr class="memdesc:ga7ee3f06c8baa0e3111507ac74d7b5454"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API is used to load the bitstream file into the PL region.  <a href="group__xfpga__apis.html#ga7ee3f06c8baa0e3111507ac74d7b5454">More...</a><br/></td></tr>
<tr class="separator:ga7ee3f06c8baa0e3111507ac74d7b5454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b0cd1361ba0ff98ceed775997bc23b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga44b0cd1361ba0ff98ceed775997bc23b">XFpga_BitStream_Load</a> (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR KeyAddr, u32 Size, u32 Flags)</td></tr>
<tr class="memdesc:ga44b0cd1361ba0ff98ceed775997bc23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API is used to load the bitstream file into the PL region.  <a href="group__xfpga__apis.html#ga44b0cd1361ba0ff98ceed775997bc23b">More...</a><br/></td></tr>
<tr class="separator:ga44b0cd1361ba0ff98ceed775997bc23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e6870e7902b68e491cf70049984f21"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga04e6870e7902b68e491cf70049984f21">XFpga_PL_ValidateImage</a> (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr_Size, u32 Flags)</td></tr>
<tr class="memdesc:ga04e6870e7902b68e491cf70049984f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to validate the bitstream image.  <a href="group__xfpga__apis.html#ga04e6870e7902b68e491cf70049984f21">More...</a><br/></td></tr>
<tr class="separator:ga04e6870e7902b68e491cf70049984f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9954493b57ad172167f25a3aa1b0eb0"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#gab9954493b57ad172167f25a3aa1b0eb0">XFpga_ValidateImage</a> (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR KeyAddr, u32 Size, u32 Flags)</td></tr>
<tr class="memdesc:gab9954493b57ad172167f25a3aa1b0eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to validate the bitstream image.  <a href="group__xfpga__apis.html#gab9954493b57ad172167f25a3aa1b0eb0">More...</a><br/></td></tr>
<tr class="separator:gab9954493b57ad172167f25a3aa1b0eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4f3d3efdce2034be71f597e84a667c"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#gade4f3d3efdce2034be71f597e84a667c">XFpga_PL_Preconfig</a> (XFpga *InstancePtr)</td></tr>
<tr class="memdesc:gade4f3d3efdce2034be71f597e84a667c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function prepares the FPGA to receive configuration data.  <a href="group__xfpga__apis.html#gade4f3d3efdce2034be71f597e84a667c">More...</a><br/></td></tr>
<tr class="separator:gade4f3d3efdce2034be71f597e84a667c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2b4e4a05ec683446356f4bde427c5d"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga7d2b4e4a05ec683446356f4bde427c5d">XFpga_PL_Write</a> (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr_Size, u32 Flags)</td></tr>
<tr class="memdesc:ga7d2b4e4a05ec683446356f4bde427c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes the count bytes of configuration data into the PL.  <a href="group__xfpga__apis.html#ga7d2b4e4a05ec683446356f4bde427c5d">More...</a><br/></td></tr>
<tr class="separator:ga7d2b4e4a05ec683446356f4bde427c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3801d1f23178289fb912ecc61cdc018d"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga3801d1f23178289fb912ecc61cdc018d">XFpga_Write_Pl</a> (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR KeyAddr, u32 Size, u32 Flags)</td></tr>
<tr class="memdesc:ga3801d1f23178289fb912ecc61cdc018d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes the count bytes of configuration data into the PL.  <a href="group__xfpga__apis.html#ga3801d1f23178289fb912ecc61cdc018d">More...</a><br/></td></tr>
<tr class="separator:ga3801d1f23178289fb912ecc61cdc018d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97b4dd15b87b8a9931a242bb855e031"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#gae97b4dd15b87b8a9931a242bb855e031">XFpga_PL_PostConfig</a> (XFpga *InstancePtr)</td></tr>
<tr class="memdesc:gae97b4dd15b87b8a9931a242bb855e031"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the FPGA to the operating state after writing.  <a href="group__xfpga__apis.html#gae97b4dd15b87b8a9931a242bb855e031">More...</a><br/></td></tr>
<tr class="separator:gae97b4dd15b87b8a9931a242bb855e031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e98e018395a91d666b1bf5322ead85a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga5e98e018395a91d666b1bf5322ead85a">XFpga_GetPlConfigData</a> (XFpga *InstancePtr, UINTPTR ReadbackAddr, u32 NumFrames)</td></tr>
<tr class="memdesc:ga5e98e018395a91d666b1bf5322ead85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function provides functionality to read back the PL configuration data.  <a href="group__xfpga__apis.html#ga5e98e018395a91d666b1bf5322ead85a">More...</a><br/></td></tr>
<tr class="separator:ga5e98e018395a91d666b1bf5322ead85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b3f58643bb4ca44b5f76cb15ca3c27"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga16b3f58643bb4ca44b5f76cb15ca3c27">XFpga_GetPlConfigReg</a> (XFpga *InstancePtr, UINTPTR ReadbackAddr, u32 ConfigRegAddr)</td></tr>
<tr class="memdesc:ga16b3f58643bb4ca44b5f76cb15ca3c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function provides PL specific configuration register values.  <a href="group__xfpga__apis.html#ga16b3f58643bb4ca44b5f76cb15ca3c27">More...</a><br/></td></tr>
<tr class="separator:ga16b3f58643bb4ca44b5f76cb15ca3c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8e3aaa97c67aaaae6521f75f989e59"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga2f8e3aaa97c67aaaae6521f75f989e59">XFpga_InterfaceStatus</a> (XFpga *InstancePtr)</td></tr>
<tr class="memdesc:ga2f8e3aaa97c67aaaae6521f75f989e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function provides the status of the PL programming interface.  <a href="group__xfpga__apis.html#ga2f8e3aaa97c67aaaae6521f75f989e59">More...</a><br/></td></tr>
<tr class="separator:ga2f8e3aaa97c67aaaae6521f75f989e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
