// A simple AND gate 

module andgate (input a,
				input b,
				output y,
				output wire [5:3] spi_channel);
//5input a, b;
//output y;

assign y = a & b;

endmodule
