LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY mux2_1 is	
	port (
		sel: in std_logic;
		X0, X1: in std_logic_vector(31 downto 0);
		out_mux: out std_logic_vector(31 downto 0)
	);
end mux2_1;

ARCHITECTURE arc OF mux2_1 IS

begin

	with sel select
		out_mux <= X0 when '0',
					  X1 when '1';

end arc;