Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Mar  1 20:00:22 2015
 make -f Makefile netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /media/dung/anhqvn/FPGA11/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: verilog is not supported as a language.  Using usenglish.

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/media/dung/anhqvn/FPGA11/lib/hw/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 6
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/data/
   axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:dma INSTANCE:dma_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
163 - Copying (BBD-specified) netlist files.
IPNAME:hravframework INSTANCE:hravframework_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
215 - Copying (BBD-specified) netlist files.
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo_32_2048.ngc not found
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo_72_2048.ngc not found
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo_bbm_72_2048.ngc not found
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo72x128.ngc not found
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo288x128.ngc not found
ERROR:EDK:1566 - IPNAME:hravframework INSTANCE:hravframework_0 -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs
   line 215 - BBD netlist file(s) not found!
IPNAME:hravframework INSTANCE:hravframework_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
317 - Copying (BBD-specified) netlist files.
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo_32_2048.ngc not found
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo_72_2048.ngc not found
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo_bbm_72_2048.ngc not found
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo72x128.ngc not found
ERROR:EDK:658 - BlackBox Netlist file
   hravframework_v1_00_a/netlist/fifo288x128.ngc not found
ERROR:EDK:1566 - IPNAME:hravframework INSTANCE:hravframework_1 -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs
   line 317 - BBD netlist file(s) not found!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Mar  1 20:02:28 2015
 make -f Makefile netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /media/dung/anhqvn/FPGA11/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: verilog is not supported as a language.  Using usenglish.

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/media/dung/anhqvn/FPGA11/lib/hw/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 6
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/data/
   axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:dma INSTANCE:dma_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
163 - Copying (BBD-specified) netlist files.
IPNAME:hravframework INSTANCE:hravframework_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
215 - Copying (BBD-specified) netlist files.
IPNAME:hravframework INSTANCE:hravframework_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
317 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
114 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/arbiter_controller.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/arbiter_result.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/arbiterUnit.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/BBFex_process.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/bloom_bloomierFilter.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/Calc_Index.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/character_scanningUnit.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/comparisonUnit.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/Counter.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/defrag_controller.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/defragment.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/defrag_PE.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/defrag_result.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/hash_function.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/hashModule.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/indexTableB.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/indexTable.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/priorityFIFO.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/ipcore_dir/fifo_32_2048.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/ipcore_dir/fifo_72_2048.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/ipcore_dir/fifo_bbm_72_2048.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/arbiter_controller.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/arbiter_result.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/arbiterUnit.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/BBFex_process.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/bloom_bloomierFilter.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/Calc_Index.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/character_scanningUnit.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/comparisonUnit.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/Counter.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/defrag_controller.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/defragment.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/defrag_PE.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/defrag_result.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/hash_function.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/hashModule.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/indexTableB.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/indexTable.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/priorityFIFO.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/ipcore_dir/fifo_32_2048.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/ipcore_dir/fifo_72_2048.v'
ERROR:EDK:1405 - File not found in any repository
   'hravframework_v1_00_a/hdl/verilog/scanner/ipcore_dir/fifo_bbm_72_2048.v'
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/reset_0_wrapper.ngc] Error 2
Done!

Running DRCs...

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/../../../lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Sun Mar  1 20:12:50 2015
 make -f Makefile netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /media/dung/anhqvn/FPGA11/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: verilog is not supported as a language.  Using usenglish.

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/media/dung/anhqvn/FPGA11/lib/hw/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_d_0
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_q_0
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_sa_0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_w_n_0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_r_n_0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_bw_n_0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_dll_off_n_0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify
   a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_cq_0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_cq_n_0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_c_n_0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_k_n_0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_c_0
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_k_0
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_d_1
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_q_1
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_sa_1 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_w_n_1 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_r_n_1 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_bw_n_1 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_dll_off_n_1 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify
   a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_cq_1 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_cq_n_1 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_c_n_1 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_k_n_1 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_c_1
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_k_1
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_d_2
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_q_2
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_sa_2 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_w_n_2 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_r_n_2 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_bw_n_2 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_dll_off_n_2 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify
   a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_cq_2 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_cq_n_2 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_c_n_2 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   qdr_k_n_2 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a
   connection in the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_c_2
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT: qdr_k_2
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
ERROR:EDK:4125 - IPNAME: hravframework, INSTANCE: hravframework_1, PORT:
   masterbank_sel_pin - ASSIGNMENT=REQUIRE is defined in the MPD. You must
   specify a connection in the MHS. 
Error in overriding syslevel props. 

Checking platform address map ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Mar  1 20:16:12 2015
 make -f Makefile netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /media/dung/anhqvn/FPGA11/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: verilog is not supported as a language.  Using usenglish.

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/media/dung/anhqvn/FPGA11/lib/hw/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs
...

Read MPD definitions ...
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 47	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 48	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 49	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 50	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 51	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 52	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 53	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 54	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 55	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 56	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 57	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 58	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 59	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 61	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 62	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 63	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 64	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 65	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 66	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 67	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 68	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 69	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 70	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 71	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 72	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 73	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 75	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 76	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 77	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 78	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 79	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 80	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 81	Unknown PORT
   subproperty gIO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 82	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 83	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 84	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 85	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 86	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 87	Unknown PORT
   subproperty g IO_IF
WARNING:EDK -
   /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/hravfr
   amework_v1_00_a/data/hravframework_v2_1_0.mpd line 89	Unknown PORT
   subproperty g IO_IF

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 6
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/data/
   axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:dma INSTANCE:dma_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
163 - Copying (BBD-specified) netlist files.
IPNAME:hravframework INSTANCE:hravframework_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
215 - Copying (BBD-specified) netlist files.
IPNAME:hravframework INSTANCE:hravframework_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
317 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
114 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
103 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
114 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
135 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
142 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
149 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
156 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dma_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
163 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:hravframework_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
215 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Trying to terminate Process...
make: *** Deleting file `implementation/reset_0_wrapper.ngc'
make: *** [implementation/reset_0_wrapper.ngc] Terminated
Done!

Running DRCs...

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/../../../lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/data/axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Sun Mar  1 20:21:51 2015
 make -f Makefile netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /media/dung/anhqvn/FPGA11/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: verilog is not supported as a language.  Using usenglish.

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/media/dung/anhqvn/FPGA11/lib/hw/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 6
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/data/
   axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:dma INSTANCE:dma_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
163 - Copying (BBD-specified) netlist files.
IPNAME:hravframework INSTANCE:hravframework_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
215 - Copying (BBD-specified) netlist files.
IPNAME:hravframework INSTANCE:hravframework_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
317 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
114 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reset_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
103 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
114 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
135 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
142 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
149 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
156 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dma_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
163 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:hravframework_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
215 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dma_benchmark_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
274 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dma_benchmark_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
289 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:pr_hrav_dispatcher_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
304 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:hravframework_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
317 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:pr_hrav_icap_controller_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
336 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:pr_hrav_collector_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
351 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
114 - Running NGCBUILD
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:dma_0_wrapper INSTANCE:dma_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
163 - Running NGCBUILD
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. dma_0_wrapper.ngc ../dma_0_wrapper

Reading NGO file
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
dma_0_wrapper/dma_0_wrapper.ngc" ...
Executing edif2ngd -noa "dma_engine.edf" "dma_engine.ngo"
WARNING: verilog is not supported as a language.  Using usenglish.
Release 13.4 - edif2ngd O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.4 edif2ngd O.87xd (lin64)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/data/edif2ngd.pfd> with local
file </media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "dma_engine.ngo"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
dma_0_wrapper/dma_engine.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  28 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hravframework_0_wrapper INSTANCE:hravframework_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
215 - Running NGCBUILD
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. hravframework_0_wrapper.ngc
../hravframework_0_wrapper

Reading NGO file
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_0_wrapper/hravframework_0_wrapper.ngc" ...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_0_wrapper/fifo_72_2048.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_0_wrapper/fifo_bbm_72_2048.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_0_wrapper/fifo_32_2048.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_0_wrapper/fifo288x128.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_0_wrapper/fifo72x128.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hravframework_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../hravframework_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hravframework_1_wrapper INSTANCE:hravframework_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
317 - Running NGCBUILD
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. hravframework_1_wrapper.ngc
../hravframework_1_wrapper

Reading NGO file
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_1_wrapper/hravframework_1_wrapper.ngc" ...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_1_wrapper/fifo_72_2048.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_1_wrapper/fifo_bbm_72_2048.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_1_wrapper/fifo_32_2048.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_1_wrapper/fifo288x128.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_1_wrapper/fifo72x128.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hravframework_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../hravframework_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 2880.00 seconds
Running NetFPGA-10G specific synthesis...
cd synthesis ; for scr in nf10/axi_interconnect_0_wrapper_xst.scr; do \
		xst -ifn ../$scr; \
	done;
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
--> 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "axi_interconnect_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : Virtex6
Output File Name                   : "../implementation/axi_interconnect_0_wrapper.ngc"

---- Source Options
Top Module Name                    : axi_interconnect_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/axi_interconnect_0_wrapper}

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <axi_upsizer>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <a_upsizer>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <w_upsizer>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <r_upsizer>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <a_downsizer>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <axi_downsizer>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/b_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <b_downsizer>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <r_downsizer>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <w_downsizer>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v" into library axi_interconnect_v1_02_a
Parsing module <axi_register_slice>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v" into library axi_interconnect_v1_02_a
Parsing module <axic_register_slice>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axi_data_fifo>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axic_fifo>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" into library axi_interconnect_v1_02_a
Parsing module <FIFO_GENERATOR_V8_1>.
Parsing module <fifo_gen>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_srl_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axic_srl_fifo>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_reg_srl_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axic_reg_srl_fifo>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/ndeep_srl.v" into library axi_interconnect_v1_02_a
Parsing module <ndeep_srl>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_mask_static>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_mask>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_mask_static>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_mask>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_static>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_static>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator.v" into library axi_interconnect_v1_02_a
Parsing module <comparator>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_and.v" into library axi_interconnect_v1_02_a
Parsing module <carry_and>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_and.v" into library axi_interconnect_v1_02_a
Parsing module <carry_latch_and>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_or.v" into library axi_interconnect_v1_02_a
Parsing module <carry_or>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_or.v" into library axi_interconnect_v1_02_a
Parsing module <carry_latch_or>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry.v" into library axi_interconnect_v1_02_a
Parsing module <carry>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux.v" into library axi_interconnect_v1_02_a
Parsing module <mux>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v" into library axi_interconnect_v1_02_a
Parsing module <mux_enc>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/command_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <command_fifo>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar.v" into library axi_interconnect_v1_02_a
Parsing module <crossbar>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" into library axi_interconnect_v1_02_a
Parsing module <crossbar_sasd>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v" into library axi_interconnect_v1_02_a
Parsing module <data_fifo_bank>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" into library axi_interconnect_v1_02_a
Parsing module <converter_bank>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <axi3_conv>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <a_axi3_conv>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <w_axi3_conv>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <r_axi3_conv>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v" into library axi_interconnect_v1_02_a
Parsing module <register_slice_bank>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/protocol_conv_bank.v" into library axi_interconnect_v1_02_a
Parsing module <protocol_conv_bank>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_02_a
Parsing module <axi_interconnect>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter.v" into library axi_interconnect_v1_02_a
Parsing module <addr_arbiter>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" into library axi_interconnect_v1_02_a
Parsing module <addr_arbiter_sasd>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v" into library axi_interconnect_v1_02_a
Parsing module <splitter>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v" into library axi_interconnect_v1_02_a
Parsing module <decerr_slave>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/si_transactor.v" into library axi_interconnect_v1_02_a
Parsing module <si_transactor>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_router.v" into library axi_interconnect_v1_02_a
Parsing module <wdata_router>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_mux.v" into library axi_interconnect_v1_02_a
Parsing module <wdata_mux>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v" into library axi_interconnect_v1_02_a
Parsing module <addr_decoder>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/nto1_mux.v" into library axi_interconnect_v1_02_a
Parsing module <nto1_mux>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/arbiter_resp.v" into library axi_interconnect_v1_02_a
Parsing module <arbiter_resp>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v" into library axi_interconnect_v1_02_a
Parsing module <clock_conv>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_accel.v" into library axi_interconnect_v1_02_a
Parsing module <clock_sync_accel>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_decel.v" into library axi_interconnect_v1_02_a
Parsing module <clock_sync_decel>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axilite_conv.v" into library axi_interconnect_v1_02_a
Parsing module <axilite_conv>.
Analyzing Verilog file "/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/hdl/axi_interconnect_0_wrapper.v" into library work
Parsing module <axi_interconnect_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <axi_interconnect_0_wrapper>.

Elaborating module
<axi_interconnect(C_BASEFAMILY="rtl",C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=6,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000
000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_INTERCONNECT_DATA_WIDTH=32,C_S_AXI_PROTOCOL=512'b010,C_M_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_BASE_ADDR=16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000100100000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000100010000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000100000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000011110000010000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111101010000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b01001000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101010000001111111111111111,C_S_AXI_BASE_ID=512'b0,C_S_AXI_THREAD_ID_WIDTH=512'b0,C_S_AXI_IS_INTERCONNECT=16'b0,C_S_AXI_ACLK_RATIO=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000
0101111101011110000100000000,C_S_AXI_IS_ACLK_ASYNC=16'b0,C_M_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_M_AXI_IS_ACLK_ASYNC=16'b0,C_INTERCONNECT_ACLK_RATIO=100000000,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_S_AXI_SUPPORTS_READ=16'b1111111111111111,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_CONNECTIVITY=512'b111111111111111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111,C_S_AXI_SINGLE_THREAD=16'b0,C_M_AXI_SUPPORTS_REORDERING=16'b1111111111111111,C_S_AXI_SUPPORTS_NARROW_BURST=16'b1111111111111110,C_M_AXI_SUPPORTS_NARROW_BURST=16'b1111111111111111,C_S_AXI_WRITE_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000
000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_READ_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_WRITE_ISSUING=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000
0000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_ISSUING=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_S_AXI_WRITE_FIFO_DEPTH=512'b0,C_S_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_S_AXI_WRITE_FIFO_DELAY=16'b0,C_S_AXI_READ_FIFO_DEPTH=512'b0,C_S_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_S_AXI_READ_FIFO_DELAY=16'b0,C_M_AXI_WRITE_FIFO_DEPTH=512'b0,C_M_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_M_AXI_WRITE_FIFO_DELAY=16'b0,C_M_AXI_READ_FIFO_DEPTH=512'b0,C
_M_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_M_AXI_READ_FIFO_DELAY=16'b0,C_S_AXI_AW_REGISTER=512'b0,C_S_AXI_AR_REGISTER=512'b0,C_S_AXI_W_REGISTER=512'b0,C_S_AXI_R_REGISTER=512'b0,C_S_AXI_B_REGISTER=512'b0,C_M_AXI_AW_REGISTER=512'b0,C_M_AXI_AR_REGISTER=512'b0,C_M_AXI_W_REGISTER=512'b0,C_M_AXI_R_REGISTER=512'b0,C_M_AXI_B_REGISTER=512'b0,C_INTERCONNECT_R_REGISTER=0,C_INTERCONNECT_CONNECTIVITY_MODE=0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=1,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_DEBUG=0>.

Elaborating module
<register_slice_bank(C_FAMILY="rtl",C_NUM_SLOTS=1,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000
0000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b0,C_AXI_AR_REGISTER=512'b0,C_AXI_W_REGISTER=512'b0,C_AXI_R_REGISTER=512'b0,C_AXI_B_REGISTER=512'b0)>.

Elaborating module <axi_register_slice(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0,C_REG_CONFIG_B=32'b0,C_REG_CONFIG_W=32'b0,C_REG_CONFIG_R=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0111111,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0100110,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb011,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0100100,C_REG_CONFIG=32'b0)>.

Elaborating module
<register_slice_bank(C_FAMILY="rtl",C_NUM_SLOTS=6,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000
0000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b0,C_AXI_AR_REGISTER=512'b0,C_AXI_W_REGISTER=512'b0,C_AXI_R_REGISTER=512'b0,C_AXI_B_REGISTER=512'b0)>.

Elaborating module
<protocol_conv_bank(C_FAMILY="rtl",C_NUM_SLOTS=6,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>
.

Elaborating module <axilite_conv(C_FAMILY="rtl",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<converter_bank(C_FAMILY="rtl",C_NUM_SLOTS=1,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=32'b0100000,C_AXI_PROTOCOL=512'b010,C_AXI_IS_ACLK_ASYNC=16'b0,C_S_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="si")>.

Elaborating module <clock_conv(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb0100000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_AXI_PROTOCOL=32'b010,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<converter_bank(C_FAMILY="rtl",C_NUM_SLOTS=6,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=192'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_IS_ACLK_ASYNC=16'b0,C_S_AXI_ACLK_RATIO=192'b01011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_M_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000
000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="mi")>.

Elaborating module
<data_fifo_bank(C_FAMILY="rtl",C_NUM_SLOTS=1,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=512'b0,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C_AXI_READ_FIFO_DEPTH=512'b0,C_AXI_READ_FIFO_TYPE=16'b11111111111
11111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module <axi_data_fifo(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=32'b0,C_AXI_WRITE_FIFO_TYPE="lut",C_AXI_WRITE_FIFO_DELAY=1'b0,C_AXI_READ_FIFO_DEPTH=32'b0,C_AXI_READ_FIFO_TYPE="lut",C_AXI_READ_FIFO_DELAY=1'b0)>.

Elaborating module
<data_fifo_bank(C_FAMILY="rtl",C_NUM_SLOTS=6,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_AXI_DATA_WIDTH=192'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_
WRITE_FIFO_DEPTH=512'b0,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C_AXI_READ_FIFO_DEPTH=512'b0,C_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module
<crossbar_sasd(C_MAX_NUM_SLOTS=16,C_NUM_ADDR_RANGES=16,C_FAMILY="rtl",C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=6,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_INTERCONNECT_DATA_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_PROTOCOL=512'b010,C_M_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_BASE_ADDR=16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000100100000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000100010000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000100000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000011110000010000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111101010000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b01001000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101010000001111111111111111,C_S_AXI_BASE_ID=1024'b0,C_S_AXI_HIGH_ID=1024'b0,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_S_AXI_SUPPORTS_READ=16'b1111111111111111,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_INTERCONNECT_R_REGISTER=0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=1,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_W
IDTH=32>.

Elaborating module <addr_arbiter_sasd(C_FAMILY="rtl",C_NUM_S=1,C_NUM_S_LOG=1,C_AMESG_WIDTH=60,C_GRANT_ENC=1,C_ARB_PRIORITY=512'b0)>.

Elaborating module
<addr_decoder(C_FAMILY="rtl",C_NUM_TARGETS=6,C_NUM_TARGETS_LOG=32'sb011,C_NUM_RANGES=16,C_ADDR_WIDTH=32,C_TARGET_ENC=1,C_TARGET_HOT=1,C_REGION_ENC=1,C_BASE_ADDR=16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000100100000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000100010000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000100000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000011110000010000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111101010000000000000000000000,C_HIGH_ADDR=16384'b01001000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101010000001111111111111111,C_TARGET_QUAL=6'b111111,C_RESOLUTION=12>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01111101010000000000,C_DATA_WIDTH=20)>.

Elaborating module <carry_and(C_FAMILY="rtl")>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01111000001000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b0,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b010000000000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b010001000000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b010010000000000000,C_DATA_WIDTH=20)>.
WARNING:HDLCompiler:413 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v" Line 212: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <splitter(C_NUM_M=3)>.

Elaborating module <splitter(C_NUM_M=2)>.
WARNING:HDLCompiler:413 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" Line 651: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" Line 664: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=7,C_SEL_WIDTH=32'sb011,C_DATA_WIDTH=1)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=1,C_SEL_WIDTH=1,C_DATA_WIDTH=1)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=7,C_SEL_WIDTH=32'sb011,C_DATA_WIDTH=36)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=36,C_REG_CONFIG=0)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=7,C_SEL_WIDTH=32'sb011,C_DATA_WIDTH=3)>.

Elaborating module <decerr_slave(C_AXI_ID_WIDTH=1,C_AXI_DATA_WIDTH=32,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.
WARNING:HDLCompiler:413 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v" Line 208: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <axi_interconnect_0_wrapper>.
    Related source file is "/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/hdl/axi_interconnect_0_wrapper.v".
    Summary:
	no macro.
Unit <axi_interconnect_0_wrapper> synthesized.

Synthesizing Unit <axi_interconnect>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v".
        C_BASEFAMILY = "rtl"
        C_NUM_SLAVE_SLOTS = 1
        C_NUM_MASTER_SLOTS = 6
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_INTERCONNECT_DATA_WIDTH = 32
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000001001000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000001000100000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000001000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111100000100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111110101000000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110101000000111111111
1111111
        C_S_AXI_BASE_ID = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_THREAD_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_IS_INTERCONNECT = 16'b0000000000000000
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000
        C_S_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_M_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_INTERCONNECT_ACLK_RATIO = 100000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_CONNECTIVITY = 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
        C_S_AXI_SINGLE_THREAD = 16'b0000000000000000
        C_M_AXI_SUPPORTS_REORDERING = 16'b1111111111111111
        C_S_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111111110
        C_M_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111111111
        C_S_AXI_WRITE_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_S_AXI_READ_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_WRITE_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_READ_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_S_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_INTERCONNECT_R_REGISTER = 0
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 1
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_INTERCONNECT_CONNECTIVITY_MODE = 0
        C_DEBUG = 0
    Set property "syn_keep = 1" for signal <INTERCONNECT_ARESETN>.
    Set property "KEEP = TRUE" for signal <INTERCONNECT_ARESETN>.
WARNING:Xst:647 - Input <S_AXI_AWID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLEN<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RLAST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_BID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_BUSER> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RLAST> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RUSER> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_AWREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_WID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_ARREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_AWUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_WUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_ARUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_RESET_OUT_N> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_AWREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_ARREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1721: Output port <S_AXI_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1721: Output port <INTERCONNECT_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1845: Output port <M_AXI_AWREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1845: Output port <M_AXI_ARREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_interconnect> synthesized.

Synthesizing Unit <register_slice_bank_1>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 1
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Summary:
	no macro.
Unit <register_slice_bank_1> synthesized.

Synthesizing Unit <axi_register_slice>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_register_slice> synthesized.

Synthesizing Unit <axic_register_slice_1>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_2>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 38
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_3>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 3
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_3> synthesized.

Synthesizing Unit <axic_register_slice_4>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_4> synthesized.

Synthesizing Unit <register_slice_bank_2>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 6
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Summary:
	no macro.
Unit <register_slice_bank_2> synthesized.

Synthesizing Unit <protocol_conv_bank>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/protocol_conv_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 6
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
WARNING:Xst:647 - Input <S_AXI_AWLEN<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWREGION<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARREGION<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RLAST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <protocol_conv_bank> synthesized.

Synthesizing Unit <axilite_conv>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axilite_conv.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
    Found 1-bit register for signal <write_active>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <s_axid>.
    Found 1-bit register for signal <read_active>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axilite_conv> synthesized.

Synthesizing Unit <converter_bank_1>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 1
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "si"
    Summary:
	no macro.
Unit <converter_bank_1> synthesized.

Synthesizing Unit <clock_conv>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000010
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
    Set property "shift_extract = no" for signal <m_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <m_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_reset_resync>.
    Set property "shift_extract = no" for signal <s_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <s_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_resync>.
    Set property "IOB = FALSE" for signal <interconnect_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_pipe>.
    Set property "shift_extract = no" for signal <m_axi_reset_pipe>.
    Set property "shift_extract = no" for signal <s_axi_reset_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shift_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shift_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
    Found 3-bit register for signal <interconnect_reset_resync>.
    Found 3-bit register for signal <interconnect_reset_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <clock_conv> synthesized.

Synthesizing Unit <converter_bank_2>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 6
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 192'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_S_AXI_ACLK_RATIO = 192'b000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "mi"
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[1].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[2].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[3].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[4].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[5].clock_conv_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <converter_bank_2> synthesized.

Synthesizing Unit <data_fifo_bank_1>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 1
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
    Summary:
	no macro.
Unit <data_fifo_bank_1> synthesized.

Synthesizing Unit <axi_data_fifo>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 0
        C_AXI_WRITE_FIFO_TYPE = "lut"
        C_AXI_WRITE_FIFO_DELAY = 0
        C_AXI_READ_FIFO_DEPTH = 0
        C_AXI_READ_FIFO_TYPE = "lut"
        C_AXI_READ_FIFO_DELAY = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_data_fifo> synthesized.

Synthesizing Unit <data_fifo_bank_2>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 6
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 192'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
    Summary:
	no macro.
Unit <data_fifo_bank_2> synthesized.

Synthesizing Unit <crossbar_sasd>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v".
        C_MAX_NUM_SLOTS = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "rtl"
        C_NUM_SLAVE_SLOTS = 1
        C_NUM_MASTER_SLOTS = 6
        C_AXI_ID_WIDTH = 1
        C_S_AXI_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_ADDR_WIDTH = 32
        C_INTERCONNECT_DATA_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000001001000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000001000100000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000001000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111100000100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111110101000000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110101000000111111111
1111111
        C_S_AXI_BASE_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_HIGH_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_INTERCONNECT_R_REGISTER = 0
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 1
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
WARNING:Xst:647 - Input <S_AXI_AWID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" line 1022: Output port <S_AXI_BID> of the instance <gen_crossbar.gen_decerr.decerr_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" line 1022: Output port <S_AXI_RID> of the instance <gen_crossbar.gen_decerr.decerr_slave_inst> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <m_atarget_enc>.
    Found 7-bit register for signal <m_atarget_hot>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <crossbar_sasd> synthesized.

Synthesizing Unit <addr_arbiter_sasd>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v".
        C_FAMILY = "rtl"
        C_NUM_S = 1
        C_NUM_S_LOG = 1
        C_AMESG_WIDTH = 60
        C_GRANT_ENC = 1
        C_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Found 1-bit register for signal <s_arvalid_reg>.
    Found 1-bit register for signal <m_valid_i>.
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_grant_enc_i>.
    Found 1-bit register for signal <m_grant_hot_i>.
    Found 1-bit register for signal <grant_rnw>.
    Found 60-bit register for signal <m_amesg_i>.
    Found 1-bit register for signal <s_awvalid_reg>.
    Summary:
	inferred  67 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <addr_arbiter_sasd> synthesized.

Synthesizing Unit <addr_decoder>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v".
        C_FAMILY = "rtl"
        C_NUM_TARGETS = 6
        C_NUM_TARGETS_LOG = 3
        C_NUM_RANGES = 16
        C_ADDR_WIDTH = 32
        C_TARGET_ENC = 1
        C_TARGET_HOT = 1
        C_REGION_ENC = 1
        C_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000001001000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000001000100000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000001000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111100000100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111110101000000000000000
0000000
        C_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110101000000111111111
1111111
        C_TARGET_QUAL = 6'b111111
        C_RESOLUTION = 12
        C_COMPARATOR_THRESHOLD = 6
WARNING:Xst:647 - Input <ADDR<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <addr_decoder> synthesized.

Synthesizing Unit <comparator_static_1>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01111101010000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_1> synthesized.

Synthesizing Unit <carry_and>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_and.v".
        C_FAMILY = "rtl"
    Summary:
	no macro.
Unit <carry_and> synthesized.

Synthesizing Unit <comparator_static_2>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01111000001000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_2> synthesized.

Synthesizing Unit <comparator_static_3>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b00000000000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_3> synthesized.

Synthesizing Unit <comparator_static_4>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b00010000000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_4> synthesized.

Synthesizing Unit <comparator_static_5>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b00010001000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_5> synthesized.

Synthesizing Unit <comparator_static_6>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b00010010000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_6> synthesized.

Synthesizing Unit <splitter_1>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v".
        C_NUM_M = 3
    Found 3-bit register for signal <m_ready_d>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <splitter_1> synthesized.

Synthesizing Unit <splitter_2>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v".
        C_NUM_M = 2
    Found 2-bit register for signal <m_ready_d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <splitter_2> synthesized.

Synthesizing Unit <mux_enc_1>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 7
        C_SEL_WIDTH = 3
        C_DATA_WIDTH = 1
    Summary:
	no macro.
Unit <mux_enc_1> synthesized.

Synthesizing Unit <mux_enc_2>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 1
        C_SEL_WIDTH = 1
        C_DATA_WIDTH = 1
WARNING:Xst:647 - Input <S<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mux_enc_2> synthesized.

Synthesizing Unit <mux_enc_3>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 7
        C_SEL_WIDTH = 3
        C_DATA_WIDTH = 36
    Summary:
	no macro.
Unit <mux_enc_3> synthesized.

Synthesizing Unit <axic_register_slice_5>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_5> synthesized.

Synthesizing Unit <mux_enc_4>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 7
        C_SEL_WIDTH = 3
        C_DATA_WIDTH = 3
    Summary:
	no macro.
Unit <mux_enc_4> synthesized.

Synthesizing Unit <decerr_slave>.
    Related source file is "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v".
        C_AXI_ID_WIDTH = 1
        C_AXI_DATA_WIDTH = 32
        C_AXI_BUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
    Found 1-bit register for signal <s_axi_awready_i>.
    Found 1-bit register for signal <s_axi_wready_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 1-bit register for signal <s_axi_bid_i>.
    Found 1-bit register for signal <read_cs>.
    Found 1-bit register for signal <s_axi_arready_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 1-bit register for signal <s_axi_rlast_i>.
    Found 1-bit register for signal <s_axi_rid_i>.
    Found 8-bit register for signal <read_cnt>.
    Found 2-bit register for signal <write_cs>.
    Found finite state machine <FSM_0> for signal <write_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESET (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_36_o_GND_36_o_sub_20_OUT<7:0>> created at line 208.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <decerr_slave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Registers                                            : 72
 1-bit register                                        : 52
 2-bit register                                        : 1
 3-bit register                                        : 16
 60-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 11
 32-bit 2-to-1 multiplexer                             : 7
 60-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <decerr_slave>.
The following registers are absorbed into counter <read_cnt>: 1 register on signal <read_cnt>.
Unit <decerr_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit down counter                                    : 1
# Registers                                            : 169
 Flip-Flops                                            : 169
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 7
 60-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <m_grant_enc_i_0> (without init value) has a constant value of 0 in block <addr_arbiter_sasd>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <read_cs_0> in Unit <decerr_slave> is equivalent to the following FF/Latch, which will be removed : <s_axi_rvalid_i> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/FSM_0> on signal <write_cs[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <m_amesg_i_0> (without init value) has a constant value of 0 in block <addr_arbiter_sasd>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <axi_interconnect_0_wrapper> ...

Optimizing unit <axi_interconnect> ...

Optimizing unit <clock_conv> ...

Optimizing unit <protocol_conv_bank> ...

Optimizing unit <axilite_conv> ...

Optimizing unit <crossbar_sasd> ...

Optimizing unit <addr_arbiter_sasd> ...

Optimizing unit <decerr_slave> ...

Optimizing unit <splitter_1> ...

Optimizing unit <splitter_2> ...
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst, both signals M_AXI_ACLK and axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK have a KEEP attribute, signal M_AXI_ACLK will be lost.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_43> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_41> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_40> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_39> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_38> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_37> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_35> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_34> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_33> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_59> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_58> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_57> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_56> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_55> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_54> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_53> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_52> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_51> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_50> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_49> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_45> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_44> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_4> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_5> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_6> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_7> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i> in Unit <axi_interconnect_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cs_0> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block axi_interconnect_0_wrapper, actual ratio is 1.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 has been replicated 1 time(s)
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1 has been replicated 1 time(s)
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2 has been replicated 1 time(s)
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 122
 Flip-Flops                                            : 122

=========================================================================
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : axi_interconnect_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 345
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 14
#      LUT3                        : 52
#      LUT4                        : 59
#      LUT5                        : 112
#      LUT6                        : 98
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 122
#      FD                          : 26
#      FDE                         : 35
#      FDP                         : 21
#      FDR                         : 28
#      FDRE                        : 5
#      FDS                         : 7

Device utilization summary:
---------------------------

Selected Device : 6vcx75tff484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             122  out of  93120     0% 
 Number of Slice LUTs:                  341  out of  46560     0% 
    Number used as Logic:               341  out of  46560     0% 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    380
   Number with an unused Flip Flop:     258  out of    380    67% 
   Number with an unused LUT:            39  out of    380    10% 
   Number of fully used LUT-FF pairs:    83  out of    380    21% 
   Number of unique control sets:        26

IO Utilization: 
 Number of IOs:                        1676
 Number of bonded IOBs:                   0  out of    240     0% 

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                                                                         | Load  |
--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset)| 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset)| 97    |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset)| 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset)| 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset)| 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset)| 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset)| 4     |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK| NONE(axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset)| 1     |
--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.269ns (Maximum Frequency: 305.909MHz)
   Minimum input arrival time before clock: 2.604ns
   Maximum output required time after clock: 2.131ns
   Maximum combinational path delay: 1.346ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK'
  Clock period: 3.269ns (frequency: 305.909MHz)
  Total number of paths / destination ports: 1444 / 143
-------------------------------------------------------------------------
Delay:               3.269ns (Levels of Logic = 6)
  Source:            axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:       axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.317   0.622  axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_0)
     LUT4:I0->O            4   0.061   0.443  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1 (axi_interconnect_0/cb_mf_awvalid<0>)
     LUT6:I4->O            1   0.061   0.357  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O10 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O9)
     LUT6:I5->O            1   0.061   0.426  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O12 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O11)
     LUT6:I4->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_awready_mux)
     LUT6:I5->O            1   0.061   0.357  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT6:I5->O            1   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ----------------------------------------
    Total                      3.269ns (0.683ns logic, 2.586ns route)
                                       (20.90gic, 79.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.873ns (frequency: 533.760MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.873ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.701  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/_n00981)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.873ns (0.439ns logic, 1.434ns route)
                                       (23.40gic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.873ns (frequency: 533.760MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.873ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.701  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/_n00981)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.873ns (0.439ns logic, 1.434ns route)
                                       (23.40gic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.876ns (frequency: 532.950MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.876ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.741  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I0->O            1   0.061   0.696  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/_n00981)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.876ns (0.439ns logic, 1.437ns route)
                                       (23.40gic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.879ns (frequency: 532.071MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.879ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.739  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.701  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/_n00981)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.879ns (0.439ns logic, 1.440ns route)
                                       (23.40gic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.873ns (frequency: 533.760MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.873ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.701  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/_n00981)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.873ns (0.439ns logic, 1.434ns route)
                                       (23.40gic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.873ns (frequency: 533.760MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.873ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.701  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/_n009811 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/_n00981)
     LUT6:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.873ns (0.439ns logic, 1.434ns route)
                                       (23.40gic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 322 / 76
-------------------------------------------------------------------------
Offset:              2.604ns (Levels of Logic = 5)
  Source:            M_AXI_AWREADY<2> (PAD)
  Destination:       axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising

  Data Path: M_AXI_AWREADY<2> to axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O7_SW0 (N24)
     LUT6:I1->O            1   0.061   0.512  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O8 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O7)
     LUT6:I3->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_awready_mux)
     LUT6:I5->O            1   0.061   0.357  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT6:I5->O            1   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ----------------------------------------
    Total                      2.604ns (0.660ns logic, 1.944ns route)
                                       (25.40gic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              1.407ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<0> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<0> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I4->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_bready<5>1 (axi_interconnect_0/cb_mf_bready<5>)
     LUT6:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.407ns (0.201ns logic, 1.206ns route)
                                       (14.30gic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              1.407ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<0> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<0> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I4->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_bready<4>1 (axi_interconnect_0/cb_mf_bready<4>)
     LUT6:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.407ns (0.201ns logic, 1.206ns route)
                                       (14.30gic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              1.407ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<0> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<0> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I4->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_bready<3>1 (axi_interconnect_0/cb_mf_bready<3>)
     LUT6:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.407ns (0.201ns logic, 1.206ns route)
                                       (14.30gic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              1.407ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<0> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<0> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I4->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_bready<2>1 (axi_interconnect_0/cb_mf_bready<2>)
     LUT6:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.407ns (0.201ns logic, 1.206ns route)
                                       (14.30gic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              1.407ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<0> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<0> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I4->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_bready<1>1 (axi_interconnect_0/cb_mf_bready<1>)
     LUT6:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.407ns (0.201ns logic, 1.206ns route)
                                       (14.30gic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              1.407ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<0> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<0> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I4->O            1   0.061   0.694  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_bready<0>1 (axi_interconnect_0/cb_mf_bready<0>)
     LUT6:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.407ns (0.201ns logic, 1.206ns route)
                                       (14.30gic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 791 / 498
-------------------------------------------------------------------------
Offset:              1.904ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i (FF)
  Destination:       S_AXI_BVALID<0> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i to S_AXI_BVALID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.317   0.512  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i)
     LUT5:I2->O            1   0.061   0.512  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux11 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux11)
     LUT5:I2->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux15 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux1)
     LUT5:I4->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      1.904ns (0.500ns logic, 1.404ns route)
                                       (26.30gic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<0> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.611  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active)
     LUT4:I0->O            1   0.061   0.566  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux14 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux14)
     LUT5:I1->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux15 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux1)
     LUT5:I4->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.057ns (0.500ns logic, 1.557ns route)
                                       (24.30gic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              2.131ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<0> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.739  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active)
     LUT5:I0->O            1   0.061   0.512  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux11 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux11)
     LUT5:I2->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux15 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux1)
     LUT5:I4->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.131ns (0.500ns logic, 1.631ns route)
                                       (23.50gic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              2.039ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<0> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            1   0.061   0.426  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux12 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux12)
     LUT5:I3->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux15 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux1)
     LUT5:I4->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      2.039ns (0.500ns logic, 1.539ns route)
                                       (24.50gic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              1.911ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<0> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.605  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I2->O            1   0.061   0.426  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux12 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux12)
     LUT5:I3->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux15 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux1)
     LUT5:I4->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      1.911ns (0.500ns logic, 1.412ns route)
                                       (26.20gic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              1.970ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<0> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            1   0.061   0.357  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux13)
     LUT5:I4->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux15 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux1)
     LUT5:I4->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      1.970ns (0.500ns logic, 1.470ns route)
                                       (25.40gic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              2.011ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active (FF)
  Destination:       S_AXI_RVALID<0> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active to S_AXI_RVALID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.317   0.722  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active)
     LUT5:I0->O            1   0.061   0.357  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_rvalid2_SW0 (N41)
     LUT5:I4->O            2   0.061   0.431  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_rvalid2 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/r_complete_mux2)
     LUT6:I4->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_rvalid3 (S_AXI_RVALID<0>)
    ----------------------------------------
    Total                      2.011ns (0.500ns logic, 1.511ns route)
                                       (24.90gic, 75.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 468 / 273
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 3)
  Source:            M_AXI_BVALID<4> (PAD)
  Destination:       S_AXI_BVALID<0> (PAD)

  Data Path: M_AXI_BVALID<4> to S_AXI_BVALID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.061   0.426  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux12 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux12)
     LUT5:I3->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux15 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/b_complete_mux1)
     LUT5:I4->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid1 (S_AXI_BVALID<0>)
    ----------------------------------------
    Total                      1.346ns (0.540ns logic, 0.806ns route)
                                       (40.10gic, 59.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    1.873|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    2.457|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    3.230|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    3.269|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK|    3.161|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK|    3.369|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK|    3.043|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK|    2.950|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK|    3.030|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    2.457|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK|    1.873|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    2.468|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK|    1.879|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    2.468|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK|    1.876|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    2.468|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK|    1.873|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    2.468|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK|    1.873|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 15.34 secs
 
--> 


Total memory usage is 440756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  327 (   0 filtered)
Number of infos    :   30 (   0 filtered)

Running synthesis...
cd synthesis; xst -ifn "system_xst.scr"
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/" "/media/dung/anhqvn/FPGA11/lib/hw/contrib/pcores/" "/media/dung/anhqvn/FPGA11/lib/hw/std/pcores/" "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/" "/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../hdl/system.v" in library work
Module <system> compiled
Module <axi_interconnect_0_wrapper> compiled
Module <reset_0_wrapper> compiled
Module <clock_generator_0_wrapper> compiled
Module <diff_input_buf_0_wrapper> compiled
Module <diff_input_buf_1_wrapper> compiled
Module <diff_input_buf_2_wrapper> compiled
Module <diff_input_buf_3_wrapper> compiled
Module <dma_0_wrapper> compiled
Module <hravframework_0_wrapper> compiled
Module <dma_benchmark_0_wrapper> compiled
Module <dma_benchmark_1_wrapper> compiled
Module <pr_hrav_dispatcher_0_wrapper> compiled
Module <hravframework_1_wrapper> compiled
Module <pr_hrav_icap_controller_0_wrapper> compiled
Module <pr_hrav_collector_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
Module <system> is correct for synthesis.
 
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_benchmark_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_benchmark_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <hravframework_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <hravframework_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <pr_hrav_collector_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <pr_hrav_dispatcher_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <pr_hrav_icap_controller_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_0> in unit <system>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "../hdl/system.v".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/axi_interconnect_0_wrapper.ngc>.
Reading core <../implementation/reset_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_0_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_1_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_2_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_3_wrapper.ngc>.
Reading core <../implementation/dma_0_wrapper.ngc>.
Reading core <../implementation/hravframework_0_wrapper.ngc>.
Reading core <../implementation/dma_benchmark_0_wrapper.ngc>.
Reading core <../implementation/dma_benchmark_1_wrapper.ngc>.
Reading core <../implementation/pr_hrav_dispatcher_0_wrapper.ngc>.
Reading core <../implementation/hravframework_1_wrapper.ngc>.
Reading core <../implementation/pr_hrav_icap_controller_0_wrapper.ngc>.
Reading core <../implementation/pr_hrav_collector_0_wrapper.ngc>.
Loading core <axi_interconnect_0_wrapper> for timing and area information for instance <axi_interconnect_0>.
Loading core <reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <diff_input_buf_0_wrapper> for timing and area information for instance <diff_input_buf_0>.
Loading core <diff_input_buf_1_wrapper> for timing and area information for instance <diff_input_buf_1>.
Loading core <diff_input_buf_2_wrapper> for timing and area information for instance <diff_input_buf_2>.
Loading core <diff_input_buf_3_wrapper> for timing and area information for instance <diff_input_buf_3>.
Loading core <dma_0_wrapper> for timing and area information for instance <dma_0>.
Loading core <hravframework_0_wrapper> for timing and area information for instance <hravframework_0>.
Loading core <dma_benchmark_0_wrapper> for timing and area information for instance <dma_benchmark_0>.
Loading core <dma_benchmark_1_wrapper> for timing and area information for instance <dma_benchmark_1>.
Loading core <pr_hrav_dispatcher_0_wrapper> for timing and area information for instance <pr_hrav_dispatcher_0>.
Loading core <hravframework_1_wrapper> for timing and area information for instance <hravframework_1>.
Loading core <pr_hrav_icap_controller_0_wrapper> for timing and area information for instance <pr_hrav_icap_controller_0>.
Loading core <pr_hrav_collector_0_wrapper> for timing and area information for instance <pr_hrav_collector_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_fifo_bram of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rst_reg_p_iso> in Unit <u_iface> is equivalent to the following FF/Latch : <rst_reg_p> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_116> in Unit <u_cfg> is equivalent to the following 8 FFs/Latches : <rd_data_hi_ret_8> <rd_data_hi_ret_62> <rd_data_hi_ret_128> <rd_data_hi_ret_236> <rd_data_hi_ret_248> <rd_data_hi_ret_260> <rd_data_hi_ret_272> <rd_data_hi_ret_282> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_193> in Unit <u_cfg> is equivalent to the following 7 FFs/Latches : <rd_data_hi_ret_9> <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_129> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_26> <rd_data_hi_ret_44> <rd_data_hi_ret_80> <rd_data_hi_ret_98> <rd_data_hi_ret_157> <rd_data_hi_ret_181> <rd_data_hi_ret_200> <rd_data_hi_ret_212> <rd_data_hi_ret_224> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_163> <rd_data_hi_ret_187> <rd_data_hi_ret_205> <rd_data_hi_ret_217> <rd_data_hi_ret_229> <rd_data_hi_ret_241> <rd_data_hi_ret_253> <rd_data_hi_ret_265> <rd_data_hi_ret_277> <rd_data_hi_ret_283> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <wbin[1]> in Unit <wptr_full> is equivalent to the following 3 FFs/Latches : <wbin_fast[1]> <wbin_1_rep1> <wbin_1_rep2> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_ret_1_fast> <pkt_line_cnt_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full_fast_rep1> in Unit <u_rx_ctrl> is equivalent to the following 7 FFs/Latches : <pkt_buffer_full_fast_fast> <pkt_buffer_full_rep3> <pkt_buffer_full_rep2> <pkt_buffer_full_rep1> <pkt_buffer_full_fast_0> <pkt_buffer_full_fast> <pkt_buffer_full> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_0_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[0]> <pkt_line_cnt[0]> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_1_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[1]> <pkt_line_cnt[1]> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep3> <mac_rx_state_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <out_tstrb_ret_1_fast> <out_tstrb_ret_1_rep1> <out_tstrb_ret_1_rep2> <out_tstrb_ret_1_rep3> <out_tstrb_ret_1_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <out_tstrb_ret_fast> <out_tstrb_ret_rep1> <out_tstrb_ret_rep2> <out_tstrb_ret_rep3> <out_tstrb_ret_rep4> <out_tstrb_ret_rep5> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 2 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 7 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> <shift_tvalid_rep1_rep2> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 3 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_fast_rep3> in Unit <wptr_full> is equivalent to the following 10 FFs/Latches : <w_almost_full_0_fast_rep2> <w_almost_full_0_fast_rep1> <w_almost_full_0_fast_fast> <w_almost_full_0_rep4> <w_almost_full_0_rep3> <w_almost_full_0_rep2> <w_almost_full_0_rep1> <w_almost_full_0_fast_0> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_59> <rd_local_dw_size_ret_63> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_9> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_62> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <op_fast[1]> <op_1_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[8]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[8]> 
INFO:Xst:2260 - The FF/Latch <head1_ret> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_ret_fast> <head1_ret_rep1> 
INFO:Xst:2260 - The FF/Latch <state_0_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 23 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_fast_rep1> <wr_en_hi_fast_rep2> <wr_en_lo_ret_11> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep2> <wr_en_hi_fast_fast_0> <wr_en_hi_fast_rep1_0> <wr_en_hi_rep1_rep2_fast> <wr_en_hi_rep1_rep2_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_fast_rep1_fast> <wr_en_hi_fast_rep1_rep1> <wr_en_hi_fast_rep2_fast> <wr_en_hi_fast_rep2_rep1> <wr_en_hi_fast_rep2_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 26 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_fast_rep1> <wr_en_lo_fast_rep2> <wr_en_lo_ret_9> <wr_en_lo_fast_rep2_fast> <wr_en_lo_fast_rep2_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_fast_fast_1> <wr_en_lo_fast_rep1_1> <wr_en_lo_fast_rep1_0_fast> <wr_en_lo_fast_rep1_0_rep1> <wr_en_lo_fast_rep1_0_rep2> <wr_en_lo_fast_rep1_0_rep3> <wr_en_lo_fast_rep1_fast> <wr_en_lo_fast_rep1_rep1> <wr_en_lo_fast_rep1_rep2> <wr_en_lo_fast_fast_fast> <wr_en_lo_fast_fast_rep1> <wr_en_lo_fast_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <head1[61]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_fast[61]> <head1_61_rep1> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <op_fast[1]> <op_1_rep1> <op_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rerrfwd_n_reg_fast> <trn_rerrfwd_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg_ret_1_fast> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_ret_1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rsrc_rdy_n_reg_fast> <trn_rsrc_rdy_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <wr_mem_select_fast_0[1]> <wr_mem_select_1_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[2]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[2]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_rep1_rep3> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_12> in Unit <u_pcie_tx> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_12_fast> <rd_addr_hi_ret_12_rep1> <rd_addr_hi_ret_12_fast_0> <rd_addr_hi_ret_12_rep1_0> <rd_addr_hi_ret_12_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state[1]> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx_wr> is equivalent to the following 4 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <deq_data_ret_6> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <deq_data_ret_6_fast> <deq_data_ret_6_rep1> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> <op_ret_1_rep2> 
INFO:Xst:2260 - The FF/Latch <state_0_rep2> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_0_rep1> <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following 2 FFs/Latches : <deq_data_fast[0]> <deq_data[0]> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/core1_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/core1_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/icap_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/icap_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/core0_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/core0_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_icap_controller_0/regfile/write_addr_0> in Unit <pr_hrav_icap_controller_0> is equivalent to the following FF/Latch : <pr_hrav_icap_controller_0/regfile/write_addr_0_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/core1_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/core1_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/icap_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/icap_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/core0_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/core0_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rst_reg_p_iso> in Unit <u_iface> is equivalent to the following FF/Latch : <rst_reg_p> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_116> in Unit <u_cfg> is equivalent to the following 8 FFs/Latches : <rd_data_hi_ret_8> <rd_data_hi_ret_62> <rd_data_hi_ret_128> <rd_data_hi_ret_236> <rd_data_hi_ret_248> <rd_data_hi_ret_260> <rd_data_hi_ret_272> <rd_data_hi_ret_282> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_193> in Unit <u_cfg> is equivalent to the following 7 FFs/Latches : <rd_data_hi_ret_9> <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_129> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_26> <rd_data_hi_ret_44> <rd_data_hi_ret_80> <rd_data_hi_ret_98> <rd_data_hi_ret_157> <rd_data_hi_ret_181> <rd_data_hi_ret_200> <rd_data_hi_ret_212> <rd_data_hi_ret_224> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_163> <rd_data_hi_ret_187> <rd_data_hi_ret_205> <rd_data_hi_ret_217> <rd_data_hi_ret_229> <rd_data_hi_ret_241> <rd_data_hi_ret_253> <rd_data_hi_ret_265> <rd_data_hi_ret_277> <rd_data_hi_ret_283> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <wbin[1]> in Unit <wptr_full> is equivalent to the following 3 FFs/Latches : <wbin_fast[1]> <wbin_1_rep1> <wbin_1_rep2> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_ret_1_fast> <pkt_line_cnt_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full_fast_rep1> in Unit <u_rx_ctrl> is equivalent to the following 7 FFs/Latches : <pkt_buffer_full_fast_fast> <pkt_buffer_full_rep3> <pkt_buffer_full_rep2> <pkt_buffer_full_rep1> <pkt_buffer_full_fast_0> <pkt_buffer_full_fast> <pkt_buffer_full> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_0_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[0]> <pkt_line_cnt[0]> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_1_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[1]> <pkt_line_cnt[1]> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep3> <mac_rx_state_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <out_tstrb_ret_1_fast> <out_tstrb_ret_1_rep1> <out_tstrb_ret_1_rep2> <out_tstrb_ret_1_rep3> <out_tstrb_ret_1_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <out_tstrb_ret_fast> <out_tstrb_ret_rep1> <out_tstrb_ret_rep2> <out_tstrb_ret_rep3> <out_tstrb_ret_rep4> <out_tstrb_ret_rep5> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 2 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 7 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> <shift_tvalid_rep1_rep2> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 3 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_fast_rep3> in Unit <wptr_full> is equivalent to the following 10 FFs/Latches : <w_almost_full_0_fast_rep2> <w_almost_full_0_fast_rep1> <w_almost_full_0_fast_fast> <w_almost_full_0_rep4> <w_almost_full_0_rep3> <w_almost_full_0_rep2> <w_almost_full_0_rep1> <w_almost_full_0_fast_0> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_59> <rd_local_dw_size_ret_63> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_9> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_62> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <op_fast[1]> <op_1_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[8]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[8]> 
INFO:Xst:2260 - The FF/Latch <head1_ret> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_ret_fast> <head1_ret_rep1> 
INFO:Xst:2260 - The FF/Latch <state_0_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 23 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_fast_rep1> <wr_en_hi_fast_rep2> <wr_en_lo_ret_11> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep2> <wr_en_hi_fast_fast_0> <wr_en_hi_fast_rep1_0> <wr_en_hi_rep1_rep2_fast> <wr_en_hi_rep1_rep2_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_fast_rep1_fast> <wr_en_hi_fast_rep1_rep1> <wr_en_hi_fast_rep2_fast> <wr_en_hi_fast_rep2_rep1> <wr_en_hi_fast_rep2_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 26 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_fast_rep1> <wr_en_lo_fast_rep2> <wr_en_lo_ret_9> <wr_en_lo_fast_rep2_fast> <wr_en_lo_fast_rep2_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_fast_fast_1> <wr_en_lo_fast_rep1_1> <wr_en_lo_fast_rep1_0_fast> <wr_en_lo_fast_rep1_0_rep1> <wr_en_lo_fast_rep1_0_rep2> <wr_en_lo_fast_rep1_0_rep3> <wr_en_lo_fast_rep1_fast> <wr_en_lo_fast_rep1_rep1> <wr_en_lo_fast_rep1_rep2> <wr_en_lo_fast_fast_fast> <wr_en_lo_fast_fast_rep1> <wr_en_lo_fast_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <head1[61]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_fast[61]> <head1_61_rep1> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <op_fast[1]> <op_1_rep1> <op_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rerrfwd_n_reg_fast> <trn_rerrfwd_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg_ret_1_fast> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_ret_1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rsrc_rdy_n_reg_fast> <trn_rsrc_rdy_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <wr_mem_select_fast_0[1]> <wr_mem_select_1_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[2]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[2]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_rep1_rep3> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_12> in Unit <u_pcie_tx> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_12_fast> <rd_addr_hi_ret_12_rep1> <rd_addr_hi_ret_12_fast_0> <rd_addr_hi_ret_12_rep1_0> <rd_addr_hi_ret_12_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state[1]> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx_wr> is equivalent to the following 4 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <deq_data_ret_6> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <deq_data_ret_6_fast> <deq_data_ret_6_rep1> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> <op_ret_1_rep2> 
INFO:Xst:2260 - The FF/Latch <state_0_rep2> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_0_rep1> <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following 2 FFs/Latches : <deq_data_fast[0]> <deq_data[0]> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/core0_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/core0_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/core1_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/core1_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/icap_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/icap_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_icap_controller_0/regfile/write_addr_0> in Unit <pr_hrav_icap_controller_0> is equivalent to the following FF/Latch : <pr_hrav_icap_controller_0/regfile/write_addr_0_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/core1_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/core1_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/icap_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/icap_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/core0_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/core0_dbuf/buf_state_FSM_FFd1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 359

Cell Usage :
# BELS                             : 78478
#      GND                         : 91
#      INV                         : 313
#      LUT1                        : 3389
#      LUT1_L                      : 714
#      LUT2                        : 7111
#      LUT2_L                      : 212
#      LUT3                        : 8328
#      LUT3_L                      : 1243
#      LUT4                        : 6771
#      LUT4_L                      : 328
#      LUT5                        : 12904
#      LUT5_L                      : 1049
#      LUT6                        : 7122
#      LUT6_2                      : 23
#      LUT6_L                      : 2137
#      MUXCY                       : 11510
#      MUXCY_L                     : 1613
#      MUXF7                       : 341
#      MUXF8                       : 38
#      VCC                         : 62
#      XORCY                       : 13179
# FlipFlops/Latches                : 43269
#      FD                          : 3995
#      FDC                         : 717
#      FDCE                        : 669
#      FDCP                        : 64
#      FDE                         : 5823
#      FDP                         : 153
#      FDPE                        : 49
#      FDR                         : 2711
#      FDRE                        : 26910
#      FDRS                        : 84
#      FDRSE                       : 52
#      FDS                         : 156
#      FDSE                        : 297
#      LD                          : 1052
#      LDE                         : 24
#      LDE_1                       : 512
#      LDP_1                       : 1
# RAMS                             : 393
#      RAM32M                      : 136
#      RAM32X1D                    : 4
#      RAM64M                      : 36
#      RAM64X1D                    : 32
#      RAMB18                      : 17
#      RAMB18SDP                   : 43
#      RAMB36_EXP                  : 112
#      RAMB36SDP_EXP               : 13
# Shift Registers                  : 157
#      SRL16                       : 1
#      SRL16E                      : 5
#      SRLC16E                     : 151
# Clock Buffers                    : 32
#      BUFG                        : 32
# IO Buffers                       : 354
#      IBUF                        : 135
#      IBUFDS                      : 5
#      OBUF                        : 214
# GigabitIOs                       : 4
#      GTX_DUAL                    : 4
# Others                           : 3
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:           43269  out of  149760    28% 
 Number of Slice LUTs:                52561  out of  149760    35% 
    Number used as Logic:             51644  out of  149760    34% 
    Number used as Memory:              917  out of  39360     2% 
       Number used as RAM:              760
       Number used as SRL:              157

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  70050
   Number with an unused Flip Flop:   26781  out of  70050    38% 
   Number with an unused LUT:         17489  out of  70050    24% 
   Number of fully used LUT-FF pairs: 25780  out of  70050    36% 
   Number of unique control sets:      1218

IO Utilization: 
 Number of IOs:                         359
 Number of bonded IOBs:                 349  out of    680    51% 

Specific Feature Utilization:
 Number of Block RAM/FIFO:              156  out of    324    48% 
    Number using Block RAM only:        156
 Number of BUFG/BUFGCTRLs:               32  out of     32   100% 
 Number of GTX_DUALs:                     4  out of     24    16% 
 Number of PLL_ADVs:                      2  out of      6    33% 

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                        | Clock buffer(FF name)                                                                     | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                | BUFG                                                                                      | 1745  |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1                                                                                                 | BUFG                                                                                      | 9740  |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0                                                                                                 | BUFG                                                                                      | 451   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout                                                                                           | BUFG                                                                                      | 114   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset_0_and00001:O)| NONE(*)(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)               | 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>                                                                            | BUFG                                                                                      | 18    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                | BUFG                                                                                      | 30186 |
hravframework_0/hravframework_0/scn/lastPacket_not0001(hravframework_0/hravframework_0/scn/lastPacket_not00011:O)                                   | NONE(*)(hravframework_0/hravframework_0/scn/lastPacket)                                   | 1     |
hravframework_0/hravframework_0/scn/resultCo_writeData_FIFO_not0001(hravframework_0/hravframework_0/scn/resultCo_writeData_FIFO_not00011:O)         | NONE(*)(hravframework_0/hravframework_0/scn/resultCo_writeData_FIFO)                      | 1     |
hravframework_0/hravframework_0/scn/resultCo_writeCounter_FIFO_not0001(hravframework_0/hravframework_0/scn/resultCo_writeCounter_FIFO_not00011:O)   | NONE(*)(hravframework_0/hravframework_0/scn/resultCo_writeCounter_FIFO)                   | 1     |
hravframework_0/hravframework_0/scn/resultCo_resultRead_BBFex_not0001(hravframework_0/hravframework_0/scn/resultCo_resultRead_BBFex_not00011:O)     | NONE(*)(hravframework_0/hravframework_0/scn/resultCo_resultRead_BBFex)                    | 1     |
hravframework_0/hravframework_0/scn/scn_dvld_clt_not0001(hravframework_0/hravframework_0/scn/scn_dvld_clt_not0001_f7:O)                             | NONE(*)(hravframework_0/hravframework_0/scn/scn_dvld_clt)                                 | 1     |
hravframework_0/hravframework_0/scn/scn_end_clt_not0001(hravframework_0/hravframework_0/scn/scn_end_clt_not00011:O)                                 | NONE(*)(hravframework_0/hravframework_0/scn/scn_end_clt)                                  | 1     |
hravframework_0/hravframework_0/scn/fetcher_data_shifter_not00011(hravframework_0/hravframework_0/scn/fetcher_data_shifter_not00011:O)              | BUFG(*)(hravframework_0/hravframework_0/scn/fetcher_data_shifter_0)                       | 256   |
hravframework_0/hravframework_0/scn/resultData0_not00011(hravframework_0/hravframework_0/scn/resultData0_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData0_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData1_not00011(hravframework_0/hravframework_0/scn/resultData1_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData1_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData2_not00011(hravframework_0/hravframework_0/scn/resultData2_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData2_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData3_not00011(hravframework_0/hravframework_0/scn/resultData3_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData3_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData4_not00011(hravframework_0/hravframework_0/scn/resultData4_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData4_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData5_not00011(hravframework_0/hravframework_0/scn/resultData5_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData5_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData6_not00011(hravframework_0/hravframework_0/scn/resultData6_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData6_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData7_not00011(hravframework_0/hravframework_0/scn/resultData7_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData7_0)                                | 32    |
hravframework_0/hravframework_0/scn/scn_bvld_clt_not0001(hravframework_0/hravframework_0/scn/scn_bvld_clt_not00011:O)                               | NONE(*)(hravframework_0/hravframework_0/scn/scn_bvld_clt_0)                               | 8     |
reset_0/Peripheral_aresetn<0>                                                                                                                       | NONE(hravframework_0/hravframework_0/scn/shifter_dataBuff_0)                              | 512   |
hravframework_1/hravframework_1/scn/lastPacket_not0001(hravframework_1/hravframework_1/scn/lastPacket_not00011:O)                                   | NONE(*)(hravframework_1/hravframework_1/scn/lastPacket)                                   | 1     |
hravframework_1/hravframework_1/scn/resultCo_writeData_FIFO_not0001(hravframework_1/hravframework_1/scn/resultCo_writeData_FIFO_not00011:O)         | NONE(*)(hravframework_1/hravframework_1/scn/resultCo_writeData_FIFO)                      | 1     |
hravframework_1/hravframework_1/scn/resultCo_writeCounter_FIFO_not0001(hravframework_1/hravframework_1/scn/resultCo_writeCounter_FIFO_not00011:O)   | NONE(*)(hravframework_1/hravframework_1/scn/resultCo_writeCounter_FIFO)                   | 1     |
hravframework_1/hravframework_1/scn/resultCo_resultRead_BBFex_not0001(hravframework_1/hravframework_1/scn/resultCo_resultRead_BBFex_not00011:O)     | NONE(*)(hravframework_1/hravframework_1/scn/resultCo_resultRead_BBFex)                    | 1     |
hravframework_1/hravframework_1/scn/scn_dvld_clt_not0001(hravframework_1/hravframework_1/scn/scn_dvld_clt_not0001_f7:O)                             | NONE(*)(hravframework_1/hravframework_1/scn/scn_dvld_clt)                                 | 1     |
hravframework_1/hravframework_1/scn/scn_end_clt_not0001(hravframework_1/hravframework_1/scn/scn_end_clt_not00011:O)                                 | NONE(*)(hravframework_1/hravframework_1/scn/scn_end_clt)                                  | 1     |
hravframework_1/hravframework_1/scn/fetcher_data_shifter_not00011(hravframework_1/hravframework_1/scn/fetcher_data_shifter_not00011:O)              | BUFG(*)(hravframework_1/hravframework_1/scn/fetcher_data_shifter_0)                       | 256   |
hravframework_1/hravframework_1/scn/resultData0_not00011(hravframework_1/hravframework_1/scn/resultData0_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData0_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData1_not00011(hravframework_1/hravframework_1/scn/resultData1_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData1_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData2_not00011(hravframework_1/hravframework_1/scn/resultData2_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData2_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData3_not00011(hravframework_1/hravframework_1/scn/resultData3_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData3_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData4_not00011(hravframework_1/hravframework_1/scn/resultData4_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData4_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData5_not00011(hravframework_1/hravframework_1/scn/resultData5_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData5_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData6_not00011(hravframework_1/hravframework_1/scn/resultData6_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData6_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData7_not00011(hravframework_1/hravframework_1/scn/resultData7_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData7_0)                                | 32    |
hravframework_1/hravframework_1/scn/scn_bvld_clt_not0001(hravframework_1/hravframework_1/scn/scn_bvld_clt_not00011:O)                               | NONE(*)(hravframework_1/hravframework_1/scn/scn_bvld_clt_0)                               | 8     |
pr_hrav_icap_controller_0/S_AXI_WREADY1(pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_cmp_eq00001:O)              | BUFG(*)(pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0)| 24    |
----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
(*) These 34 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                                                                                                                                                    | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FSM_Scst_FSM_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/rst_n_inv1_INV_0:O)                                                                                                                                  | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_0)                                                                                                                                                                                          | 418   |
dma_0/dma_0/u_dma/u_iface/rst_reg_p_iso(dma_0/dma_0/u_dma/u_iface/rst_reg_p_iso:Q)                                                                                                                                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/rptr_empty/rbin[0])                                                                                                                                                                                                      | 195   |
dma_0/dma_0/u_dma/u_iface/x_rst_t/rst_reg_t(dma_0/dma_0/u_dma/u_iface/x_rst_t/SyncA_clkB_1[0]:Q)                                                                                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                                                                                                                                                                             | 123   |
dma_0/dma_0/u_dma/u_pcie_rx/rst_reg(dma_0/dma_0/u_dma/u_pcie_rx/rst_reg:Q)                                                                                                                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/rptr_empty/rbin[0])                                                                                                                                                                                                 | 99    |
dma_0/dma_0/u_dma/u_iface/x_rst_r/rst_reg_r(dma_0/dma_0/u_dma/u_iface/x_rst_r/SyncA_clkB_1[0]:Q)                                                                                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                                                                                                                                                                             | 85    |
dma_0/S_AXI_BRESP<0>(dma_0/XST_GND:G)                                                                                                                                                                                                                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                                                                                                                                        | 74    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not00001_INV_0:O)                                                                                                                          | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                                                                                                                                        | 64    |
hravframework_0/hravframework_0/clt/data/N0(hravframework_0/hravframework_0/clt/data/XST_GND:G)                                                                                                                                                                                                              | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP)                                       | 40    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_1/hravframework_1/clt/data/N0(hravframework_1/hravframework_1/clt/data/XST_GND:G)                                                                                                                                                                                                              | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP)                                       | 40    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                                  | 32    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                                  | 32    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0:O)                                                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0)                                                                                                                                                         | 21    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not00001_INV_0:O)                                                                                                                                                                                            | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0)                                                                                                                                                                                                            | 20    |
dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND:G)                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/mem_mem_0_0)                                                                                                                                                                                | 20    |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                                                               | 19    |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                                                               | 19    |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                                                               | 19    |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                                                               | 19    |
hravframework_0/hravframework_0/scn/BBFex_reset1(hravframework_0/hravframework_0/scn/BBFex_reset:Q)                                                                                                                                                                                                          | BUFG(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                         | 18    |
hravframework_1/hravframework_1/scn/BBFex_reset1(hravframework_1/hravframework_1/scn/BBFex_reset:Q)                                                                                                                                                                                                          | BUFG(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                         | 18    |
hravframework_0/hravframework_0/scn/resultCounter_FIFO/N0(hravframework_0/hravframework_0/scn/resultCounter_FIFO/XST_GND:G)                                                                                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                | 16    |
hravframework_0/hravframework_0/scn/resultData_FIFO/N0(hravframework_0/hravframework_0/scn/resultData_FIFO/XST_GND:G)                                                                                                                                                                                        | NONE(hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                   | 16    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/N0(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/N0(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/N0(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_0/hravframework_0/scn/uut/arbiter_comparison_FIFO/N0(hravframework_0/hravframework_0/scn/uut/arbiter_comparison_FIFO/XST_GND:G)                                                                                                                                                                | NONE(hravframework_0/hravframework_0/scn/uut/arbiter_comparison_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                       | 16    |
hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/N0(hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/XST_GND:G)                                                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                | 16    |
hravframework_1/hravframework_1/scn/resultCounter_FIFO/N0(hravframework_1/hravframework_1/scn/resultCounter_FIFO/XST_GND:G)                                                                                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                | 16    |
hravframework_1/hravframework_1/scn/resultData_FIFO/N0(hravframework_1/hravframework_1/scn/resultData_FIFO/XST_GND:G)                                                                                                                                                                                        | NONE(hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                   | 16    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/N0(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/N0(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/N0(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_1/hravframework_1/scn/uut/arbiter_comparison_FIFO/N0(hravframework_1/hravframework_1/scn/uut/arbiter_comparison_FIFO/XST_GND:G)                                                                                                                                                                | NONE(hravframework_1/hravframework_1/scn/uut/arbiter_comparison_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                       | 16    |
hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/N0(hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/XST_GND:G)                                                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                | 16    |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                                    | 14    |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                                    | 14    |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                                    | 14    |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                                    | 14    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cfg_function_number<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/XST_GND:G)                                                                                                                                                                                                    | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank)                                                                                                                                                                                       | 10    |
hravframework_0/hravframework_0/clt/ctrl/N0(hravframework_0/hravframework_0/clt/ctrl/XST_GND:G)                                                                                                                                                                                                              | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP)                                       | 10    |
hravframework_1/hravframework_1/clt/ctrl/N0(hravframework_1/hravframework_1/clt/ctrl/XST_GND:G)                                                                                                                                                                                                              | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP)                                       | 10    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv1:O)                                                                                                                                                                                                  | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/reg_enable_ltssm_reset)                                                                                                                                                                                                                      | 9     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:O)                                                                                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crm_pwr_soft_reset_n_aftersentcpl)                                                                                                                                                                                   | 9     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                     | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                     | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                     | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                     | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                      | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                      | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                      | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                      | 8     |
hravframework_0/hravframework_0/scn/uut/comparisonUnit/fifo_match/N0(hravframework_0/hravframework_0/scn/uut/comparisonUnit/fifo_match/XST_GND:G)                                                                                                                                                            | NONE(hravframework_0/hravframework_0/scn/uut/comparisonUnit/fifo_match/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                     | 8     |
hravframework_1/hravframework_1/scn/uut/comparisonUnit/fifo_match/N0(hravframework_1/hravframework_1/scn/uut/comparisonUnit/fifo_match/XST_GND:G)                                                                                                                                                            | NONE(hravframework_1/hravframework_1/scn/uut/comparisonUnit/fifo_match/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                     | 8     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/pipe_reset_l0(dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep:PIPERESETL0)                                                                                                                                                                                                         | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/delayed_elec_idle_reset)                                                                                                                                                                                              | 4     |
hravframework_0/hravframework_0/dpt_not0000(hravframework_0/hravframework_0/dpt_not00001_INV_0:O)                                                                                                                                                                                                            | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                       | 4     |
hravframework_1/hravframework_1/dpt_not0000(hravframework_1/hravframework_1/dpt_not00001_INV_0:O)                                                                                                                                                                                                            | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                       | 4     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset1:O)                                                                                                                                                              | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/reset_usrclk_r_0)                                                                                                                                                                                      | 2     |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                              | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                              | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                          | 2     |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                              | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                              | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                          | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                              | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                              | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                          | 2     |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                              | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                              | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                          | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
dma_0/dma_0/converter_master/axi_resetn_inv(dma_0/dma_0/ep/pcie_ep0/GTPRESET1_INV_0:O)                                                                                                                                                                                                                       | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/rst_pcie)                                                                                                                                                                                                             | 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                                                                                                                                    | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)                                                                                                                                                                                                           | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N10(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N11(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N12(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N13(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N14(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N15(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N16(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N17(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N18(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N19(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N2(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N20(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N21(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N22(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N23(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N24(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N25(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N26(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N27(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N28(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N29(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N3(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N4(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N5(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N6(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N7(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N8(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N9(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N10(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N11(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N12(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N13(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N14(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N15(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N16(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N17(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N18(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N19(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N2(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N20(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N21(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N22(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N23(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N24(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N25(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N26(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N27(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N28(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N29(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N3(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N4(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N5(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N6(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N7(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N8(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N9(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.747ns (Maximum Frequency: 173.996MHz)
   Minimum input arrival time before clock: 1.481ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 1.196ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 5.747ns (frequency: 173.996MHz)
  Total number of paths / destination ports: 51189 / 2656
-------------------------------------------------------------------------
Delay:               5.747ns (Levels of Logic = 10)
  Source:            dma_benchmark_0/dma_benchmark_0/controler/read_addr_2 (FF)
  Destination:       dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_mstrd_d_4 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: dma_benchmark_0/dma_benchmark_0/controler/read_addr_2 to dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_mstrd_d_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             85   0.396   0.778  dma_benchmark_0/controler/read_addr_2 (dma_benchmark_0/controler/read_addr<2>)
     LUT4:I0->O          105   0.086   0.531  dma_benchmark_0/controler/RDATA_cmp_eq00051 (dma_benchmark_0/controler/RDATA_cmp_eq0005)
     LUT4:I3->O           32   0.086   0.770  dma_benchmark_0/controler/RDATA<0>261 (dma_benchmark_0/controler/N189)
     LUT4:I0->O            1   0.086   0.600  dma_benchmark_0/controler/RDATA<8>103 (dma_benchmark_0/controler/RDATA<8>103)
     LUT5:I2->O            1   0.086   0.487  dma_benchmark_0/controler/RDATA<8>161_SW0 (N204)
     LUT6:I4->O            1   0.086   0.600  dma_benchmark_0/controler/RDATA<8>161 (dma_benchmark_0/controler/RDATA<8>161)
     LUT5:I2->O            1   0.086   0.412  dma_benchmark_0/controler/RDATA<8>303 (S_AXI_RDATA<8>)
     end scope: 'dma_benchmark_0'
     begin scope: 'axi_interconnect_0'
     LUT5:I4->O            1   0.086   0.487  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/O<11>2 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/O<11>1)
     LUT3:I1->O            1   0.086   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/O<11>3 (S_AXI_RDATA<8>)
     end scope: 'axi_interconnect_0'
     begin scope: 'dma_0'
     FDRE:D                   -0.022          dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_mstrd_d_8
    ----------------------------------------
    Total                      5.747ns (1.084ns logic, 4.663ns route)
                                       (18.90gic, 81.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1'
  Clock period: 3.683ns (frequency: 271.520MHz)
  Total number of paths / destination ports: 186764 / 22195
-------------------------------------------------------------------------
Delay:               3.683ns (Levels of Logic = 12)
  Source:            dma_0/dma_0/u_dma/u_pcie_tx/pcie_req_grant_wr (FF)
  Destination:       dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising

  Data Path: dma_0/dma_0/u_dma/u_pcie_tx/pcie_req_grant_wr to dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            135   0.396   1.025  pcie_req_grant_wr (pcie_req_grant_wr)
     begin scope: 'u_pcie_tx_wr'
     LUT6:I0->O            1   0.086   0.000  un1_dw_count_axb_2 (un1_dw_count_axb_2)
     MUXCY_L:S->LO         1   0.305   0.000  un1_dw_count_cry_2 (un1_dw_count_cry_2)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_3 (un1_dw_count_cry_3)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_4 (un1_dw_count_cry_4)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_5 (un1_dw_count_cry_5)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_6 (un1_dw_count_cry_6)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_7 (un1_dw_count_cry_7)
     XORCY:CI->O           1   0.300   0.412  un1_dw_count_s_8 (un1_dw_count_s_8_0)
     LUT4:I3->O            1   0.086   0.412  dw_count_5_iv_0_1[8] (dw_count_5_iv_0_1[8])
     LUT6_L:I5->LO         2   0.086   0.376  dw_count_5_0_i[8] (dw_countoi[8])
     LUT6_L:I2->LO         1   0.086   0.000  trn_teof_n_2_sqmuxa_0_a2 (N_770_reti)
     FD:D                     -0.022          dw_count_ret_1
    ----------------------------------------
    Total                      3.683ns (1.459ns logic, 2.224ns route)
                                       (39.60gic, 60.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0'
  Clock period: 3.837ns (frequency: 260.619MHz)
  Total number of paths / destination ports: 11242 / 813
-------------------------------------------------------------------------
Delay:               3.837ns (Levels of Logic = 5)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (dma_0/ep/pcie_ep0/pcie_blk/pipe_rx_data<1>)
     LUT6:I0->O            2   0.086   0.666  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and000011 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N17)
     LUT6:I2->O            4   0.086   0.500  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and00001 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0)
     LUT4:I2->O            2   0.086   0.416  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011_1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011)
     LUT6:I5->O           28   0.086   0.519  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_mux0000<0>111 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N14)
     LUT4:I3->O            1   0.086   0.000  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>)
     FD:D                     -0.022          dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
    ----------------------------------------
    Total                      3.837ns (0.826ns logic, 3.011ns route)
                                       (21.50gic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout'
  Clock period: 2.404ns (frequency: 415.947MHz)
  Total number of paths / destination ports: 528 / 215
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 2)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.671  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5)
     LUT4:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2_SW0 (N10)
     LUT6:I5->O            1   0.086   0.286  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/N10)
     FDSE:S                    0.468          dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
    ----------------------------------------
    Total                      2.404ns (1.036ns logic, 1.368ns route)
                                       (43.10gic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Clock period: 2.668ns (frequency: 374.770MHz)
  Total number of paths / destination ports: 298 / 34
-------------------------------------------------------------------------
Delay:               2.668ns (Levels of Logic = 3)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.604  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>)
     LUT3:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0 (N76)
     LUT6:I5->O            3   0.086   0.496  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000)
     LUT2:I0->O            8   0.086   0.318  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001)
     FDCE:CE                   0.185          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    ----------------------------------------
    Total                      2.668ns (0.839ns logic, 1.829ns route)
                                       (31.40gic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 5.528ns (frequency: 180.891MHz)
  Total number of paths / destination ports: 4878683 / 65873
-------------------------------------------------------------------------
Delay:               5.528ns (Levels of Logic = 8)
  Source:            dma_benchmark_0/dma_benchmark_0/input_fifo/dout_valid (FF)
  Destination:       dma_benchmark_0/dma_benchmark_0/no_tdata_95 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: dma_benchmark_0/dma_benchmark_0/input_fifo/dout_valid to dma_benchmark_0/dma_benchmark_0/no_tdata_95
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q          174   0.396   0.730  dma_benchmark_0/input_fifo/dout_valid (M_AXIS_TVALID)
     end scope: 'dma_benchmark_0'
     begin scope: 'pr_hrav_dispatcher_0'
     LUT3:I0->O            6   0.086   0.924  pr_hrav_dispatcher_0/dst_sel_cmp_eq00001 (pr_hrav_dispatcher_0/dst_sel<2>)
     LUT6:I0->O            2   0.086   0.491  pr_hrav_dispatcher_0/dispatcher_rdy_SW0 (N2)
     LUT6:I4->O           72   0.086   0.526  pr_hrav_dispatcher_0/dispatcher_rdy (S_AXIS_TREADY)
     end scope: 'pr_hrav_dispatcher_0'
     begin scope: 'dma_benchmark_0'
     LUT2:I1->O           95   0.086   1.019  dma_benchmark_0/local_M_AXIS_TREADY1 (dma_benchmark_0/local_M_AXIS_TREADY)
     LUT6:I0->O           32   0.086   0.927  dma_benchmark_0/no_tdata_next_64_mux000141 (dma_benchmark_0/N20)
     LUT6:I1->O            1   0.086   0.000  dma_benchmark_0/no_tdata_next_72_mux00011 (dma_benchmark_0/no_tdata_next<72>)
     FDRE:D                   -0.022          dma_benchmark_0/no_tdata_72
    ----------------------------------------
    Total                      5.528ns (0.912ns logic, 4.616ns route)
                                       (16.50gic, 83.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pr_hrav_icap_controller_0/S_AXI_WREADY1'
  Clock period: 1.362ns (frequency: 734.295MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               1.362ns (Levels of Logic = 1)
  Source:            pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0 (LATCH)
  Destination:       pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0 (LATCH)
  Source Clock:      pr_hrav_icap_controller_0/S_AXI_WREADY1 falling
  Destination Clock: pr_hrav_icap_controller_0/S_AXI_WREADY1 falling

  Data Path: pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0 to pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.610   0.666  pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0 (pr_hrav_icap_controller_0/regfile/magic_code_reg_next<0>)
     LUT5:I1->O            1   0.086   0.000  pr_hrav_icap_controller_0/regfile/magic_code_reg_next_mux0000<0>1 (pr_hrav_icap_controller_0/regfile/magic_code_reg_next_mux0000<0>)
     LDE:D                    -0.066          pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0
    ----------------------------------------
    Total                      1.362ns (0.696ns logic, 0.666ns route)
                                       (51.10gic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.481ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       reset_0/reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: RESET to reset_0/reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'reset_0'
     INV:I->O              1   0.212   0.286  reset_0/EXT_LPF/exr_d1_or000011_INV_0 (reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.022          reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.481ns (0.906ns logic, 0.575ns route)
                                       (61.20gic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.286ns (Levels of Logic = 0)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED (PAD)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.286  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll_pll_lk_out)
     FDCE:D                   -0.022          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    ----------------------------------------
    Total                      0.286ns (0.000ns logic, 0.286ns route)
                                       (0.00gic, 100.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.196ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: RESET to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.212   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.196ns (0.906ns logic, 0.290ns route)
                                       (75.80gic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 249.00 secs
Total CPU time to Xst completion: 248.21 secs
 
--> 


Total memory usage is 1253300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :  296 (   0 filtered)

Done!

********************************************************************************
At Local date and time: Sun Mar  1 22:41:24 2015
 make -f Makefile netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /media/dung/anhqvn/FPGA11/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: verilog is not supported as a language.  Using usenglish.

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/media/dung/anhqvn/FPGA11/lib/hw/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 6
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/data/
   axi_interconnect_v2_1_0.mpd line 137 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:dma INSTANCE:dma_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
163 - Copying (BBD-specified) netlist files.
IPNAME:hravframework INSTANCE:hravframework_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
215 - Copying (BBD-specified) netlist files.
IPNAME:hravframework INSTANCE:hravframework_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
317 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:reset_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
103 - Copying cache implementation netlist
IPNAME:diff_input_buf INSTANCE:diff_input_buf_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
135 - Copying cache implementation netlist
IPNAME:diff_input_buf INSTANCE:diff_input_buf_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
142 - Copying cache implementation netlist
IPNAME:diff_input_buf INSTANCE:diff_input_buf_2 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
149 - Copying cache implementation netlist
IPNAME:diff_input_buf INSTANCE:diff_input_buf_3 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
156 - Copying cache implementation netlist
IPNAME:dma INSTANCE:dma_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
163 - Copying cache implementation netlist
IPNAME:hravframework INSTANCE:hravframework_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
215 - Copying cache implementation netlist
IPNAME:dma_benchmark INSTANCE:dma_benchmark_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
274 - Copying cache implementation netlist
IPNAME:dma_benchmark INSTANCE:dma_benchmark_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
289 - Copying cache implementation netlist
IPNAME:pr_hrav_dispatcher INSTANCE:pr_hrav_dispatcher_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
304 - Copying cache implementation netlist
IPNAME:hravframework INSTANCE:hravframework_1 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
317 - Copying cache implementation netlist
IPNAME:pr_hrav_icap_controller INSTANCE:pr_hrav_icap_controller_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
336 - Copying cache implementation netlist
IPNAME:pr_hrav_collector INSTANCE:pr_hrav_collector_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
351 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
114 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
114 - Running XST synthesis
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/system.mhs line
114 - Running NGCBUILD
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 27.00 seconds
Running synthesis...
cd synthesis; xst -ifn "system_xst.scr"
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/pcores/" "/media/dung/anhqvn/FPGA11/lib/hw/contrib/pcores/" "/media/dung/anhqvn/FPGA11/lib/hw/std/pcores/" "/media/dung/anhqvn/FPGA11/lib/hw/xilinx/pcores/" "/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../hdl/system.v" in library work
Module <system> compiled
Module <axi_interconnect_0_wrapper> compiled
Module <reset_0_wrapper> compiled
Module <clock_generator_0_wrapper> compiled
Module <diff_input_buf_0_wrapper> compiled
Module <diff_input_buf_1_wrapper> compiled
Module <diff_input_buf_2_wrapper> compiled
Module <diff_input_buf_3_wrapper> compiled
Module <dma_0_wrapper> compiled
Module <hravframework_0_wrapper> compiled
Module <dma_benchmark_0_wrapper> compiled
Module <dma_benchmark_1_wrapper> compiled
Module <pr_hrav_dispatcher_0_wrapper> compiled
Module <hravframework_1_wrapper> compiled
Module <pr_hrav_icap_controller_0_wrapper> compiled
Module <pr_hrav_collector_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
Module <system> is correct for synthesis.
 
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_benchmark_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_benchmark_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <hravframework_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <hravframework_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <pr_hrav_collector_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <pr_hrav_dispatcher_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <pr_hrav_icap_controller_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_0> in unit <system>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "../hdl/system.v".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/axi_interconnect_0_wrapper.ngc>.
Reading core <../implementation/reset_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_0_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_1_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_2_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_3_wrapper.ngc>.
Reading core <../implementation/dma_0_wrapper.ngc>.
Reading core <../implementation/hravframework_0_wrapper.ngc>.
Reading core <../implementation/dma_benchmark_0_wrapper.ngc>.
Reading core <../implementation/dma_benchmark_1_wrapper.ngc>.
Reading core <../implementation/pr_hrav_dispatcher_0_wrapper.ngc>.
Reading core <../implementation/hravframework_1_wrapper.ngc>.
Reading core <../implementation/pr_hrav_icap_controller_0_wrapper.ngc>.
Reading core <../implementation/pr_hrav_collector_0_wrapper.ngc>.
Loading core <axi_interconnect_0_wrapper> for timing and area information for instance <axi_interconnect_0>.
Loading core <reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <diff_input_buf_0_wrapper> for timing and area information for instance <diff_input_buf_0>.
Loading core <diff_input_buf_1_wrapper> for timing and area information for instance <diff_input_buf_1>.
Loading core <diff_input_buf_2_wrapper> for timing and area information for instance <diff_input_buf_2>.
Loading core <diff_input_buf_3_wrapper> for timing and area information for instance <diff_input_buf_3>.
Loading core <dma_0_wrapper> for timing and area information for instance <dma_0>.
Loading core <hravframework_0_wrapper> for timing and area information for instance <hravframework_0>.
Loading core <dma_benchmark_0_wrapper> for timing and area information for instance <dma_benchmark_0>.
Loading core <dma_benchmark_1_wrapper> for timing and area information for instance <dma_benchmark_1>.
Loading core <pr_hrav_dispatcher_0_wrapper> for timing and area information for instance <pr_hrav_dispatcher_0>.
Loading core <hravframework_1_wrapper> for timing and area information for instance <hravframework_1>.
Loading core <pr_hrav_icap_controller_0_wrapper> for timing and area information for instance <pr_hrav_icap_controller_0>.
Loading core <pr_hrav_collector_0_wrapper> for timing and area information for instance <pr_hrav_collector_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_fifo_bram of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rst_reg_p_iso> in Unit <u_iface> is equivalent to the following FF/Latch : <rst_reg_p> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_116> in Unit <u_cfg> is equivalent to the following 8 FFs/Latches : <rd_data_hi_ret_8> <rd_data_hi_ret_62> <rd_data_hi_ret_128> <rd_data_hi_ret_236> <rd_data_hi_ret_248> <rd_data_hi_ret_260> <rd_data_hi_ret_272> <rd_data_hi_ret_282> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_193> in Unit <u_cfg> is equivalent to the following 7 FFs/Latches : <rd_data_hi_ret_9> <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_129> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_26> <rd_data_hi_ret_44> <rd_data_hi_ret_80> <rd_data_hi_ret_98> <rd_data_hi_ret_157> <rd_data_hi_ret_181> <rd_data_hi_ret_200> <rd_data_hi_ret_212> <rd_data_hi_ret_224> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_163> <rd_data_hi_ret_187> <rd_data_hi_ret_205> <rd_data_hi_ret_217> <rd_data_hi_ret_229> <rd_data_hi_ret_241> <rd_data_hi_ret_253> <rd_data_hi_ret_265> <rd_data_hi_ret_277> <rd_data_hi_ret_283> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <wbin[1]> in Unit <wptr_full> is equivalent to the following 3 FFs/Latches : <wbin_fast[1]> <wbin_1_rep1> <wbin_1_rep2> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_ret_1_fast> <pkt_line_cnt_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full_fast_rep1> in Unit <u_rx_ctrl> is equivalent to the following 7 FFs/Latches : <pkt_buffer_full_fast_fast> <pkt_buffer_full_rep3> <pkt_buffer_full_rep2> <pkt_buffer_full_rep1> <pkt_buffer_full_fast_0> <pkt_buffer_full_fast> <pkt_buffer_full> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_0_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[0]> <pkt_line_cnt[0]> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_1_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[1]> <pkt_line_cnt[1]> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep3> <mac_rx_state_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <out_tstrb_ret_1_fast> <out_tstrb_ret_1_rep1> <out_tstrb_ret_1_rep2> <out_tstrb_ret_1_rep3> <out_tstrb_ret_1_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <out_tstrb_ret_fast> <out_tstrb_ret_rep1> <out_tstrb_ret_rep2> <out_tstrb_ret_rep3> <out_tstrb_ret_rep4> <out_tstrb_ret_rep5> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 2 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 7 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> <shift_tvalid_rep1_rep2> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 3 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_fast_rep3> in Unit <wptr_full> is equivalent to the following 10 FFs/Latches : <w_almost_full_0_fast_rep2> <w_almost_full_0_fast_rep1> <w_almost_full_0_fast_fast> <w_almost_full_0_rep4> <w_almost_full_0_rep3> <w_almost_full_0_rep2> <w_almost_full_0_rep1> <w_almost_full_0_fast_0> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_59> <rd_local_dw_size_ret_63> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_9> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_62> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <op_fast[1]> <op_1_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[8]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[8]> 
INFO:Xst:2260 - The FF/Latch <head1_ret> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_ret_fast> <head1_ret_rep1> 
INFO:Xst:2260 - The FF/Latch <state_0_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 23 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_fast_rep1> <wr_en_hi_fast_rep2> <wr_en_lo_ret_11> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep2> <wr_en_hi_fast_fast_0> <wr_en_hi_fast_rep1_0> <wr_en_hi_rep1_rep2_fast> <wr_en_hi_rep1_rep2_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_fast_rep1_fast> <wr_en_hi_fast_rep1_rep1> <wr_en_hi_fast_rep2_fast> <wr_en_hi_fast_rep2_rep1> <wr_en_hi_fast_rep2_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 26 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_fast_rep1> <wr_en_lo_fast_rep2> <wr_en_lo_ret_9> <wr_en_lo_fast_rep2_fast> <wr_en_lo_fast_rep2_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_fast_fast_1> <wr_en_lo_fast_rep1_1> <wr_en_lo_fast_rep1_0_fast> <wr_en_lo_fast_rep1_0_rep1> <wr_en_lo_fast_rep1_0_rep2> <wr_en_lo_fast_rep1_0_rep3> <wr_en_lo_fast_rep1_fast> <wr_en_lo_fast_rep1_rep1> <wr_en_lo_fast_rep1_rep2> <wr_en_lo_fast_fast_fast> <wr_en_lo_fast_fast_rep1> <wr_en_lo_fast_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <head1[61]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_fast[61]> <head1_61_rep1> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <op_fast[1]> <op_1_rep1> <op_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rerrfwd_n_reg_fast> <trn_rerrfwd_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg_ret_1_fast> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_ret_1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rsrc_rdy_n_reg_fast> <trn_rsrc_rdy_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <wr_mem_select_fast_0[1]> <wr_mem_select_1_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[2]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[2]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_rep1_rep3> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_12> in Unit <u_pcie_tx> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_12_fast> <rd_addr_hi_ret_12_rep1> <rd_addr_hi_ret_12_fast_0> <rd_addr_hi_ret_12_rep1_0> <rd_addr_hi_ret_12_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state[1]> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx_wr> is equivalent to the following 4 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <deq_data_ret_6> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <deq_data_ret_6_fast> <deq_data_ret_6_rep1> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> <op_ret_1_rep2> 
INFO:Xst:2260 - The FF/Latch <state_0_rep2> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_0_rep1> <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following 2 FFs/Latches : <deq_data_fast[0]> <deq_data[0]> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/core1_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/core1_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/icap_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/icap_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/core0_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/core0_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_icap_controller_0/regfile/write_addr_0> in Unit <pr_hrav_icap_controller_0> is equivalent to the following FF/Latch : <pr_hrav_icap_controller_0/regfile/write_addr_0_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/core1_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/core1_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/icap_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/icap_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/core0_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/core0_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rst_reg_p_iso> in Unit <u_iface> is equivalent to the following FF/Latch : <rst_reg_p> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_116> in Unit <u_cfg> is equivalent to the following 8 FFs/Latches : <rd_data_hi_ret_8> <rd_data_hi_ret_62> <rd_data_hi_ret_128> <rd_data_hi_ret_236> <rd_data_hi_ret_248> <rd_data_hi_ret_260> <rd_data_hi_ret_272> <rd_data_hi_ret_282> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_193> in Unit <u_cfg> is equivalent to the following 7 FFs/Latches : <rd_data_hi_ret_9> <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_129> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_26> <rd_data_hi_ret_44> <rd_data_hi_ret_80> <rd_data_hi_ret_98> <rd_data_hi_ret_157> <rd_data_hi_ret_181> <rd_data_hi_ret_200> <rd_data_hi_ret_212> <rd_data_hi_ret_224> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_163> <rd_data_hi_ret_187> <rd_data_hi_ret_205> <rd_data_hi_ret_217> <rd_data_hi_ret_229> <rd_data_hi_ret_241> <rd_data_hi_ret_253> <rd_data_hi_ret_265> <rd_data_hi_ret_277> <rd_data_hi_ret_283> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <wbin[1]> in Unit <wptr_full> is equivalent to the following 3 FFs/Latches : <wbin_fast[1]> <wbin_1_rep1> <wbin_1_rep2> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_ret_1_fast> <pkt_line_cnt_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full_fast_rep1> in Unit <u_rx_ctrl> is equivalent to the following 7 FFs/Latches : <pkt_buffer_full_fast_fast> <pkt_buffer_full_rep3> <pkt_buffer_full_rep2> <pkt_buffer_full_rep1> <pkt_buffer_full_fast_0> <pkt_buffer_full_fast> <pkt_buffer_full> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_0_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[0]> <pkt_line_cnt[0]> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_1_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[1]> <pkt_line_cnt[1]> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep3> <mac_rx_state_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <out_tstrb_ret_1_fast> <out_tstrb_ret_1_rep1> <out_tstrb_ret_1_rep2> <out_tstrb_ret_1_rep3> <out_tstrb_ret_1_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <out_tstrb_ret_fast> <out_tstrb_ret_rep1> <out_tstrb_ret_rep2> <out_tstrb_ret_rep3> <out_tstrb_ret_rep4> <out_tstrb_ret_rep5> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 2 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 7 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> <shift_tvalid_rep1_rep2> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 3 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_fast_rep3> in Unit <wptr_full> is equivalent to the following 10 FFs/Latches : <w_almost_full_0_fast_rep2> <w_almost_full_0_fast_rep1> <w_almost_full_0_fast_fast> <w_almost_full_0_rep4> <w_almost_full_0_rep3> <w_almost_full_0_rep2> <w_almost_full_0_rep1> <w_almost_full_0_fast_0> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_59> <rd_local_dw_size_ret_63> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_9> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_62> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <op_fast[1]> <op_1_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[8]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[8]> 
INFO:Xst:2260 - The FF/Latch <head1_ret> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_ret_fast> <head1_ret_rep1> 
INFO:Xst:2260 - The FF/Latch <state_0_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 23 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_fast_rep1> <wr_en_hi_fast_rep2> <wr_en_lo_ret_11> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep2> <wr_en_hi_fast_fast_0> <wr_en_hi_fast_rep1_0> <wr_en_hi_rep1_rep2_fast> <wr_en_hi_rep1_rep2_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_fast_rep1_fast> <wr_en_hi_fast_rep1_rep1> <wr_en_hi_fast_rep2_fast> <wr_en_hi_fast_rep2_rep1> <wr_en_hi_fast_rep2_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 26 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_fast_rep1> <wr_en_lo_fast_rep2> <wr_en_lo_ret_9> <wr_en_lo_fast_rep2_fast> <wr_en_lo_fast_rep2_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_fast_fast_1> <wr_en_lo_fast_rep1_1> <wr_en_lo_fast_rep1_0_fast> <wr_en_lo_fast_rep1_0_rep1> <wr_en_lo_fast_rep1_0_rep2> <wr_en_lo_fast_rep1_0_rep3> <wr_en_lo_fast_rep1_fast> <wr_en_lo_fast_rep1_rep1> <wr_en_lo_fast_rep1_rep2> <wr_en_lo_fast_fast_fast> <wr_en_lo_fast_fast_rep1> <wr_en_lo_fast_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <head1[61]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_fast[61]> <head1_61_rep1> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <op_fast[1]> <op_1_rep1> <op_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rerrfwd_n_reg_fast> <trn_rerrfwd_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg_ret_1_fast> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_ret_1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rsrc_rdy_n_reg_fast> <trn_rsrc_rdy_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <wr_mem_select_fast_0[1]> <wr_mem_select_1_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[2]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[2]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_rep1_rep3> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_12> in Unit <u_pcie_tx> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_12_fast> <rd_addr_hi_ret_12_rep1> <rd_addr_hi_ret_12_fast_0> <rd_addr_hi_ret_12_rep1_0> <rd_addr_hi_ret_12_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state[1]> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx_wr> is equivalent to the following 4 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <deq_data_ret_6> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <deq_data_ret_6_fast> <deq_data_ret_6_rep1> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> <op_ret_1_rep2> 
INFO:Xst:2260 - The FF/Latch <state_0_rep2> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_0_rep1> <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following 2 FFs/Latches : <deq_data_fast[0]> <deq_data[0]> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_0/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_0/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/core0_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/core0_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/core1_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/core1_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_dispatcher_0/icap_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_dispatcher_0> is equivalent to the following FF/Latch : <pr_hrav_dispatcher_0/icap_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/resultData_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/resultCounter_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/comparisonUnit/fifo_match> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/priFIFO/character_arbiter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/scn/uut/arbiter_comparison_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_1/clt/data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <hravframework_1/clt/ctrl> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_icap_controller_0/regfile/write_addr_0> in Unit <pr_hrav_icap_controller_0> is equivalent to the following FF/Latch : <pr_hrav_icap_controller_0/regfile/write_addr_0_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/core1_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/core1_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/icap_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/icap_dbuf/buf_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <pr_hrav_collector_0/core0_dbuf/buf_state_FSM_FFd1> in Unit <pr_hrav_collector_0> is equivalent to the following FF/Latch : <pr_hrav_collector_0/core0_dbuf/buf_state_FSM_FFd1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 359

Cell Usage :
# BELS                             : 78478
#      GND                         : 91
#      INV                         : 313
#      LUT1                        : 3389
#      LUT1_L                      : 714
#      LUT2                        : 7111
#      LUT2_L                      : 212
#      LUT3                        : 8328
#      LUT3_L                      : 1243
#      LUT4                        : 6771
#      LUT4_L                      : 328
#      LUT5                        : 12904
#      LUT5_L                      : 1049
#      LUT6                        : 7122
#      LUT6_2                      : 23
#      LUT6_L                      : 2137
#      MUXCY                       : 11510
#      MUXCY_L                     : 1613
#      MUXF7                       : 341
#      MUXF8                       : 38
#      VCC                         : 62
#      XORCY                       : 13179
# FlipFlops/Latches                : 43269
#      FD                          : 3995
#      FDC                         : 717
#      FDCE                        : 669
#      FDCP                        : 64
#      FDE                         : 5823
#      FDP                         : 153
#      FDPE                        : 49
#      FDR                         : 2711
#      FDRE                        : 26910
#      FDRS                        : 84
#      FDRSE                       : 52
#      FDS                         : 156
#      FDSE                        : 297
#      LD                          : 1052
#      LDE                         : 24
#      LDE_1                       : 512
#      LDP_1                       : 1
# RAMS                             : 393
#      RAM32M                      : 136
#      RAM32X1D                    : 4
#      RAM64M                      : 36
#      RAM64X1D                    : 32
#      RAMB18                      : 17
#      RAMB18SDP                   : 43
#      RAMB36_EXP                  : 112
#      RAMB36SDP_EXP               : 13
# Shift Registers                  : 157
#      SRL16                       : 1
#      SRL16E                      : 5
#      SRLC16E                     : 151
# Clock Buffers                    : 32
#      BUFG                        : 32
# IO Buffers                       : 354
#      IBUF                        : 135
#      IBUFDS                      : 5
#      OBUF                        : 214
# GigabitIOs                       : 4
#      GTX_DUAL                    : 4
# Others                           : 3
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:           43269  out of  149760    28% 
 Number of Slice LUTs:                52561  out of  149760    35% 
    Number used as Logic:             51644  out of  149760    34% 
    Number used as Memory:              917  out of  39360     2% 
       Number used as RAM:              760
       Number used as SRL:              157

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  70050
   Number with an unused Flip Flop:   26781  out of  70050    38% 
   Number with an unused LUT:         17489  out of  70050    24% 
   Number of fully used LUT-FF pairs: 25780  out of  70050    36% 
   Number of unique control sets:      1218

IO Utilization: 
 Number of IOs:                         359
 Number of bonded IOBs:                 349  out of    680    51% 

Specific Feature Utilization:
 Number of Block RAM/FIFO:              156  out of    324    48% 
    Number using Block RAM only:        156
 Number of BUFG/BUFGCTRLs:               32  out of     32   100% 
 Number of GTX_DUALs:                     4  out of     24    16% 
 Number of PLL_ADVs:                      2  out of      6    33% 

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                        | Clock buffer(FF name)                                                                     | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                | BUFG                                                                                      | 1745  |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1                                                                                                 | BUFG                                                                                      | 9740  |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0                                                                                                 | BUFG                                                                                      | 451   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout                                                                                           | BUFG                                                                                      | 114   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset_0_and00001:O)| NONE(*)(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)               | 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>                                                                            | BUFG                                                                                      | 18    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                | BUFG                                                                                      | 30186 |
hravframework_0/hravframework_0/scn/lastPacket_not0001(hravframework_0/hravframework_0/scn/lastPacket_not00011:O)                                   | NONE(*)(hravframework_0/hravframework_0/scn/lastPacket)                                   | 1     |
hravframework_0/hravframework_0/scn/resultCo_writeData_FIFO_not0001(hravframework_0/hravframework_0/scn/resultCo_writeData_FIFO_not00011:O)         | NONE(*)(hravframework_0/hravframework_0/scn/resultCo_writeData_FIFO)                      | 1     |
hravframework_0/hravframework_0/scn/resultCo_writeCounter_FIFO_not0001(hravframework_0/hravframework_0/scn/resultCo_writeCounter_FIFO_not00011:O)   | NONE(*)(hravframework_0/hravframework_0/scn/resultCo_writeCounter_FIFO)                   | 1     |
hravframework_0/hravframework_0/scn/resultCo_resultRead_BBFex_not0001(hravframework_0/hravframework_0/scn/resultCo_resultRead_BBFex_not00011:O)     | NONE(*)(hravframework_0/hravframework_0/scn/resultCo_resultRead_BBFex)                    | 1     |
hravframework_0/hravframework_0/scn/scn_dvld_clt_not0001(hravframework_0/hravframework_0/scn/scn_dvld_clt_not0001_f7:O)                             | NONE(*)(hravframework_0/hravframework_0/scn/scn_dvld_clt)                                 | 1     |
hravframework_0/hravframework_0/scn/scn_end_clt_not0001(hravframework_0/hravframework_0/scn/scn_end_clt_not00011:O)                                 | NONE(*)(hravframework_0/hravframework_0/scn/scn_end_clt)                                  | 1     |
hravframework_0/hravframework_0/scn/fetcher_data_shifter_not00011(hravframework_0/hravframework_0/scn/fetcher_data_shifter_not00011:O)              | BUFG(*)(hravframework_0/hravframework_0/scn/fetcher_data_shifter_0)                       | 256   |
hravframework_0/hravframework_0/scn/resultData0_not00011(hravframework_0/hravframework_0/scn/resultData0_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData0_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData1_not00011(hravframework_0/hravframework_0/scn/resultData1_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData1_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData2_not00011(hravframework_0/hravframework_0/scn/resultData2_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData2_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData3_not00011(hravframework_0/hravframework_0/scn/resultData3_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData3_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData4_not00011(hravframework_0/hravframework_0/scn/resultData4_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData4_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData5_not00011(hravframework_0/hravframework_0/scn/resultData5_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData5_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData6_not00011(hravframework_0/hravframework_0/scn/resultData6_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData6_0)                                | 32    |
hravframework_0/hravframework_0/scn/resultData7_not00011(hravframework_0/hravframework_0/scn/resultData7_not00011:O)                                | BUFG(*)(hravframework_0/hravframework_0/scn/resultData7_0)                                | 32    |
hravframework_0/hravframework_0/scn/scn_bvld_clt_not0001(hravframework_0/hravframework_0/scn/scn_bvld_clt_not00011:O)                               | NONE(*)(hravframework_0/hravframework_0/scn/scn_bvld_clt_0)                               | 8     |
reset_0/Peripheral_aresetn<0>                                                                                                                       | NONE(hravframework_0/hravframework_0/scn/shifter_dataBuff_0)                              | 512   |
hravframework_1/hravframework_1/scn/lastPacket_not0001(hravframework_1/hravframework_1/scn/lastPacket_not00011:O)                                   | NONE(*)(hravframework_1/hravframework_1/scn/lastPacket)                                   | 1     |
hravframework_1/hravframework_1/scn/resultCo_writeData_FIFO_not0001(hravframework_1/hravframework_1/scn/resultCo_writeData_FIFO_not00011:O)         | NONE(*)(hravframework_1/hravframework_1/scn/resultCo_writeData_FIFO)                      | 1     |
hravframework_1/hravframework_1/scn/resultCo_writeCounter_FIFO_not0001(hravframework_1/hravframework_1/scn/resultCo_writeCounter_FIFO_not00011:O)   | NONE(*)(hravframework_1/hravframework_1/scn/resultCo_writeCounter_FIFO)                   | 1     |
hravframework_1/hravframework_1/scn/resultCo_resultRead_BBFex_not0001(hravframework_1/hravframework_1/scn/resultCo_resultRead_BBFex_not00011:O)     | NONE(*)(hravframework_1/hravframework_1/scn/resultCo_resultRead_BBFex)                    | 1     |
hravframework_1/hravframework_1/scn/scn_dvld_clt_not0001(hravframework_1/hravframework_1/scn/scn_dvld_clt_not0001_f7:O)                             | NONE(*)(hravframework_1/hravframework_1/scn/scn_dvld_clt)                                 | 1     |
hravframework_1/hravframework_1/scn/scn_end_clt_not0001(hravframework_1/hravframework_1/scn/scn_end_clt_not00011:O)                                 | NONE(*)(hravframework_1/hravframework_1/scn/scn_end_clt)                                  | 1     |
hravframework_1/hravframework_1/scn/fetcher_data_shifter_not00011(hravframework_1/hravframework_1/scn/fetcher_data_shifter_not00011:O)              | BUFG(*)(hravframework_1/hravframework_1/scn/fetcher_data_shifter_0)                       | 256   |
hravframework_1/hravframework_1/scn/resultData0_not00011(hravframework_1/hravframework_1/scn/resultData0_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData0_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData1_not00011(hravframework_1/hravframework_1/scn/resultData1_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData1_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData2_not00011(hravframework_1/hravframework_1/scn/resultData2_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData2_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData3_not00011(hravframework_1/hravframework_1/scn/resultData3_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData3_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData4_not00011(hravframework_1/hravframework_1/scn/resultData4_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData4_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData5_not00011(hravframework_1/hravframework_1/scn/resultData5_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData5_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData6_not00011(hravframework_1/hravframework_1/scn/resultData6_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData6_0)                                | 32    |
hravframework_1/hravframework_1/scn/resultData7_not00011(hravframework_1/hravframework_1/scn/resultData7_not00011:O)                                | BUFG(*)(hravframework_1/hravframework_1/scn/resultData7_0)                                | 32    |
hravframework_1/hravframework_1/scn/scn_bvld_clt_not0001(hravframework_1/hravframework_1/scn/scn_bvld_clt_not00011:O)                               | NONE(*)(hravframework_1/hravframework_1/scn/scn_bvld_clt_0)                               | 8     |
pr_hrav_icap_controller_0/S_AXI_WREADY1(pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_cmp_eq00001:O)              | BUFG(*)(pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0)| 24    |
----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
(*) These 34 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                                                                                                                                                    | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FSM_Scst_FSM_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/rst_n_inv1_INV_0:O)                                                                                                                                  | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_0)                                                                                                                                                                                          | 418   |
dma_0/dma_0/u_dma/u_iface/rst_reg_p_iso(dma_0/dma_0/u_dma/u_iface/rst_reg_p_iso:Q)                                                                                                                                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/rptr_empty/rbin[0])                                                                                                                                                                                                      | 195   |
dma_0/dma_0/u_dma/u_iface/x_rst_t/rst_reg_t(dma_0/dma_0/u_dma/u_iface/x_rst_t/SyncA_clkB_1[0]:Q)                                                                                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                                                                                                                                                                             | 123   |
dma_0/dma_0/u_dma/u_pcie_rx/rst_reg(dma_0/dma_0/u_dma/u_pcie_rx/rst_reg:Q)                                                                                                                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/rptr_empty/rbin[0])                                                                                                                                                                                                 | 99    |
dma_0/dma_0/u_dma/u_iface/x_rst_r/rst_reg_r(dma_0/dma_0/u_dma/u_iface/x_rst_r/SyncA_clkB_1[0]:Q)                                                                                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                                                                                                                                                                             | 85    |
dma_0/S_AXI_BRESP<0>(dma_0/XST_GND:G)                                                                                                                                                                                                                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                                                                                                                                        | 74    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not00001_INV_0:O)                                                                                                                          | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                                                                                                                                        | 64    |
hravframework_0/hravframework_0/clt/data/N0(hravframework_0/hravframework_0/clt/data/XST_GND:G)                                                                                                                                                                                                              | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP)                                       | 40    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_1/hravframework_1/clt/data/N0(hravframework_1/hravframework_1/clt/data/XST_GND:G)                                                                                                                                                                                                              | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP)                                       | 40    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                             | 40    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                                  | 32    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                                  | 32    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 22    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0:O)                                                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0)                                                                                                                                                         | 21    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not00001_INV_0:O)                                                                                                                                                                                            | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0)                                                                                                                                                                                                            | 20    |
dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND:G)                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/mem_mem_0_0)                                                                                                                                                                                | 20    |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                                                               | 19    |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                                                               | 19    |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                                                               | 19    |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                                                               | 19    |
hravframework_0/hravframework_0/scn/BBFex_reset1(hravframework_0/hravframework_0/scn/BBFex_reset:Q)                                                                                                                                                                                                          | BUFG(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                         | 18    |
hravframework_1/hravframework_1/scn/BBFex_reset1(hravframework_1/hravframework_1/scn/BBFex_reset:Q)                                                                                                                                                                                                          | BUFG(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                         | 18    |
hravframework_0/hravframework_0/scn/resultCounter_FIFO/N0(hravframework_0/hravframework_0/scn/resultCounter_FIFO/XST_GND:G)                                                                                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                | 16    |
hravframework_0/hravframework_0/scn/resultData_FIFO/N0(hravframework_0/hravframework_0/scn/resultData_FIFO/XST_GND:G)                                                                                                                                                                                        | NONE(hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                   | 16    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/N0(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/N0(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/N0(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_0/hravframework_0/scn/uut/arbiter_comparison_FIFO/N0(hravframework_0/hravframework_0/scn/uut/arbiter_comparison_FIFO/XST_GND:G)                                                                                                                                                                | NONE(hravframework_0/hravframework_0/scn/uut/arbiter_comparison_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                       | 16    |
hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/N0(hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/XST_GND:G)                                                                                                                                                  | NONE(hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                | 16    |
hravframework_1/hravframework_1/scn/resultCounter_FIFO/N0(hravframework_1/hravframework_1/scn/resultCounter_FIFO/XST_GND:G)                                                                                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                | 16    |
hravframework_1/hravframework_1/scn/resultData_FIFO/N0(hravframework_1/hravframework_1/scn/resultData_FIFO/XST_GND:G)                                                                                                                                                                                        | NONE(hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                   | 16    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/N0(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/N0(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/N0(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/XST_GND:G)                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
hravframework_1/hravframework_1/scn/uut/arbiter_comparison_FIFO/N0(hravframework_1/hravframework_1/scn/uut/arbiter_comparison_FIFO/XST_GND:G)                                                                                                                                                                | NONE(hravframework_1/hravframework_1/scn/uut/arbiter_comparison_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                       | 16    |
hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/N0(hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/XST_GND:G)                                                                                                                                                  | NONE(hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                | 16    |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                                    | 14    |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                                    | 14    |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                                    | 14    |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                                    | 14    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cfg_function_number<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/XST_GND:G)                                                                                                                                                                                                    | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank)                                                                                                                                                                                       | 10    |
hravframework_0/hravframework_0/clt/ctrl/N0(hravframework_0/hravframework_0/clt/ctrl/XST_GND:G)                                                                                                                                                                                                              | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP)                                       | 10    |
hravframework_1/hravframework_1/clt/ctrl/N0(hravframework_1/hravframework_1/clt/ctrl/XST_GND:G)                                                                                                                                                                                                              | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP)                                       | 10    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv1:O)                                                                                                                                                                                                  | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/reg_enable_ltssm_reset)                                                                                                                                                                                                                      | 9     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:O)                                                                                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crm_pwr_soft_reset_n_aftersentcpl)                                                                                                                                                                                   | 9     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                     | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                     | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                     | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                     | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                      | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                      | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                      | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                                                      | 8     |
hravframework_0/hravframework_0/scn/uut/comparisonUnit/fifo_match/N0(hravframework_0/hravframework_0/scn/uut/comparisonUnit/fifo_match/XST_GND:G)                                                                                                                                                            | NONE(hravframework_0/hravframework_0/scn/uut/comparisonUnit/fifo_match/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                     | 8     |
hravframework_1/hravframework_1/scn/uut/comparisonUnit/fifo_match/N0(hravframework_1/hravframework_1/scn/uut/comparisonUnit/fifo_match/XST_GND:G)                                                                                                                                                            | NONE(hravframework_1/hravframework_1/scn/uut/comparisonUnit/fifo_match/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                     | 8     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/pipe_reset_l0(dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep:PIPERESETL0)                                                                                                                                                                                                         | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/delayed_elec_idle_reset)                                                                                                                                                                                              | 4     |
hravframework_0/hravframework_0/dpt_not0000(hravframework_0/hravframework_0/dpt_not00001_INV_0:O)                                                                                                                                                                                                            | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                       | 4     |
hravframework_1/hravframework_1/dpt_not0000(hravframework_1/hravframework_1/dpt_not00001_INV_0:O)                                                                                                                                                                                                            | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                       | 4     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset1:O)                                                                                                                                                              | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/reset_usrclk_r_0)                                                                                                                                                                                      | 2     |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                              | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                              | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                          | 2     |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                              | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                              | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                            | NONE(hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                          | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                              | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                              | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                          | 2     |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                              | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                              | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                       | 2     |
hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                            | NONE(hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                          | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 2     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                            | 2     |
dma_0/dma_0/converter_master/axi_resetn_inv(dma_0/dma_0/ep/pcie_ep0/GTPRESET1_INV_0:O)                                                                                                                                                                                                                       | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/rst_pcie)                                                                                                                                                                                                             | 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                                                                                                                                    | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)                                                                                                                                                                                                           | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N10(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N11(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N12(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N13(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N14(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N15(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N16(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N17(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N18(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N19(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N2(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N20(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N21(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N22(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N23(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N24(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N25(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N26(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N27(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N28(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N29(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N3(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N4(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N5(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N6(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N7(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N8(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/N9(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                    | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N10(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N11(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N12(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N13(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[0].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N14(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N15(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N16(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N17(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB11:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB1)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N18(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N19(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N2(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N20(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N21(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB21:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB2)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N22(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N23(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N24(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N25(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB31:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB3)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N26(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTLATA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N27(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTREGA)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N28(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTLATB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N29(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB41:CASCADEOUTREGB)                                                                                                                   | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/indexTabBB/Mram_indexBB4)                                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N3(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N4(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N5(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[2].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N6(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTLATA)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N7(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTREGA)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N8(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTLATB)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/N9(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB1:CASCADEOUTREGB)                                                                                                    | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/gen_index_table[1].indexTabB/Mram_indexB)                                                                                                                                                       | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM/BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                         | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.747ns (Maximum Frequency: 173.996MHz)
   Minimum input arrival time before clock: 1.481ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 1.196ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 5.747ns (frequency: 173.996MHz)
  Total number of paths / destination ports: 51189 / 2656
-------------------------------------------------------------------------
Delay:               5.747ns (Levels of Logic = 10)
  Source:            dma_benchmark_0/dma_benchmark_0/controler/read_addr_2 (FF)
  Destination:       dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_mstrd_d_4 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: dma_benchmark_0/dma_benchmark_0/controler/read_addr_2 to dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_mstrd_d_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             85   0.396   0.778  dma_benchmark_0/controler/read_addr_2 (dma_benchmark_0/controler/read_addr<2>)
     LUT4:I0->O          105   0.086   0.531  dma_benchmark_0/controler/RDATA_cmp_eq00051 (dma_benchmark_0/controler/RDATA_cmp_eq0005)
     LUT4:I3->O           32   0.086   0.770  dma_benchmark_0/controler/RDATA<0>261 (dma_benchmark_0/controler/N189)
     LUT4:I0->O            1   0.086   0.600  dma_benchmark_0/controler/RDATA<8>103 (dma_benchmark_0/controler/RDATA<8>103)
     LUT5:I2->O            1   0.086   0.487  dma_benchmark_0/controler/RDATA<8>161_SW0 (N204)
     LUT6:I4->O            1   0.086   0.600  dma_benchmark_0/controler/RDATA<8>161 (dma_benchmark_0/controler/RDATA<8>161)
     LUT5:I2->O            1   0.086   0.412  dma_benchmark_0/controler/RDATA<8>303 (S_AXI_RDATA<8>)
     end scope: 'dma_benchmark_0'
     begin scope: 'axi_interconnect_0'
     LUT5:I4->O            1   0.086   0.487  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/O<11>2 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/O<11>1)
     LUT3:I1->O            1   0.086   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/O<11>3 (S_AXI_RDATA<8>)
     end scope: 'axi_interconnect_0'
     begin scope: 'dma_0'
     FDRE:D                   -0.022          dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_mstrd_d_8
    ----------------------------------------
    Total                      5.747ns (1.084ns logic, 4.663ns route)
                                       (18.90gic, 81.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1'
  Clock period: 3.683ns (frequency: 271.520MHz)
  Total number of paths / destination ports: 186764 / 22195
-------------------------------------------------------------------------
Delay:               3.683ns (Levels of Logic = 12)
  Source:            dma_0/dma_0/u_dma/u_pcie_tx/pcie_req_grant_wr (FF)
  Destination:       dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising

  Data Path: dma_0/dma_0/u_dma/u_pcie_tx/pcie_req_grant_wr to dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            135   0.396   1.025  pcie_req_grant_wr (pcie_req_grant_wr)
     begin scope: 'u_pcie_tx_wr'
     LUT6:I0->O            1   0.086   0.000  un1_dw_count_axb_2 (un1_dw_count_axb_2)
     MUXCY_L:S->LO         1   0.305   0.000  un1_dw_count_cry_2 (un1_dw_count_cry_2)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_3 (un1_dw_count_cry_3)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_4 (un1_dw_count_cry_4)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_5 (un1_dw_count_cry_5)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_6 (un1_dw_count_cry_6)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_7 (un1_dw_count_cry_7)
     XORCY:CI->O           1   0.300   0.412  un1_dw_count_s_8 (un1_dw_count_s_8_0)
     LUT4:I3->O            1   0.086   0.412  dw_count_5_iv_0_1[8] (dw_count_5_iv_0_1[8])
     LUT6_L:I5->LO         2   0.086   0.376  dw_count_5_0_i[8] (dw_countoi[8])
     LUT6_L:I2->LO         1   0.086   0.000  trn_teof_n_2_sqmuxa_0_a2 (N_770_reti)
     FD:D                     -0.022          dw_count_ret_1
    ----------------------------------------
    Total                      3.683ns (1.459ns logic, 2.224ns route)
                                       (39.60gic, 60.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0'
  Clock period: 3.837ns (frequency: 260.619MHz)
  Total number of paths / destination ports: 11242 / 813
-------------------------------------------------------------------------
Delay:               3.837ns (Levels of Logic = 5)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (dma_0/ep/pcie_ep0/pcie_blk/pipe_rx_data<1>)
     LUT6:I0->O            2   0.086   0.666  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and000011 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N17)
     LUT6:I2->O            4   0.086   0.500  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and00001 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0)
     LUT4:I2->O            2   0.086   0.416  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011_1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011)
     LUT6:I5->O           28   0.086   0.519  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_mux0000<0>111 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N14)
     LUT4:I3->O            1   0.086   0.000  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>)
     FD:D                     -0.022          dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
    ----------------------------------------
    Total                      3.837ns (0.826ns logic, 3.011ns route)
                                       (21.50gic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout'
  Clock period: 2.404ns (frequency: 415.947MHz)
  Total number of paths / destination ports: 528 / 215
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 2)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.671  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5)
     LUT4:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2_SW0 (N10)
     LUT6:I5->O            1   0.086   0.286  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/N10)
     FDSE:S                    0.468          dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
    ----------------------------------------
    Total                      2.404ns (1.036ns logic, 1.368ns route)
                                       (43.10gic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Clock period: 2.668ns (frequency: 374.770MHz)
  Total number of paths / destination ports: 298 / 34
-------------------------------------------------------------------------
Delay:               2.668ns (Levels of Logic = 3)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.604  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>)
     LUT3:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0 (N76)
     LUT6:I5->O            3   0.086   0.496  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000)
     LUT2:I0->O            8   0.086   0.318  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001)
     FDCE:CE                   0.185          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    ----------------------------------------
    Total                      2.668ns (0.839ns logic, 1.829ns route)
                                       (31.40gic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 5.528ns (frequency: 180.891MHz)
  Total number of paths / destination ports: 4878683 / 65873
-------------------------------------------------------------------------
Delay:               5.528ns (Levels of Logic = 8)
  Source:            dma_benchmark_0/dma_benchmark_0/input_fifo/dout_valid (FF)
  Destination:       dma_benchmark_0/dma_benchmark_0/no_tdata_95 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: dma_benchmark_0/dma_benchmark_0/input_fifo/dout_valid to dma_benchmark_0/dma_benchmark_0/no_tdata_95
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q          174   0.396   0.730  dma_benchmark_0/input_fifo/dout_valid (M_AXIS_TVALID)
     end scope: 'dma_benchmark_0'
     begin scope: 'pr_hrav_dispatcher_0'
     LUT3:I0->O            6   0.086   0.924  pr_hrav_dispatcher_0/dst_sel_cmp_eq00001 (pr_hrav_dispatcher_0/dst_sel<2>)
     LUT6:I0->O            2   0.086   0.491  pr_hrav_dispatcher_0/dispatcher_rdy_SW0 (N2)
     LUT6:I4->O           72   0.086   0.526  pr_hrav_dispatcher_0/dispatcher_rdy (S_AXIS_TREADY)
     end scope: 'pr_hrav_dispatcher_0'
     begin scope: 'dma_benchmark_0'
     LUT2:I1->O           95   0.086   1.019  dma_benchmark_0/local_M_AXIS_TREADY1 (dma_benchmark_0/local_M_AXIS_TREADY)
     LUT6:I0->O           32   0.086   0.927  dma_benchmark_0/no_tdata_next_64_mux000141 (dma_benchmark_0/N20)
     LUT6:I1->O            1   0.086   0.000  dma_benchmark_0/no_tdata_next_72_mux00011 (dma_benchmark_0/no_tdata_next<72>)
     FDRE:D                   -0.022          dma_benchmark_0/no_tdata_72
    ----------------------------------------
    Total                      5.528ns (0.912ns logic, 4.616ns route)
                                       (16.50gic, 83.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pr_hrav_icap_controller_0/S_AXI_WREADY1'
  Clock period: 1.362ns (frequency: 734.295MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               1.362ns (Levels of Logic = 1)
  Source:            pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0 (LATCH)
  Destination:       pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0 (LATCH)
  Source Clock:      pr_hrav_icap_controller_0/S_AXI_WREADY1 falling
  Destination Clock: pr_hrav_icap_controller_0/S_AXI_WREADY1 falling

  Data Path: pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0 to pr_hrav_icap_controller_0/pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.610   0.666  pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0 (pr_hrav_icap_controller_0/regfile/magic_code_reg_next<0>)
     LUT5:I1->O            1   0.086   0.000  pr_hrav_icap_controller_0/regfile/magic_code_reg_next_mux0000<0>1 (pr_hrav_icap_controller_0/regfile/magic_code_reg_next_mux0000<0>)
     LDE:D                    -0.066          pr_hrav_icap_controller_0/regfile/magic_code_reg_next_0
    ----------------------------------------
    Total                      1.362ns (0.696ns logic, 0.666ns route)
                                       (51.10gic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.481ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       reset_0/reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: RESET to reset_0/reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'reset_0'
     INV:I->O              1   0.212   0.286  reset_0/EXT_LPF/exr_d1_or000011_INV_0 (reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.022          reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.481ns (0.906ns logic, 0.575ns route)
                                       (61.20gic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.286ns (Levels of Logic = 0)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED (PAD)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.286  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll_pll_lk_out)
     FDCE:D                   -0.022          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    ----------------------------------------
    Total                      0.286ns (0.000ns logic, 0.286ns route)
                                       (0.00gic, 100.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.196ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: RESET to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.212   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.196ns (0.906ns logic, 0.290ns route)
                                       (75.80gic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 207.00 secs
Total CPU time to Xst completion: 183.05 secs
 
--> 


Total memory usage is 1253136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :  296 (   0 filtered)

Done!

********************************************************************************
At Local date and time: Sun Mar  1 22:53:26 2015
 make -f Makefile netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Sun Mar  1 22:53:32 2015
 make -f Makefile bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
WARNING: verilog is not supported as a language.  Using usenglish.
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into working
directory
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation 

Using Flow File:
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/f
pga.flw 
Using Option File(s): 
 /media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
WARNING: verilog is not supported as a language.  Using usenglish.
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
system.ngc" ...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
axi_interconnect_0_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
reset_0_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
clock_generator_0_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
diff_input_buf_0_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
diff_input_buf_1_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
diff_input_buf_2_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
diff_input_buf_3_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
dma_0_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_0_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
dma_benchmark_0_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
dma_benchmark_1_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
pr_hrav_dispatcher_0_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
hravframework_1_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
pr_hrav_icap_controller_0_wrapper.ngc"...
Loading design module
"/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/implementation/
pr_hrav_collector_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:137 - Constraint <NET "core_clk_270" TNM_NET =
   "CORE_CLK_270";> [system.ucf(60)]: No appropriate instances for the TNM
   constraint are driven by "core_clk_270".

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.6 HIGH 50%>

WARNING:ConstraintSystem:194 - The TNM 'CORE_CLK_270', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and is not actively used
   by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT0: <TIMESPEC TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 =
   PERIOD "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 2.5
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT1: <TIMESPEC TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 =
   PERIOD "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 1.25
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT2: <TIMESPEC TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout2 =
   PERIOD "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout2" TS_MGTCLK * 1.25
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT3: <TIMESPEC
   TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_txsync_clkout = PERIOD
   "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_txsync_clkout" TS_MGTCLK * 1.25
   HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <NET "qdr_cq_n_0" S;> [system.ucf(226)]
   is overridden on the design object qdr_cq_n_0 by the constraint <NET
   "qdr_cq_n_0" S;> [system.ucf(602)].
WARNING:NgdBuild:1012 - The constraint <NET "masterbank_sel_pin[*]" S;>
   [system.ucf(227)] is overridden on the design object masterbank_sel_pin<0> by
   the constraint <NET "masterbank_sel_pin[*]" S;> [system.ucf(229)].
WARNING:NgdBuild:1012 - The constraint <NET "qdr_cq_n_1" S;> [system.ucf(228)]
   is overridden on the design object qdr_cq_n_1 by the constraint <NET
   "qdr_cq_n_1" S;> [system.ucf(604)].
WARNING:NgdBuild:1012 - The constraint <NET "masterbank_sel_pin[*]" S;>
   [system.ucf(229)] is overridden on the design object masterbank_sel_pin<0> by
   the constraint <NET "masterbank_sel_pin[*]" S;> [system.ucf(231)].
WARNING:NgdBuild:1012 - The constraint <NET "qdr_cq_n_2" S;> [system.ucf(230)]
   is overridden on the design object qdr_cq_n_2 by the constraint <NET
   "qdr_cq_n_2" S;> [system.ucf(606)].
WARNING:NgdBuild:1012 - The constraint <NET "masterbank_sel_pin[*]" S;>
   [system.ucf(231)] is overridden on the design object masterbank_sel_pin<0> by
   the constraint <NET "masterbank_sel_pin[*]" S;> [system.ucf(603)].
WARNING:NgdBuild:1012 - The constraint <NET "masterbank_sel_pin[*]" S;>
   [system.ucf(603)] is overridden on the design object masterbank_sel_pin<0> by
   the constraint <NET "masterbank_sel_pin[*]" S;> [system.ucf(605)].
WARNING:NgdBuild:1012 - The constraint <NET "masterbank_sel_pin[*]" S;>
   [system.ucf(605)] is overridden on the design object masterbank_sel_pin<0> by
   the constraint <NET "masterbank_sel_pin[*]" S;> [system.ucf(607)].
Done...

Processing BMM file "system.bmm" ...

WARNING:(null):53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  10

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  2 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -xe n -ol high -t 7 -register_duplication
on -logic_opt on -timing -detail system.ngd system.pcf 
#----------------------------------------------#
WARNING: verilog is not supported as a language.  Using usenglish.
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal qdr_cq_0 connected to top level port qdr_cq_0 has
   been removed.
WARNING:MapLib:701 - Signal qdr_cq_1 connected to top level port qdr_cq_1 has
   been removed.
WARNING:MapLib:701 - Signal qdr_cq_2 connected to top level port qdr_cq_2 has
   been removed.
WARNING:MapLib:701 - Signal qdr_q_0<35> connected to top level port qdr_q_0<35>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<34> connected to top level port qdr_q_0<34>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<33> connected to top level port qdr_q_0<33>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<32> connected to top level port qdr_q_0<32>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<31> connected to top level port qdr_q_0<31>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<30> connected to top level port qdr_q_0<30>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<29> connected to top level port qdr_q_0<29>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<28> connected to top level port qdr_q_0<28>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<27> connected to top level port qdr_q_0<27>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<26> connected to top level port qdr_q_0<26>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<25> connected to top level port qdr_q_0<25>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<24> connected to top level port qdr_q_0<24>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<23> connected to top level port qdr_q_0<23>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<22> connected to top level port qdr_q_0<22>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<21> connected to top level port qdr_q_0<21>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<20> connected to top level port qdr_q_0<20>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<19> connected to top level port qdr_q_0<19>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<18> connected to top level port qdr_q_0<18>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<17> connected to top level port qdr_q_0<17>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<16> connected to top level port qdr_q_0<16>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<15> connected to top level port qdr_q_0<15>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<14> connected to top level port qdr_q_0<14>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<13> connected to top level port qdr_q_0<13>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<12> connected to top level port qdr_q_0<12>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<11> connected to top level port qdr_q_0<11>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<10> connected to top level port qdr_q_0<10>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<9> connected to top level port qdr_q_0<9>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<8> connected to top level port qdr_q_0<8>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<7> connected to top level port qdr_q_0<7>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<6> connected to top level port qdr_q_0<6>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<5> connected to top level port qdr_q_0<5>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<4> connected to top level port qdr_q_0<4>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<3> connected to top level port qdr_q_0<3>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<2> connected to top level port qdr_q_0<2>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<1> connected to top level port qdr_q_0<1>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_0<0> connected to top level port qdr_q_0<0>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<35> connected to top level port qdr_q_1<35>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<34> connected to top level port qdr_q_1<34>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<33> connected to top level port qdr_q_1<33>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<32> connected to top level port qdr_q_1<32>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<31> connected to top level port qdr_q_1<31>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<30> connected to top level port qdr_q_1<30>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<29> connected to top level port qdr_q_1<29>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<28> connected to top level port qdr_q_1<28>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<27> connected to top level port qdr_q_1<27>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<26> connected to top level port qdr_q_1<26>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<25> connected to top level port qdr_q_1<25>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<24> connected to top level port qdr_q_1<24>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<23> connected to top level port qdr_q_1<23>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<22> connected to top level port qdr_q_1<22>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<21> connected to top level port qdr_q_1<21>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<20> connected to top level port qdr_q_1<20>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<19> connected to top level port qdr_q_1<19>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<18> connected to top level port qdr_q_1<18>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<17> connected to top level port qdr_q_1<17>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<16> connected to top level port qdr_q_1<16>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<15> connected to top level port qdr_q_1<15>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<14> connected to top level port qdr_q_1<14>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<13> connected to top level port qdr_q_1<13>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<12> connected to top level port qdr_q_1<12>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<11> connected to top level port qdr_q_1<11>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<10> connected to top level port qdr_q_1<10>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<9> connected to top level port qdr_q_1<9>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<8> connected to top level port qdr_q_1<8>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<7> connected to top level port qdr_q_1<7>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<6> connected to top level port qdr_q_1<6>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<5> connected to top level port qdr_q_1<5>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<4> connected to top level port qdr_q_1<4>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<3> connected to top level port qdr_q_1<3>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<2> connected to top level port qdr_q_1<2>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<1> connected to top level port qdr_q_1<1>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_1<0> connected to top level port qdr_q_1<0>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<35> connected to top level port qdr_q_2<35>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<34> connected to top level port qdr_q_2<34>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<33> connected to top level port qdr_q_2<33>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<32> connected to top level port qdr_q_2<32>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<31> connected to top level port qdr_q_2<31>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<30> connected to top level port qdr_q_2<30>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<29> connected to top level port qdr_q_2<29>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<28> connected to top level port qdr_q_2<28>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<27> connected to top level port qdr_q_2<27>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<26> connected to top level port qdr_q_2<26>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<25> connected to top level port qdr_q_2<25>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<24> connected to top level port qdr_q_2<24>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<23> connected to top level port qdr_q_2<23>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<22> connected to top level port qdr_q_2<22>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<21> connected to top level port qdr_q_2<21>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<20> connected to top level port qdr_q_2<20>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<19> connected to top level port qdr_q_2<19>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<18> connected to top level port qdr_q_2<18>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<17> connected to top level port qdr_q_2<17>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<16> connected to top level port qdr_q_2<16>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<15> connected to top level port qdr_q_2<15>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<14> connected to top level port qdr_q_2<14>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<13> connected to top level port qdr_q_2<13>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<12> connected to top level port qdr_q_2<12>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<11> connected to top level port qdr_q_2<11>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<10> connected to top level port qdr_q_2<10>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<9> connected to top level port qdr_q_2<9>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<8> connected to top level port qdr_q_2<8>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<7> connected to top level port qdr_q_2<7>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<6> connected to top level port qdr_q_2<6>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<5> connected to top level port qdr_q_2<5>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<4> connected to top level port qdr_q_2<4>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<3> connected to top level port qdr_q_2<3>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<2> connected to top level port qdr_q_2<2>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<1> connected to top level port qdr_q_2<1>
   has been removed.
WARNING:MapLib:701 - Signal qdr_q_2<0> connected to top level port qdr_q_2<0>
   has been removed.
WARNING:MapLib:701 - Signal refclk_A_p connected to top level port refclk_A_p
   has been removed.
WARNING:MapLib:701 - Signal refclk_A_n connected to top level port refclk_A_n
   has been removed.
WARNING:MapLib:701 - Signal refclk_B_p connected to top level port refclk_B_p
   has been removed.
WARNING:MapLib:701 - Signal refclk_B_n connected to top level port refclk_B_n
   has been removed.
WARNING:MapLib:701 - Signal refclk_C_p connected to top level port refclk_C_p
   has been removed.
WARNING:MapLib:701 - Signal refclk_C_n connected to top level port refclk_C_n
   has been removed.
WARNING:MapLib:701 - Signal refclk_D_p connected to top level port refclk_D_p
   has been removed.
WARNING:MapLib:701 - Signal refclk_D_n connected to top level port refclk_D_n
   has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[0].indexTabB/Mram_indexB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[1].indexTabB/Mram_indexB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /gen_index_table[2].indexTabB/Mram_indexB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /indexTabBB/Mram_indexBB41_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_0/hravframework_0/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultCounter_FIFO/U0/xst_fifo_generator/
   gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg
   .native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM
   36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/resultData_FIFO/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.na
   tive_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.
   TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[0].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[1].BBM
   /indexTabBB/Mram_indexBB2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/Character_scanningUnit/gen_BBM[2].BBM
   /BBM_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   hravframework_1/hravframework_1/scn/uut/priFIFO/character_arbiter_fifo/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngec
   c.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram
   /SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank
   of frag RDRCLKU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank
   of frag RDRCLKL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_0/hravframework_0/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_0/hravframework_0/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_1/hravframework_1/clt/ctrl/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   hravframework_1/hravframework_1/clt/data/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_
   RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0
   of frag RDRCLKU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0
   of frag RDRCLKL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP_RDRCLKL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 23 secs 
Total CPU  time at the beginning of Placer: 2 mins 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:51611c2c) REAL time: 4 mins 48 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:51611c2c) REAL time: 4 mins 49 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c688b637) REAL time: 4 mins 49 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:41035b7e) REAL time: 4 mins 50 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:41035b7e) REAL time: 9 mins 35 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:41035b7e) REAL time: 9 mins 46 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:a3e14175) REAL time: 10 mins 18 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:a3e14175) REAL time: 10 mins 18 secs 

........................................
...
........................................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 28
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "hravframework_1/hravframework_1/scn/resultData5_not0001_BUFG" LOC = "BUFGCTRL_X0Y18" ;
INST "hravframework_0/hravframework_0/scn/resultData0_not0001_BUFG" LOC = "BUFGCTRL_X0Y13" ;
INST "hravframework_1/hravframework_1/scn/resultData6_not0001_BUFG" LOC = "BUFGCTRL_X0Y19" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "hravframework_0/hravframework_0/scn/resultData1_not0001_BUFG" LOC = "BUFGCTRL_X0Y12" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "hravframework_1/hravframework_1/scn/resultData7_not0001_BUFG" LOC = "BUFGCTRL_X0Y20" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2" LOC = "BUFGCTRL_X0Y0" ;
INST "hravframework_0/hravframework_0/scn/resultData2_not0001_BUFG" LOC = "BUFGCTRL_X0Y11" ;
INST "hravframework_0/hravframework_0/scn/resultData3_not0001_BUFG" LOC = "BUFGCTRL_X0Y21" ;
INST "hravframework_0/hravframework_0/scn/resultData4_not0001_BUFG" LOC = "BUFGCTRL_X0Y10" ;
INST "hravframework_0/hravframework_0/scn/resultData5_not0001_BUFG" LOC = "BUFGCTRL_X0Y22" ;
INST "hravframework_0/hravframework_0/scn/resultData6_not0001_BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "hravframework_1/hravframework_1/scn/BBFex_reset_BUFG" LOC = "BUFGCTRL_X0Y23" ;
INST "hravframework_0/hravframework_0/scn/BBFex_reset_BUFG" LOC = "BUFGCTRL_X0Y8" ;
INST "pr_hrav_icap_controller_0/S_AXI_WREADY_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "hravframework_1/hravframework_1/scn/resultData0_not0001_BUFG" LOC = "BUFGCTRL_X0Y7" ;
INST "hravframework_0/hravframework_0/scn/resultData7_not0001_BUFG" LOC = "BUFGCTRL_X0Y25" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg" LOC = "BUFGCTRL_X0Y31" ;
INST "hravframework_1/hravframework_1/scn/fetcher_data_shifter_not0001_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "hravframework_0/hravframework_0/scn/fetcher_data_shifter_not0001_BUFG" LOC = "BUFGCTRL_X0Y26" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.txsync_clk_pll_bufg" LOC = "BUFGCTRL_X0Y30" ;
INST "hravframework_1/hravframework_1/scn/resultData1_not0001_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "hravframework_1/hravframework_1/scn/resultData2_not0001_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.gtxclk_pll_bufg" LOC = "BUFGCTRL_X0Y29" ;
INST "hravframework_1/hravframework_1/scn/resultData3_not0001_BUFG" LOC = "BUFGCTRL_X0Y4" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg" LOC = "BUFGCTRL_X0Y28" ;
INST "hravframework_1/hravframework_1/scn/resultData4_not0001_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "CLK" LOC = "AN25" ;
INST "pcie_clk_n" LOC = "IPAD_X2Y22" ;
INST "pcie_clk_p" LOC = "IPAD_X2Y23" ;
INST "pcie_top_0_pci_exp_0_rxn_pin" LOC = "IPAD_X2Y30" ;
INST "pcie_top_0_pci_exp_0_rxp_pin" LOC = "IPAD_X2Y31" ;
INST "pcie_top_0_pci_exp_1_rxn_pin" LOC = "IPAD_X2Y32" ;
INST "pcie_top_0_pci_exp_1_rxp_pin" LOC = "IPAD_X2Y33" ;
INST "pcie_top_0_pci_exp_2_rxn_pin" LOC = "IPAD_X2Y24" ;
INST "pcie_top_0_pci_exp_2_rxp_pin" LOC = "IPAD_X2Y25" ;
INST "pcie_top_0_pci_exp_3_rxn_pin" LOC = "IPAD_X2Y26" ;
INST "pcie_top_0_pci_exp_3_rxp_pin" LOC = "IPAD_X2Y27" ;
INST "pcie_top_0_pci_exp_4_rxn_pin" LOC = "IPAD_X2Y18" ;
INST "pcie_top_0_pci_exp_4_rxp_pin" LOC = "IPAD_X2Y19" ;
INST "pcie_top_0_pci_exp_5_rxn_pin" LOC = "IPAD_X2Y20" ;
INST "pcie_top_0_pci_exp_5_rxp_pin" LOC = "IPAD_X2Y21" ;
INST "pcie_top_0_pci_exp_6_rxn_pin" LOC = "IPAD_X2Y12" ;
INST "pcie_top_0_pci_exp_6_rxp_pin" LOC = "IPAD_X2Y13" ;
INST "pcie_top_0_pci_exp_7_rxn_pin" LOC = "IPAD_X2Y14" ;
INST "pcie_top_0_pci_exp_7_rxp_pin" LOC = "IPAD_X2Y15" ;
INST "pcie_top_0_pci_exp_0_txn_pin" LOC = "OPAD_X1Y20" ;
INST "pcie_top_0_pci_exp_0_txp_pin" LOC = "OPAD_X1Y21" ;
INST "pcie_top_0_pci_exp_1_txn_pin" LOC = "OPAD_X1Y22" ;
INST "pcie_top_0_pci_exp_1_txp_pin" LOC = "OPAD_X1Y23" ;
INST "pcie_top_0_pci_exp_2_txn_pin" LOC = "OPAD_X1Y16" ;
INST "pcie_top_0_pci_exp_2_txp_pin" LOC = "OPAD_X1Y17" ;
INST "pcie_top_0_pci_exp_3_txn_pin" LOC = "OPAD_X1Y18" ;
INST "pcie_top_0_pci_exp_3_txp_pin" LOC = "OPAD_X1Y19" ;
INST "pcie_top_0_pci_exp_4_txn_pin" LOC = "OPAD_X1Y12" ;
INST "pcie_top_0_pci_exp_4_txp_pin" LOC = "OPAD_X1Y13" ;
INST "pcie_top_0_pci_exp_5_txn_pin" LOC = "OPAD_X1Y14" ;
INST "pcie_top_0_pci_exp_5_txp_pin" LOC = "OPAD_X1Y15" ;
INST "pcie_top_0_pci_exp_6_txn_pin" LOC = "OPAD_X1Y8" ;
INST "pcie_top_0_pci_exp_6_txp_pin" LOC = "OPAD_X1Y9" ;
INST "pcie_top_0_pci_exp_7_txn_pin" LOC = "OPAD_X1Y10" ;
INST "pcie_top_0_pci_exp_7_txp_pin" LOC = "OPAD_X1Y11" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" LOC = "PLL_ADV_X0Y5" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i" LOC = "GTX_DUAL_X1Y5" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[2].GT_i" LOC = "GTX_DUAL_X1Y4" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[4].GT_i" LOC = "GTX_DUAL_X1Y3" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[6].GT_i" LOC = "GTX_DUAL_X1Y2" ;
INST "dma_0/dma_0/pcie_clk_ibuf" LOC = "BUFDS_X1Y3" ;

# hravframework_1/hravframework_1/scn/resultData5_not0001 driven by BUFGCTRL_X0Y18
NET "hravframework_1/hravframework_1/scn/resultData5_not0001" TNM_NET = "TN_hravframework_1/hravframework_1/scn/resultData5_not0001" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/resultData5_not0001" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/resultData5_not0001" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/resultData5_not0001" RANGE =   CLOCKREGION_X1Y11 ;

# hravframework_0/hravframework_0/scn/resultData0_not0001 driven by BUFGCTRL_X0Y13
NET "hravframework_0/hravframework_0/scn/resultData0_not0001" TNM_NET = "TN_hravframework_0/hravframework_0/scn/resultData0_not0001" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/resultData0_not0001" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/resultData0_not0001" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/resultData0_not0001" RANGE =   CLOCKREGION_X1Y11 ;

# hravframework_1/hravframework_1/scn/resultData6_not0001 driven by BUFGCTRL_X0Y19
NET "hravframework_1/hravframework_1/scn/resultData6_not0001" TNM_NET = "TN_hravframework_1/hravframework_1/scn/resultData6_not0001" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/resultData6_not0001" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/resultData6_not0001" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/resultData6_not0001" RANGE =   CLOCKREGION_X0Y11 ;

# axi_clk driven by BUFGCTRL_X0Y2
NET "axi_clk" TNM_NET = "TN_axi_clk" ;
TIMEGRP "TN_axi_clk" AREA_GROUP = "CLKAG_axi_clk" ;
AREA_GROUP "CLKAG_axi_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10 ;

# hravframework_0/hravframework_0/scn/resultData1_not0001 driven by BUFGCTRL_X0Y12
NET "hravframework_0/hravframework_0/scn/resultData1_not0001" TNM_NET = "TN_hravframework_0/hravframework_0/scn/resultData1_not0001" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/resultData1_not0001" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/resultData1_not0001" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/resultData1_not0001" RANGE =   CLOCKREGION_X0Y11 ;

# core_clk driven by BUFGCTRL_X0Y1
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# hravframework_1/hravframework_1/scn/resultData7_not0001 driven by BUFGCTRL_X0Y20
NET "hravframework_1/hravframework_1/scn/resultData7_not0001" TNM_NET = "TN_hravframework_1/hravframework_1/scn/resultData7_not0001" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/resultData7_not0001" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/resultData7_not0001" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/resultData7_not0001" RANGE =   CLOCKREGION_X1Y11 ;

# dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg driven by BUFGCTRL_X0Y0
NET "dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10 ;

# hravframework_0/hravframework_0/scn/resultData2_not0001 driven by BUFGCTRL_X0Y11
NET "hravframework_0/hravframework_0/scn/resultData2_not0001" TNM_NET = "TN_hravframework_0/hravframework_0/scn/resultData2_not0001" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/resultData2_not0001" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/resultData2_not0001" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/resultData2_not0001" RANGE =   CLOCKREGION_X0Y11 ;

# hravframework_0/hravframework_0/scn/resultData3_not0001 driven by BUFGCTRL_X0Y21
NET "hravframework_0/hravframework_0/scn/resultData3_not0001" TNM_NET = "TN_hravframework_0/hravframework_0/scn/resultData3_not0001" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/resultData3_not0001" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/resultData3_not0001" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/resultData3_not0001" RANGE =   CLOCKREGION_X1Y11 ;

# hravframework_0/hravframework_0/scn/resultData4_not0001 driven by BUFGCTRL_X0Y10
NET "hravframework_0/hravframework_0/scn/resultData4_not0001" TNM_NET = "TN_hravframework_0/hravframework_0/scn/resultData4_not0001" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/resultData4_not0001" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/resultData4_not0001" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/resultData4_not0001" RANGE =   CLOCKREGION_X1Y11 ;

# hravframework_0/hravframework_0/scn/resultData5_not0001 driven by BUFGCTRL_X0Y22
NET "hravframework_0/hravframework_0/scn/resultData5_not0001" TNM_NET = "TN_hravframework_0/hravframework_0/scn/resultData5_not0001" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/resultData5_not0001" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/resultData5_not0001" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/resultData5_not0001" RANGE =   CLOCKREGION_X0Y11 ;

# hravframework_0/hravframework_0/scn/resultData6_not0001 driven by BUFGCTRL_X0Y9
NET "hravframework_0/hravframework_0/scn/resultData6_not0001" TNM_NET = "TN_hravframework_0/hravframework_0/scn/resultData6_not0001" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/resultData6_not0001" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/resultData6_not0001" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/resultData6_not0001" RANGE =   CLOCKREGION_X1Y11 ;

# hravframework_1/hravframework_1/scn/BBFex_reset driven by BUFGCTRL_X0Y23
NET "hravframework_1/hravframework_1/scn/BBFex_reset" TNM_NET = "TN_hravframework_1/hravframework_1/scn/BBFex_reset" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/BBFex_reset" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/BBFex_reset" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/BBFex_reset" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10 ;

# hravframework_0/hravframework_0/scn/BBFex_reset driven by BUFGCTRL_X0Y8
NET "hravframework_0/hravframework_0/scn/BBFex_reset" TNM_NET = "TN_hravframework_0/hravframework_0/scn/BBFex_reset" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/BBFex_reset" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/BBFex_reset" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/BBFex_reset" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10 ;

# axi_interconnect_0_M_WREADY<5> driven by BUFGCTRL_X0Y24
NET "axi_interconnect_0_M_WREADY<5>" TNM_NET = "TN_axi_interconnect_0_M_WREADY<5>" ;
TIMEGRP "TN_axi_interconnect_0_M_WREADY<5>" AREA_GROUP = "CLKAG_axi_interconnect_0_M_WREADY<5>" ;
AREA_GROUP "CLKAG_axi_interconnect_0_M_WREADY<5>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10 ;

# hravframework_1/hravframework_1/scn/resultData0_not0001 driven by BUFGCTRL_X0Y7
NET "hravframework_1/hravframework_1/scn/resultData0_not0001" TNM_NET = "TN_hravframework_1/hravframework_1/scn/resultData0_not0001" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/resultData0_not0001" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/resultData0_not0001" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/resultData0_not0001" RANGE =   CLOCKREGION_X0Y11 ;

# hravframework_0/hravframework_0/scn/resultData7_not0001 driven by BUFGCTRL_X0Y25
NET "hravframework_0/hravframework_0/scn/resultData7_not0001" TNM_NET = "TN_hravframework_0/hravframework_0/scn/resultData7_not0001" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/resultData7_not0001" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/resultData7_not0001" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/resultData7_not0001" RANGE =   CLOCKREGION_X0Y11 ;

# dma_0/dma_0/ep/pcie_ep0/core_clk driven by BUFGCTRL_X0Y31
NET "dma_0/dma_0/ep/pcie_ep0/core_clk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/core_clk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/core_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/core_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10 ;

# hravframework_1/hravframework_1/scn/fetcher_data_shifter_not0001 driven by BUFGCTRL_X0Y6
NET "hravframework_1/hravframework_1/scn/fetcher_data_shifter_not0001" TNM_NET = "TN_hravframework_1/hravframework_1/scn/fetcher_data_shifter_not0001" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/fetcher_data_shifter_not0001" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/fetcher_data_shifter_not0001" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/fetcher_data_shifter_not0001" RANGE =   CLOCKREGION_X1Y11 ;

# hravframework_0/hravframework_0/scn/fetcher_data_shifter_not0001 driven by BUFGCTRL_X0Y26
NET "hravframework_0/hravframework_0/scn/fetcher_data_shifter_not0001" TNM_NET = "TN_hravframework_0/hravframework_0/scn/fetcher_data_shifter_not0001" ;
TIMEGRP "TN_hravframework_0/hravframework_0/scn/fetcher_data_shifter_not0001" AREA_GROUP = "CLKAG_hravframework_0/hravframework_0/scn/fetcher_data_shifter_not0001" ;
AREA_GROUP "CLKAG_hravframework_0/hravframework_0/scn/fetcher_data_shifter_not0001" RANGE =   CLOCKREGION_X1Y11 ;

# dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk driven by BUFGCTRL_X0Y30
NET "dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10 ;

# hravframework_1/hravframework_1/scn/resultData1_not0001 driven by BUFGCTRL_X0Y5
NET "hravframework_1/hravframework_1/scn/resultData1_not0001" TNM_NET = "TN_hravframework_1/hravframework_1/scn/resultData1_not0001" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/resultData1_not0001" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/resultData1_not0001" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/resultData1_not0001" RANGE =   CLOCKREGION_X0Y11 ;

# hravframework_1/hravframework_1/scn/resultData2_not0001 driven by BUFGCTRL_X0Y27
NET "hravframework_1/hravframework_1/scn/resultData2_not0001" TNM_NET = "TN_hravframework_1/hravframework_1/scn/resultData2_not0001" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/resultData2_not0001" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/resultData2_not0001" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/resultData2_not0001" RANGE =   CLOCKREGION_X1Y11 ;

# dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk driven by BUFGCTRL_X0Y29
NET "dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10 ;

# hravframework_1/hravframework_1/scn/resultData3_not0001 driven by BUFGCTRL_X0Y4
NET "hravframework_1/hravframework_1/scn/resultData3_not0001" TNM_NET = "TN_hravframework_1/hravframework_1/scn/resultData3_not0001" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/resultData3_not0001" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/resultData3_not0001" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/resultData3_not0001" RANGE =   CLOCKREGION_X0Y11 ;

# dma_0/dma_0/ep/pcie_ep0/user_clk driven by BUFGCTRL_X0Y28
NET "dma_0/dma_0/ep/pcie_ep0/user_clk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/user_clk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/user_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/user_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/user_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10 ;

# hravframework_1/hravframework_1/scn/resultData4_not0001 driven by BUFGCTRL_X0Y3
NET "hravframework_1/hravframework_1/scn/resultData4_not0001" TNM_NET = "TN_hravframework_1/hravframework_1/scn/resultData4_not0001" ;
TIMEGRP "TN_hravframework_1/hravframework_1/scn/resultData4_not0001" AREA_GROUP = "CLKAG_hravframework_1/hravframework_1/scn/resultData4_not0001" ;
AREA_GROUP "CLKAG_hravframework_1/hravframework_1/scn/resultData4_not0001" RANGE =   CLOCKREGION_X0Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 28

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    211 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    211 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    597 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    597 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    176 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    176 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    665 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    665 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    894 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    894 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1376 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1407 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1191 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1191 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1470 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    129 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |    598 |dma_0/dma_0/ep/pcie_ep0/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     15 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    150 |   2198 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |axi_clk
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1560 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1589 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |   1471 |core_clk
      4 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |    141 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     97 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    236 |    692 |dma_0/dma_0/ep/pcie_ep0/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     21 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |    245 |   2401 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    138 |   1202 |core_clk
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     12 |dma_0/dma_0/ep/pcie_ep0/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |   1214 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |axi_clk
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    133 |    836 |core_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    130 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    131 |   1340 |dma_0/dma_0/ep/pcie_ep0/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    264 |   2348 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     77 |    773 |core_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    193 |    539 |dma_0/dma_0/ep/pcie_ep0/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    270 |   1312 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |    403 |core_clk
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     84 |   1942 |dma_0/dma_0/ep/pcie_ep0/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     15 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    204 |   2345 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    605 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    605 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     78 |   1036 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |   1237 |dma_0/dma_0/ep/pcie_ep0/user_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    104 |   2273 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    490 |core_clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    490 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    168 |    991 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    168 |    991 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    264 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    264 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     58 |    453 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     58 |    453 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    222 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    222 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 1/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |core_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:a3e14175) REAL time: 12 mins 30 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:a3e14175) REAL time: 12 mins 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a3e14175) REAL time: 12 mins 33 secs 

Phase 12.8  Global Placement
.....................................
....................................................................................................................
.................................................
......................................................................................................................................................................................
........................................................................
..........................................................
..............................
..............................................
Phase 12.8  Global Placement (Checksum:b4255a86) REAL time: 17 mins 19 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:b4255a86) REAL time: 17 mins 19 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:b4255a86) REAL time: 17 mins 23 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:f9730d1a) REAL time: 23 mins 3 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:f9730d1a) REAL time: 23 mins 7 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:f9730d1a) REAL time: 23 mins 10 secs 

Total REAL time to Placer completion: 24 mins 6 secs 
Total CPU  time to Placer completion: 22 mins 58 secs 
Running physical synthesis...
.....
Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  514
Slice Logic Utilization:
  Number of Slice Registers:                39,795 out of 149,760   26%
    Number used as Flip Flops:              38,204
    Number used as Latches:                  1,589
    Number used as Latch-thrus:                  2
  Number of Slice LUTs:                     46,212 out of 149,760   30%
    Number used as logic:                   44,668 out of 149,760   29%
      Number using O6 output only:          34,687
      Number using O5 output only:           3,310
      Number using O5 and O6:                6,671
    Number used as Memory:                     872 out of  39,360    2%
      Number used as Dual Port RAM:            717
        Number using O6 output only:           204
        Number using O5 output only:             9
        Number using O5 and O6:                504
      Number used as Shift Register:           155
        Number using O6 output only:           155
    Number used as exclusive route-thru:       672
  Number of route-thrus:                     4,064
    Number using O6 output only:             3,978
    Number using O5 output only:                84
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                17,254 out of  37,440   46%
  Number of LUT Flip Flop pairs used:       58,868
    Number with an unused Flip Flop:        19,073 out of  58,868   32%
    Number with an unused LUT:              12,656 out of  58,868   21%
    Number of fully used LUT-FF pairs:      27,139 out of  58,868   46%
    Number of unique control sets:             983
    Number of slice register sites lost
      to control set restrictions:           1,779 out of 149,760    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       206 out of     680   30%
    Number of LOCed IOBs:                      206 out of     206  100%
    IOB Flip Flops:                              1
    Number of bonded IPADs:                     18
      Number of LOCed IPADs:                     2 out of      18   11%
    Number of bonded OPADs:                     16

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     140 out of     324   43%
    Number using BlockRAM only:                140
    Total primitives used:
      Number of 36k BlockRAM used:             103
      Number of 18k BlockRAM used:              51
    Total Memory used (KB):                  4,626 out of  11,664   39%
  Number of BUFG/BUFGCTRLs:                     28 out of      32   87%
    Number used as BUFGs:                       28
  Number of BUFDSs:                              1 out of      24    4%
  Number of GTX_DUALs:                           4 out of      24   16%
    Number of LOCed GTX_DUALs:                   4 out of       4  100%
  Number of PCIEs:                               1 out of       1  100%
  Number of PLL_ADVs:                            2 out of       6   33%

Average Fanout of Non-Clock Nets:                4.09

Peak Memory Usage:  2546 MB
Total REAL time to MAP completion:  55 mins 5 secs 
Total CPU time to MAP completion (all processors):   53 mins 35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high -xe n system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
WARNING: verilog is not supported as a language.  Using usenglish.
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/:/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          1 out of 24      4%
   Number of BUFGs                          28 out of 32     87%
   Number of GTX_DUALs                       4 out of 24     16%
      Number of LOCed GTX_DUALs              4 out of 4     100%

   Number of ILOGICs                         1 out of 1280    1%
   Number of External IOBs                 206 out of 680    30%
      Number of LOCed IOBs                 206 out of 206   100%

   Number of External IPADs                 18 out of 826     2%
      Number of LOCed IPADs                  2 out of 18     11%

   Number of External OPADs                 16 out of 96     16%
      Number of LOCed OPADs                  0 out of 16      0%

   Number of PCIEs                           1 out of 1     100%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of RAMB18X2s                      14 out of 324     4%
      Number of LOCed RAMB18X2s              1 out of 14      7%

   Number of RAMB18X2SDPs                   23 out of 324     7%
      Number of LOCed RAMB18X2SDPs           1 out of 23      4%

   Number of RAMB36SDP_EXPs                 13 out of 324     4%
      Number of LOCed RAMB36SDP_EXPs         3 out of 13     23%

   Number of RAMB36_EXPs                    90 out of 324    27%
      Number of LOCed RAMB36_EXPs           20 out of 90     22%

   Number of Slices                      17254 out of 37440  46%
   Number of Slice Registers             39795 out of 149760 25%
      Number used as Flip Flops          38204
      Number used as Latches              1589
      Number used as LatchThrus              2

   Number of Slice LUTS                  46212 out of 149760 30%
   Number of Slice LUT-Flip Flop pairs   58868 out of 149760 39%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal qdr_cq_n_0_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal qdr_cq_n_1_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal qdr_cq_n_2_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal masterbank_sel_pin_0_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal masterbank_sel_pin_1_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal masterbank_sel_pin_2_IBUF has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 274776 unrouted;      REAL time: 1 mins 16 secs 

Phase  2  : 242080 unrouted;      REAL time: 1 mins 22 secs 

Phase  3  : 112177 unrouted;      REAL time: 4 mins 56 secs 

Phase  4  : 119659 unrouted; (Setup:954653, Hold:106337, Component Switching Limit:0)     REAL time: 6 mins 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1316582, Hold:100802, Component Switching Limit:0)     REAL time: 12 mins 49 secs 

Phase  6  : 0 unrouted; (Setup:1316582, Hold:100802, Component Switching Limit:0)     REAL time: 13 mins 22 secs 

Phase  7  : 0 unrouted; (Setup:1316582, Hold:100802, Component Switching Limit:0)     REAL time: 13 mins 22 secs 

Phase  8  : 0 unrouted; (Setup:1316582, Hold:100802, Component Switching Limit:0)     REAL time: 13 mins 22 secs 

Phase  9  : 0 unrouted; (Setup:1316582, Hold:100802, Component Switching Limit:0)     REAL time: 13 mins 22 secs 

Phase 10  : 0 unrouted; (Setup:1316582, Hold:0, Component Switching Limit:0)     REAL time: 14 mins 15 secs 

Phase 11  : 0 unrouted; (Setup:1230784, Hold:0, Component Switching Limit:0)     REAL time: 14 mins 31 secs 
Total REAL time to Router completion: 14 mins 32 secs 
Total CPU time to Router completion (all processors): 26 mins 59 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y1| No   | 7896 |  1.111     |  2.545      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|        ep0/user_clk |BUFGCTRL_X0Y28| No   | 3296 |  0.951     |  2.378      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|ep0/pcie_blk/txsync_ |              |      |      |            |             |
|                 clk |BUFGCTRL_X0Y30| No   |   64 |  0.426     |  2.263      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|        ep0/core_clk |BUFGCTRL_X0Y31| No   |  188 |  0.670     |  2.261      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|     ltData0_not0001 | BUFGCTRL_X0Y7| No   |    8 |  0.048     |  2.157      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|     ltData1_not0001 | BUFGCTRL_X0Y5| No   |    8 |  0.044     |  2.146      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|     ltData2_not0001 |BUFGCTRL_X0Y27| No   |    8 |  0.067     |  2.125      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|     ltData3_not0001 | BUFGCTRL_X0Y4| No   |    8 |  0.072     |  2.171      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|     ltData4_not0001 | BUFGCTRL_X0Y3| No   |    8 |  0.054     |  2.172      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|     ltData5_not0001 |BUFGCTRL_X0Y18| No   |    8 |  0.072     |  2.128      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|     ltData6_not0001 |BUFGCTRL_X0Y19| No   |    8 |  0.048     |  2.156      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|     ltData7_not0001 |BUFGCTRL_X0Y20| No   |    8 |  0.079     |  2.142      |
+---------------------+--------------+------+------+------------+-------------+
|             axi_clk | BUFGCTRL_X0Y2| No   |  529 |  1.044     |  2.508      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/fetc |              |      |      |            |             |
|her_data_shifter_not |              |      |      |            |             |
|                0001 |BUFGCTRL_X0Y26| No   |   64 |  0.084     |  2.077      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/fetc |              |      |      |            |             |
|her_data_shifter_not |              |      |      |            |             |
|                0001 | BUFGCTRL_X0Y6| No   |   64 |  0.178     |  2.169      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|     ltData0_not0001 |BUFGCTRL_X0Y13| No   |    8 |  0.028     |  2.031      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|     ltData1_not0001 |BUFGCTRL_X0Y12| No   |    8 |  0.123     |  2.281      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|     ltData2_not0001 |BUFGCTRL_X0Y11| No   |    8 |  0.128     |  2.280      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|     ltData3_not0001 |BUFGCTRL_X0Y21| No   |    8 |  0.069     |  2.062      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|     ltData4_not0001 |BUFGCTRL_X0Y10| No   |    8 |  0.047     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|     ltData5_not0001 |BUFGCTRL_X0Y22| No   |    8 |  0.133     |  2.304      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|     ltData6_not0001 | BUFGCTRL_X0Y9| No   |    8 |  0.052     |  2.062      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|     ltData7_not0001 |BUFGCTRL_X0Y25| No   |    8 |  0.155     |  2.271      |
+---------------------+--------------+------+------+------------+-------------+
|axi_interconnect_0_M |              |      |      |            |             |
|          _WREADY<5> |BUFGCTRL_X0Y24| No   |    7 |  0.117     |  2.066      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
| ep0/REFCLK_OUT_bufg | BUFGCTRL_X0Y0| No   |    7 |  0.055     |  1.599      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|ep0/pcie_blk/gt_usrc |              |      |      |            |             |
|                  lk |BUFGCTRL_X0Y29| No   |   16 |  0.385     |  2.261      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/dpt_not0 |              |      |      |            |             |
|                 000 |         Local|      |  180 |  2.015     |  7.653      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/dpt_not0 |              |      |      |            |             |
|                 000 |         Local|      |  180 |  1.834     |  5.447      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/scn_ |              |      |      |            |             |
|    bvld_clt_not0001 |         Local|      |    2 |  0.159     |  3.538      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|ep0/pcie_blk/SIO/.pc |              |      |      |            |             |
|ie_gt_wrapper_i/icdr |              |      |      |            |             |
|            reset<0> |         Local|      |    1 |  0.000     |  0.821      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/scn_ |              |      |      |            |             |
|    bvld_clt_not0001 |         Local|      |    2 |  0.375     |  3.264      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|ltCo_writeCounter_FI |              |      |      |            |             |
|          FO_not0001 |         Local|      |    1 |  0.000     |  0.392      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/scn_ |              |      |      |            |             |
|    dvld_clt_not0001 |         Local|      |    1 |  0.000     |  0.387      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|ltCo_writeData_FIFO_ |              |      |      |            |             |
|             not0001 |         Local|      |    1 |  0.000     |  0.384      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/scn_ |              |      |      |            |             |
|    dvld_clt_not0001 |         Local|      |    1 |  0.000     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/last |              |      |      |            |             |
|      Packet_not0001 |         Local|      |    1 |  0.000     |  0.415      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/scn_ |              |      |      |            |             |
|     end_clt_not0001 |         Local|      |    1 |  0.000     |  0.571      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|ltCo_resultRead_BBFe |              |      |      |            |             |
|           x_not0001 |         Local|      |    1 |  0.000     |  0.412      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/resu |              |      |      |            |             |
|ltCo_writeData_FIFO_ |              |      |      |            |             |
|             not0001 |         Local|      |    1 |  0.000     |  0.424      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_0/hrav |              |      |      |            |             |
|framework_0/scn/scn_ |              |      |      |            |             |
|     end_clt_not0001 |         Local|      |    1 |  0.000     |  0.388      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/last |              |      |      |            |             |
|      Packet_not0001 |         Local|      |    1 |  0.000     |  0.388      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|ltCo_resultRead_BBFe |              |      |      |            |             |
|           x_not0001 |         Local|      |    1 |  0.000     |  0.377      |
+---------------------+--------------+------+------+------------+-------------+
|hravframework_1/hrav |              |      |      |            |             |
|framework_1/scn/resu |              |      |      |            |             |
|ltCo_writeCounter_FI |              |      |      |            |             |
|          FO_not0001 |         Local|      |    1 |  0.000     |  0.379      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 1230784 (Setup: 1230784, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -1.466ns|     7.716ns|    3611|     1225529
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.056ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.888ns|    10.888ns|       2|        1763
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.268ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |    -0.361ns|     4.361ns|      25|        3492
  ing_i_clkout0 = PERIOD TIMEGRP         "d | HOLD        |     0.043ns|            |       0|           0
  ma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_ | MINPERIOD   |     0.000ns|     4.000ns|       0|           0
  i_clkout0" TS_MGTCLK * 2.5         HIGH 5 |             |            |            |        |            
  0% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     0.030ns|     7.970ns|       0|           0
  ing_i_clkout1 = PERIOD TIMEGRP         "d | HOLD        |     0.050ns|            |       0|           0
  ma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_ | MINPERIOD   |     0.000ns|     8.000ns|       0|           0
  i_clkout1" TS_MGTCLK * 1.25         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.229ns|     0.530ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     1.007ns|     6.993ns|       0|           0
  ing_i_txsync_clkout = PERIOD TIMEGRP      | HOLD        |     0.157ns|            |       0|           0
      "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clo |             |            |            |        |            
  cking_i_txsync_clkout" TS_MGTCLK          |             |            |            |        |            
  * 1.25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 M | SETUP       |     7.451ns|     2.549ns|       0|           0
  Hz HIGH 50% | HOLD        |     0.574ns|            |       0|           0
                                            | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     5.862ns|     2.138ns|       0|           0
  ing_i_clkout2 = PERIOD TIMEGRP         "d | HOLD        |     0.836ns|            |       0|           0
  ma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_ |             |            |            |        |            
  i_clkout2" TS_MGTCLK * 1.25         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_0_path" TIG              | MAXDELAY    |         N/A|     4.619ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_1_path" TIG              | SETUP       |         N/A|     8.643ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_2_path" TIG              | SETUP       |         N/A|     9.992ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_3_path" TIG              | SETUP       |         N/A|     8.818ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     12.346ns|            0|         3613|            0|      4898648|
| TS_clock_generator_0_clock_gen|     10.000ns|     10.888ns|          N/A|            2|            0|        50753|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.250ns|      7.716ns|          N/A|         3611|            0|      4847895|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|      4.000ns|     10.902ns|            0|           25|          298|       202373|
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      4.000ns|      4.361ns|          N/A|           25|            0|        11558|            0|
| e_blk_clocking_i_clkout0      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      8.000ns|          N/A|            0|            0|       190041|            0|
| e_blk_clocking_i_clkout1      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      2.138ns|          N/A|            0|            0|           28|            0|
| e_blk_clocking_i_clkout2      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      6.993ns|          N/A|            0|            0|          746|            0|
| e_blk_clocking_i_txsync_clkout|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 15 mins 9 secs 
Total CPU time to PAR completion (all processors): 27 mins 33 secs 

Peak Memory Usage:  2530 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 3638 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 100 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
WARNING: verilog is not supported as a language.  Using usenglish.
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/:/media/dung/anhqvn/opt/Xilinx/13.
4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 100
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report, limited to 100 items per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 3638  Score: 1230784 (Setup/Max: 1230784, Hold: 0)

Constraints cover 5127923 paths, 0 nets, and 234345 connections

Design statistics:
   Minimum period:  10.888ns (Maximum frequency:  91.844MHz)


Analysis completed Mon Mar  2 00:07:02 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 29 secs 


xflow done!
touch __xps/system_routed
xilperl /media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
********************************************************************************
WARNING: 3 constraints not met.
********************************************************************************
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: verilog is not supported as a language.  Using usenglish.
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with
local file
</media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/media/dung/anhqvn/opt/Xilinx/13.4/ISE_DS/ISE/:/media/dung/anhqvn/opt/Xilinx/13.
4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Mon Mar  2 00:07:31 2015

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_0/hravframework_0/dpt_not0000 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_1/hravframework_1/dpt_not0000 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_0/hravframework_0/scn/scn_bvld_clt_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_1/hravframework_1/scn/scn_bvld_clt_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_0/hravframework_0/scn/resultCo_writeCounter_FIFO_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_0/hravframework_0/scn/scn_dvld_clt_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_1/hravframework_1/scn/resultCo_writeData_FIFO_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_1/hravframework_1/scn/scn_dvld_clt_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_0/hravframework_0/scn/lastPacket_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_1/hravframework_1/scn/scn_end_clt_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_0/hravframework_0/scn/resultCo_resultRead_BBFex_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_0/hravframework_0/scn/resultCo_writeData_FIFO_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_0/hravframework_0/scn/scn_end_clt_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_1/hravframework_1/scn/lastPacket_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_1/hravframework_1/scn/resultCo_resultRead_BBFex_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   hravframework_1/hravframework_1/scn/resultCo_writeCounter_FIFO_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/etc/system.filters
Done writing Tab View settings to:
	/media/dung/anhqvn/FPGA11/contrib-projects/pr_hrav_framework/hw/etc/system.gui
