{
  "module_name": "mt7629-resets.h",
  "hash_id": "4dd5bea078fdaa693bd8ecc9b7197059eb3330dc356bb28a101fdcad77835ec4",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/mt7629-resets.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT7629\n#define _DT_BINDINGS_RESET_CONTROLLER_MT7629\n\n \n#define MT7629_INFRA_EMI_MPU_RST\t\t0\n#define MT7629_INFRA_UART5_RST\t\t\t2\n#define MT7629_INFRA_CIRQ_EINT_RST\t\t3\n#define MT7629_INFRA_APXGPT_RST\t\t\t4\n#define MT7629_INFRA_SCPSYS_RST\t\t\t5\n#define MT7629_INFRA_KP_RST\t\t\t6\n#define MT7629_INFRA_SPI1_RST\t\t\t7\n#define MT7629_INFRA_SPI4_RST\t\t\t8\n#define MT7629_INFRA_SYSTIMER_RST\t\t9\n#define MT7629_INFRA_IRRX_RST\t\t\t10\n#define MT7629_INFRA_AO_BUS_RST\t\t\t16\n#define MT7629_INFRA_EMI_RST\t\t\t32\n#define MT7629_INFRA_APMIXED_RST\t\t35\n#define MT7629_INFRA_MIPI_RST\t\t\t36\n#define MT7629_INFRA_TRNG_RST\t\t\t37\n#define MT7629_INFRA_SYSCIRQ_RST\t\t38\n#define MT7629_INFRA_MIPI_CSI_RST\t\t39\n#define MT7629_INFRA_GCE_FAXI_RST\t\t40\n#define MT7629_INFRA_I2C_SRAM_RST\t\t41\n#define MT7629_INFRA_IOMMU_RST\t\t\t47\n\n \n#define MT7629_PERI_UART0_SW_RST\t\t0\n#define MT7629_PERI_UART1_SW_RST\t\t1\n#define MT7629_PERI_UART2_SW_RST\t\t2\n#define MT7629_PERI_BTIF_SW_RST\t\t\t6\n#define MT7629_PERI_PWN_SW_RST\t\t\t8\n#define MT7629_PERI_DMA_SW_RST\t\t\t11\n#define MT7629_PERI_NFI_SW_RST\t\t\t14\n#define MT7629_PERI_I2C0_SW_RST\t\t\t22\n#define MT7629_PERI_SPI0_SW_RST\t\t\t33\n#define MT7629_PERI_SPI1_SW_RST\t\t\t34\n#define MT7629_PERI_FLASHIF_SW_RST\t\t36\n\n \n#define MT7629_PCIE1_CORE_RST\t\t\t19\n#define MT7629_PCIE1_MMIO_RST\t\t\t20\n#define MT7629_PCIE1_HRST\t\t\t21\n#define MT7629_PCIE1_USER_RST\t\t\t22\n#define MT7629_PCIE1_PIPE_RST\t\t\t23\n#define MT7629_PCIE0_CORE_RST\t\t\t27\n#define MT7629_PCIE0_MMIO_RST\t\t\t28\n#define MT7629_PCIE0_HRST\t\t\t29\n#define MT7629_PCIE0_USER_RST\t\t\t30\n#define MT7629_PCIE0_PIPE_RST\t\t\t31\n\n \n#define MT7629_SSUSB_PHY_PWR_RST\t\t3\n#define MT7629_SSUSB_MAC_PWR_RST\t\t4\n\n \n#define MT7629_ETHSYS_SYS_RST\t\t\t0\n#define MT7629_ETHSYS_MCM_RST\t\t\t2\n#define MT7629_ETHSYS_HSDMA_RST\t\t\t5\n#define MT7629_ETHSYS_FE_RST\t\t\t6\n#define MT7629_ETHSYS_ESW_RST\t\t\t16\n#define MT7629_ETHSYS_GMAC_RST\t\t\t23\n#define MT7629_ETHSYS_EPHY_RST\t\t\t24\n#define MT7629_ETHSYS_CRYPTO_RST\t\t29\n#define MT7629_ETHSYS_PPE_RST\t\t\t31\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}