{"design__instance__count": 506, "design__instance__area": 4940.99, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 7.843726052669808e-05, "power__switching__total": 3.245248444727622e-05, "power__leakage__total": 4.993400359865063e-09, "power__total": 0.00011089473264291883, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.6147202920686, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.312085477405351, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.21306398914912394, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.2551617878099506, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.213064, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.255162, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.8548966221352496, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.549763805595946, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6361590878585007, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.23001312616719138, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.636159, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.230013, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.928542991000865, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.622056368467045, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.06822820279645204, "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.6569344143501215, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.068228, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.656934, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 133, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.9185232279202447, "clock__skew__worst_setup": -2.5738814030865753, "timing__hold__ws": 0.02786324028146819, "timing__setup__ws": 0.20874236263681972, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.027863, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 0.208742, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 108.465 119.185", "design__core__bbox": "5.52 10.88 102.58 106.08", "design__io": 19, "design__die__area": 12927.4, "design__core__area": 9240.11, "design__instance__count__stdcell": 635, "design__instance__area__stdcell": 5102.39, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.5522, "design__instance__utilization__stdcell": 0.5522, "design__rows": 35, "design__rows:unithd": 35, "design__sites": 7385, "design__sites:unithd": 7385, "design__instance__count__class:buffer": 9, "design__instance__area__class:buffer": 91.3376, "design__instance__count__class:inverter": 32, "design__instance__area__class:inverter": 125.12, "design__instance__count__class:sequential_cell": 136, "design__instance__area__class:sequential_cell": 3030.41, "design__instance__count__class:multi_input_combinational_cell": 152, "design__instance__area__class:multi_input_combinational_cell": 1042.25, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 17, "design__io__hpwl": 758010, "design__instance__count__class:timing_repair_buffer": 32, "design__instance__area__class:timing_repair_buffer": 287.776, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 4649.51, "design__violations": 0, "design__instance__count__class:clock_buffer": 1, "design__instance__area__class:clock_buffer": 3.7536, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 144, "design__instance__area__class:antenna_cell": 360.346, "route__net": 375, "route__net__special": 2, "route__drc_errors__iter:0": 83, "route__wirelength__iter:0": 5548, "route__drc_errors__iter:1": 6, "route__wirelength__iter:1": 5466, "route__drc_errors__iter:2": 7, "route__wirelength__iter:2": 5440, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 5439, "route__drc_errors": 0, "route__wirelength": 5439, "route__vias": 2483, "route__vias__singlecut": 2483, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 651.59, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.6010273560071226, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.2984027553959894, "timing__hold__ws__corner:min_tt_025C_1v80": 0.23088620557844897, "timing__setup__ws__corner:min_tt_025C_1v80": 1.2678880526565472, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.230886, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.267888, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.8329588365928187, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.527819358715179, "timing__hold__ws__corner:min_ss_100C_1v60": 0.659147977079223, "timing__setup__ws__corner:min_ss_100C_1v60": 0.25501579347808345, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.659148, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.255016, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.9185232279202447, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.61212786572163, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.0867246576877007, "timing__setup__ws__corner:min_ff_n40C_1v95": 1.6641857252182393, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.086725, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.664186, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.629670999830247, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.3270175334196568, "timing__hold__ws__corner:max_tt_025C_1v80": 0.17168120189195332, "timing__setup__ws__corner:max_tt_025C_1v80": 1.2439034598880296, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.171681, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.243904, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.8790097787336553, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.5738814030865753, "timing__hold__ws__corner:max_ss_100C_1v60": 0.5900176625385983, "timing__setup__ws__corner:max_ss_100C_1v60": 0.20874236263681972, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.590018, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.208742, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.9417964452656148, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.6352292205379275, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.02786324028146819, "timing__setup__ws__corner:max_ff_n40C_1v95": 1.6513217927126957, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.027863, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.651322, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79998, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.90061e-05, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 2.74722e-05, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 2.72448e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 2.74722e-05, "design_powergrid__voltage__worst": 2.74722e-05, "design_powergrid__voltage__worst__net:vccd1": 1.79998, "design_powergrid__drop__worst": 2.74722e-05, "design_powergrid__drop__worst__net:vccd1": 1.90061e-05, "design_powergrid__voltage__worst__net:vssd1": 2.74722e-05, "design_powergrid__drop__worst__net:vssd1": 2.74722e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 2.77e-06, "ir__drop__worst": 1.9e-05, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}