

================================================================
== Vitis HLS Report for 'k3mm'
================================================================
* Date:           Fri Feb 21 05:28:23 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41619|    41619|  0.208 ms|  0.208 ms|  41620|  41620|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66   |k3mm_Pipeline_lprd_1_lprd_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        |grp_k3mm_Pipeline_lp1_lp2_fu_92         |k3mm_Pipeline_lp1_lp2        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k3mm_Pipeline_lp4_lp5_fu_99         |k3mm_Pipeline_lp4_lp5        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k3mm_Pipeline_lp7_lp8_fu_106        |k3mm_Pipeline_lp7_lp8        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113  |k3mm_Pipeline_lpwr_1_lpwr_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   160|    49628|    32513|    -|
|Memory               |        0|     -|        0|        0|   91|
|Multiplexer          |        -|     -|        -|     2555|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   160|    49641|    35070|   91|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     5|        5|        8|   28|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|        1|        2|    9|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U119     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U120     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U121     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U122     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U123     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U124     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U125     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U126     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U127     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U128     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U129     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U130     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U131     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U132     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U133     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U134     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U136      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U137      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U138      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U139      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U140      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U141      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U142      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U143      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |grp_k3mm_Pipeline_lp1_lp2_fu_92         |k3mm_Pipeline_lp1_lp2           |        0|   0|  12818|   7551|    0|
    |grp_k3mm_Pipeline_lp4_lp5_fu_99         |k3mm_Pipeline_lp4_lp5           |        0|  80|  18386|  12319|    0|
    |grp_k3mm_Pipeline_lp7_lp8_fu_106        |k3mm_Pipeline_lp7_lp8           |        0|   0|  12772|   7519|    0|
    |grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66   |k3mm_Pipeline_lprd_1_lprd_2     |        0|   0|     42|    178|    0|
    |grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113  |k3mm_Pipeline_lpwr_1_lpwr_2     |        0|   0|     42|    178|    0|
    +----------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                   |                                |        0| 160|  49628|  32513|    0|
    +----------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_B_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_C_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_D_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |tmp1_U        |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |tmp2_U        |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_E_out_U  |buff_E_out_RAM_AUTO_1R1W   |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                           |        0|  0|   0|   91| 28672|  224|     7|       917504|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  49|          9|    1|          9|
    |buff_A_address0      |  14|          3|   12|         36|
    |buff_A_ce0           |  14|          3|    1|          3|
    |buff_A_ce1           |   9|          2|    1|          2|
    |buff_A_ce10          |   9|          2|    1|          2|
    |buff_A_ce11          |   9|          2|    1|          2|
    |buff_A_ce12          |   9|          2|    1|          2|
    |buff_A_ce13          |   9|          2|    1|          2|
    |buff_A_ce14          |   9|          2|    1|          2|
    |buff_A_ce15          |   9|          2|    1|          2|
    |buff_A_ce2           |   9|          2|    1|          2|
    |buff_A_ce3           |   9|          2|    1|          2|
    |buff_A_ce4           |   9|          2|    1|          2|
    |buff_A_ce5           |   9|          2|    1|          2|
    |buff_A_ce6           |   9|          2|    1|          2|
    |buff_A_ce7           |   9|          2|    1|          2|
    |buff_A_ce8           |   9|          2|    1|          2|
    |buff_A_ce9           |   9|          2|    1|          2|
    |buff_A_we0           |   9|          2|    1|          2|
    |buff_B_address0      |  14|          3|   12|         36|
    |buff_B_ce0           |  14|          3|    1|          3|
    |buff_B_ce1           |   9|          2|    1|          2|
    |buff_B_ce10          |   9|          2|    1|          2|
    |buff_B_ce11          |   9|          2|    1|          2|
    |buff_B_ce12          |   9|          2|    1|          2|
    |buff_B_ce13          |   9|          2|    1|          2|
    |buff_B_ce14          |   9|          2|    1|          2|
    |buff_B_ce15          |   9|          2|    1|          2|
    |buff_B_ce2           |   9|          2|    1|          2|
    |buff_B_ce3           |   9|          2|    1|          2|
    |buff_B_ce4           |   9|          2|    1|          2|
    |buff_B_ce5           |   9|          2|    1|          2|
    |buff_B_ce6           |   9|          2|    1|          2|
    |buff_B_ce7           |   9|          2|    1|          2|
    |buff_B_ce8           |   9|          2|    1|          2|
    |buff_B_ce9           |   9|          2|    1|          2|
    |buff_B_we0           |   9|          2|    1|          2|
    |buff_C_address0      |  14|          3|   12|         36|
    |buff_C_ce0           |  14|          3|    1|          3|
    |buff_C_ce1           |   9|          2|    1|          2|
    |buff_C_ce10          |   9|          2|    1|          2|
    |buff_C_ce11          |   9|          2|    1|          2|
    |buff_C_ce12          |   9|          2|    1|          2|
    |buff_C_ce13          |   9|          2|    1|          2|
    |buff_C_ce14          |   9|          2|    1|          2|
    |buff_C_ce15          |   9|          2|    1|          2|
    |buff_C_ce2           |   9|          2|    1|          2|
    |buff_C_ce3           |   9|          2|    1|          2|
    |buff_C_ce4           |   9|          2|    1|          2|
    |buff_C_ce5           |   9|          2|    1|          2|
    |buff_C_ce6           |   9|          2|    1|          2|
    |buff_C_ce7           |   9|          2|    1|          2|
    |buff_C_ce8           |   9|          2|    1|          2|
    |buff_C_ce9           |   9|          2|    1|          2|
    |buff_C_we0           |   9|          2|    1|          2|
    |buff_D_address0      |  14|          3|   12|         36|
    |buff_D_ce0           |  14|          3|    1|          3|
    |buff_D_ce1           |   9|          2|    1|          2|
    |buff_D_ce10          |   9|          2|    1|          2|
    |buff_D_ce11          |   9|          2|    1|          2|
    |buff_D_ce12          |   9|          2|    1|          2|
    |buff_D_ce13          |   9|          2|    1|          2|
    |buff_D_ce14          |   9|          2|    1|          2|
    |buff_D_ce15          |   9|          2|    1|          2|
    |buff_D_ce2           |   9|          2|    1|          2|
    |buff_D_ce3           |   9|          2|    1|          2|
    |buff_D_ce4           |   9|          2|    1|          2|
    |buff_D_ce5           |   9|          2|    1|          2|
    |buff_D_ce6           |   9|          2|    1|          2|
    |buff_D_ce7           |   9|          2|    1|          2|
    |buff_D_ce8           |   9|          2|    1|          2|
    |buff_D_ce9           |   9|          2|    1|          2|
    |buff_D_we0           |   9|          2|    1|          2|
    |buff_E_out_address0  |  20|          4|   12|         48|
    |buff_E_out_ce0       |  20|          4|    1|          4|
    |buff_E_out_d0        |  14|          3|   32|         96|
    |buff_E_out_we0       |  14|          3|    1|          3|
    |grp_fu_120_ce        |  14|          3|    1|          3|
    |grp_fu_120_p0        |  14|          3|   32|         96|
    |grp_fu_120_p1        |  14|          3|   32|         96|
    |grp_fu_124_ce        |  14|          3|    1|          3|
    |grp_fu_124_p0        |  14|          3|   32|         96|
    |grp_fu_124_p1        |  14|          3|   32|         96|
    |grp_fu_128_ce        |  14|          3|    1|          3|
    |grp_fu_128_p0        |  14|          3|   32|         96|
    |grp_fu_128_p1        |  14|          3|   32|         96|
    |grp_fu_132_ce        |  14|          3|    1|          3|
    |grp_fu_132_p0        |  14|          3|   32|         96|
    |grp_fu_132_p1        |  14|          3|   32|         96|
    |grp_fu_136_ce        |  14|          3|    1|          3|
    |grp_fu_136_p0        |  14|          3|   32|         96|
    |grp_fu_136_p1        |  14|          3|   32|         96|
    |grp_fu_140_ce        |  14|          3|    1|          3|
    |grp_fu_140_p0        |  14|          3|   32|         96|
    |grp_fu_140_p1        |  14|          3|   32|         96|
    |grp_fu_144_ce        |  14|          3|    1|          3|
    |grp_fu_144_p0        |  14|          3|   32|         96|
    |grp_fu_144_p1        |  14|          3|   32|         96|
    |grp_fu_148_ce        |  14|          3|    1|          3|
    |grp_fu_148_p0        |  14|          3|   32|         96|
    |grp_fu_148_p1        |  14|          3|   32|         96|
    |grp_fu_152_ce        |  14|          3|    1|          3|
    |grp_fu_152_p0        |  14|          3|   32|         96|
    |grp_fu_152_p1        |  14|          3|   32|         96|
    |grp_fu_156_ce        |  14|          3|    1|          3|
    |grp_fu_156_p0        |  14|          3|   32|         96|
    |grp_fu_156_p1        |  14|          3|   32|         96|
    |grp_fu_160_ce        |  14|          3|    1|          3|
    |grp_fu_160_p0        |  14|          3|   32|         96|
    |grp_fu_160_p1        |  14|          3|   32|         96|
    |grp_fu_164_ce        |  14|          3|    1|          3|
    |grp_fu_164_p0        |  14|          3|   32|         96|
    |grp_fu_164_p1        |  14|          3|   32|         96|
    |grp_fu_168_ce        |  14|          3|    1|          3|
    |grp_fu_168_p0        |  14|          3|   32|         96|
    |grp_fu_168_p1        |  14|          3|   32|         96|
    |grp_fu_172_ce        |  14|          3|    1|          3|
    |grp_fu_172_p0        |  14|          3|   32|         96|
    |grp_fu_172_p1        |  14|          3|   32|         96|
    |grp_fu_176_ce        |  14|          3|    1|          3|
    |grp_fu_176_p0        |  14|          3|   32|         96|
    |grp_fu_176_p1        |  14|          3|   32|         96|
    |grp_fu_180_ce        |  14|          3|    1|          3|
    |grp_fu_180_p0        |  14|          3|   32|         96|
    |grp_fu_180_p1        |  14|          3|   32|         96|
    |grp_fu_184_ce        |  14|          3|    1|          3|
    |grp_fu_184_p0        |  14|          3|   32|         96|
    |grp_fu_184_p1        |  14|          3|   32|         96|
    |grp_fu_188_ce        |  14|          3|    1|          3|
    |grp_fu_188_p0        |  14|          3|   32|         96|
    |grp_fu_188_p1        |  14|          3|   32|         96|
    |grp_fu_192_ce        |  14|          3|    1|          3|
    |grp_fu_192_p0        |  14|          3|   32|         96|
    |grp_fu_192_p1        |  14|          3|   32|         96|
    |grp_fu_196_ce        |  14|          3|    1|          3|
    |grp_fu_196_p0        |  14|          3|   32|         96|
    |grp_fu_196_p1        |  14|          3|   32|         96|
    |grp_fu_200_ce        |  14|          3|    1|          3|
    |grp_fu_200_p0        |  14|          3|   32|         96|
    |grp_fu_200_p1        |  14|          3|   32|         96|
    |grp_fu_204_ce        |  14|          3|    1|          3|
    |grp_fu_204_p0        |  14|          3|   32|         96|
    |grp_fu_204_p1        |  14|          3|   32|         96|
    |grp_fu_208_ce        |  14|          3|    1|          3|
    |grp_fu_208_p0        |  14|          3|   32|         96|
    |grp_fu_208_p1        |  14|          3|   32|         96|
    |grp_fu_212_ce        |  14|          3|    1|          3|
    |grp_fu_212_p0        |  14|          3|   32|         96|
    |grp_fu_212_p1        |  14|          3|   32|         96|
    |grp_fu_216_ce        |  14|          3|    1|          3|
    |grp_fu_216_p0        |  14|          3|   32|         96|
    |grp_fu_216_p1        |  14|          3|   32|         96|
    |grp_fu_220_ce        |  14|          3|    1|          3|
    |grp_fu_220_p0        |  14|          3|   32|         96|
    |grp_fu_220_p1        |  14|          3|   32|         96|
    |grp_fu_224_ce        |  14|          3|    1|          3|
    |grp_fu_224_p0        |  14|          3|   32|         96|
    |grp_fu_224_p1        |  14|          3|   32|         96|
    |grp_fu_228_ce        |  14|          3|    1|          3|
    |grp_fu_228_p0        |  14|          3|   32|         96|
    |grp_fu_228_p1        |  14|          3|   32|         96|
    |grp_fu_232_ce        |  14|          3|    1|          3|
    |grp_fu_232_p0        |  14|          3|   32|         96|
    |grp_fu_232_p1        |  14|          3|   32|         96|
    |grp_fu_236_ce        |  14|          3|    1|          3|
    |grp_fu_236_p0        |  14|          3|   32|         96|
    |grp_fu_236_p1        |  14|          3|   32|         96|
    |grp_fu_240_ce        |  14|          3|    1|          3|
    |grp_fu_240_p0        |  14|          3|   32|         96|
    |grp_fu_240_p1        |  14|          3|   32|         96|
    |grp_fu_244_ce        |  14|          3|    1|          3|
    |grp_fu_244_p0        |  14|          3|   32|         96|
    |grp_fu_244_p1        |  14|          3|   32|         96|
    |tmp1_address0        |  20|          4|   12|         48|
    |tmp1_ce0             |  20|          4|    1|          4|
    |tmp1_ce1             |   9|          2|    1|          2|
    |tmp1_ce10            |   9|          2|    1|          2|
    |tmp1_ce11            |   9|          2|    1|          2|
    |tmp1_ce12            |   9|          2|    1|          2|
    |tmp1_ce13            |   9|          2|    1|          2|
    |tmp1_ce14            |   9|          2|    1|          2|
    |tmp1_ce15            |   9|          2|    1|          2|
    |tmp1_ce2             |   9|          2|    1|          2|
    |tmp1_ce3             |   9|          2|    1|          2|
    |tmp1_ce4             |   9|          2|    1|          2|
    |tmp1_ce5             |   9|          2|    1|          2|
    |tmp1_ce6             |   9|          2|    1|          2|
    |tmp1_ce7             |   9|          2|    1|          2|
    |tmp1_ce8             |   9|          2|    1|          2|
    |tmp1_ce9             |   9|          2|    1|          2|
    |tmp1_d0              |  14|          3|   32|         96|
    |tmp1_we0             |  14|          3|    1|          3|
    |tmp2_address0        |  20|          4|   12|         48|
    |tmp2_ce0             |  20|          4|    1|          4|
    |tmp2_ce1             |   9|          2|    1|          2|
    |tmp2_ce10            |   9|          2|    1|          2|
    |tmp2_ce11            |   9|          2|    1|          2|
    |tmp2_ce12            |   9|          2|    1|          2|
    |tmp2_ce13            |   9|          2|    1|          2|
    |tmp2_ce14            |   9|          2|    1|          2|
    |tmp2_ce15            |   9|          2|    1|          2|
    |tmp2_ce2             |   9|          2|    1|          2|
    |tmp2_ce3             |   9|          2|    1|          2|
    |tmp2_ce4             |   9|          2|    1|          2|
    |tmp2_ce5             |   9|          2|    1|          2|
    |tmp2_ce6             |   9|          2|    1|          2|
    |tmp2_ce7             |   9|          2|    1|          2|
    |tmp2_ce8             |   9|          2|    1|          2|
    |tmp2_ce9             |   9|          2|    1|          2|
    |tmp2_d0              |  14|          3|   32|         96|
    |tmp2_we0             |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |2555|        551| 2365|       7046|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  8|   0|    8|          0|
    |grp_k3mm_Pipeline_lp1_lp2_fu_92_ap_start_reg         |  1|   0|    1|          0|
    |grp_k3mm_Pipeline_lp4_lp5_fu_99_ap_start_reg         |  1|   0|    1|          0|
    |grp_k3mm_Pipeline_lp7_lp8_fu_106_ap_start_reg        |  1|   0|    1|          0|
    |grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66_ap_start_reg   |  1|   0|    1|          0|
    |grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 13|   0|   13|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          k3mm|  return value|
|A_address0      |  out|   12|   ap_memory|             A|         array|
|A_ce0           |  out|    1|   ap_memory|             A|         array|
|A_q0            |   in|   32|   ap_memory|             A|         array|
|B_address0      |  out|   12|   ap_memory|             B|         array|
|B_ce0           |  out|    1|   ap_memory|             B|         array|
|B_q0            |   in|   32|   ap_memory|             B|         array|
|C_address0      |  out|   12|   ap_memory|             C|         array|
|C_ce0           |  out|    1|   ap_memory|             C|         array|
|C_q0            |   in|   32|   ap_memory|             C|         array|
|D_address0      |  out|   12|   ap_memory|             D|         array|
|D_ce0           |  out|    1|   ap_memory|             D|         array|
|D_q0            |   in|   32|   ap_memory|             D|         array|
|E_out_address0  |  out|   12|   ap_memory|         E_out|         array|
|E_out_ce0       |  out|    1|   ap_memory|         E_out|         array|
|E_out_we0       |  out|    1|   ap_memory|         E_out|         array|
|E_out_d0        |  out|   32|   ap_memory|         E_out|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 9 [1/1] (1.64ns)   --->   "%buff_A = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:12]   --->   Operation 9 'alloca' 'buff_A' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 10 [1/1] (1.64ns)   --->   "%buff_B = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:13]   --->   Operation 10 'alloca' 'buff_B' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 11 [1/1] (1.64ns)   --->   "%buff_C = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:14]   --->   Operation 11 'alloca' 'buff_C' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 12 [1/1] (1.64ns)   --->   "%buff_D = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:15]   --->   Operation 12 'alloca' 'buff_D' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (1.64ns)   --->   "%buff_E_out = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:16]   --->   Operation 13 'alloca' 'buff_E_out' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%tmp1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:17]   --->   Operation 14 'alloca' 'tmp1' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 15 [1/1] (1.64ns)   --->   "%tmp2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:18]   --->   Operation 15 'alloca' 'tmp2' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %D, i32 %buff_A, i32 %buff_B, i32 %buff_C, i32 %buff_D, i32 %buff_E_out, i32 %tmp1, i32 %tmp2"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %D, i32 %buff_A, i32 %buff_B, i32 %buff_C, i32 %buff_D, i32 %buff_E_out, i32 %tmp1, i32 %tmp2"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_B, i32 %tmp1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp4_lp5, i32 %buff_C, i32 %buff_D, i32 %tmp2"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_B, i32 %tmp1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp4_lp5, i32 %buff_C, i32 %buff_D, i32 %tmp2"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp7_lp8, i32 %tmp1, i32 %buff_E_out, i32 %tmp2"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp7_lp8, i32 %tmp1, i32 %buff_E_out, i32 %tmp2"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lpwr_1_lpwr_2, i32 %E_out, i32 %buff_E_out"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:8]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %E_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %E_out"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lpwr_1_lpwr_2, i32 %E_out, i32 %buff_E_out"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:61]   --->   Operation 37 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ E_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff_A            (alloca       ) [ 001110000]
buff_B            (alloca       ) [ 001110000]
buff_C            (alloca       ) [ 001110000]
buff_D            (alloca       ) [ 001110000]
buff_E_out        (alloca       ) [ 001111111]
tmp1              (alloca       ) [ 001111100]
tmp2              (alloca       ) [ 001111100]
call_ln0          (call         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
spectopmodule_ln8 (spectopmodule) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
call_ln0          (call         ) [ 000000000]
ret_ln61          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="D">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="E_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lprd_1_lprd_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lp1_lp2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lp4_lp5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lp7_lp8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lpwr_1_lpwr_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="buff_A_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="buff_B_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_B/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="buff_C_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="buff_D_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_D/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="buff_E_out_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_E_out/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp1_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp2_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="0"/>
<pin id="73" dir="0" index="6" bw="32" slack="0"/>
<pin id="74" dir="0" index="7" bw="32" slack="0"/>
<pin id="75" dir="0" index="8" bw="32" slack="0"/>
<pin id="76" dir="0" index="9" bw="32" slack="0"/>
<pin id="77" dir="0" index="10" bw="32" slack="0"/>
<pin id="78" dir="0" index="11" bw="32" slack="0"/>
<pin id="79" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_k3mm_Pipeline_lp1_lp2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_k3mm_Pipeline_lp4_lp5_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_k3mm_Pipeline_lp7_lp8_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 add_1/12 add_2/17 add_3/22 add2/7 add2_1/12 add2_2/17 add2_3/22 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_4/27 add_5/32 add_6/37 add_7/42 add2_4/27 add2_5/32 add2_6/37 add2_7/42 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_8/47 add_9/52 add_s/57 add_10/62 add2_8/47 add2_9/52 add2_s/57 add2_10/62 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_11/67 add_12/72 add_13/77 add_14/82 add2_11/67 add2_12/72 add2_13/77 add2_14/82 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_15/87 add_16/92 add_17/97 add_18/102 add2_15/87 add2_16/92 add2_17/97 add2_18/102 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_19/107 add_20/112 add_21/117 add_22/122 add2_19/107 add2_20/112 add2_21/117 add2_22/122 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_23/127 add_24/132 add_25/137 add_26/142 add2_23/127 add2_24/132 add2_25/137 add2_26/142 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_27/147 add_28/152 add_29/157 add_30/162 add2_27/147 add2_28/152 add2_29/157 add2_30/162 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_31/167 add_32/172 add_33/177 add_34/182 add2_31/167 add2_32/172 add2_33/177 add2_34/182 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_35/187 add_36/192 add_37/197 add_38/202 add2_35/187 add2_36/192 add2_37/197 add2_38/202 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_39/207 add_40/212 add_41/217 add_42/222 add2_39/207 add2_40/212 add2_41/217 add2_42/222 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_43/227 add_44/232 add_45/237 add_46/242 add2_43/227 add2_44/232 add2_45/237 add2_46/242 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_47/247 add_48/252 add_49/257 add_50/262 add2_47/247 add2_48/252 add2_49/257 add2_50/262 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_51/267 add_52/272 add_53/277 add_54/282 add2_51/267 add2_52/272 add2_53/277 add2_54/282 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_55/287 add_56/292 add_57/297 add_58/302 add2_55/287 add2_56/292 add2_57/297 add2_58/302 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_59/307 add_60/312 add_61/317 add_62/322 add2_59/307 add2_60/312 add2_61/317 add2_62/322 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_15/4 mul_31/5 mul_47/6 mul2/3 mul2_15/4 mul2_31/5 mul2_47/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/3 mul_16/4 mul_32/5 mul_48/6 mul2_1/3 mul2_16/4 mul2_32/5 mul2_48/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/3 mul_17/4 mul_33/5 mul_49/6 mul2_2/3 mul2_17/4 mul2_33/5 mul2_49/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/3 mul_18/4 mul_34/5 mul_50/6 mul2_3/3 mul2_18/4 mul2_34/5 mul2_50/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4/3 mul_19/4 mul_35/5 mul_51/6 mul2_4/3 mul2_19/4 mul2_35/5 mul2_51/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/3 mul_20/4 mul_36/5 mul_52/6 mul2_5/3 mul2_20/4 mul2_36/5 mul2_52/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/3 mul_21/4 mul_37/5 mul_53/6 mul2_6/3 mul2_21/4 mul2_37/5 mul2_53/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7/3 mul_22/4 mul_38/5 mul_54/6 mul2_7/3 mul2_22/4 mul2_38/5 mul2_54/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8/3 mul_23/4 mul_39/5 mul_55/6 mul2_8/3 mul2_23/4 mul2_39/5 mul2_55/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9/3 mul_24/4 mul_40/5 mul_56/6 mul2_9/3 mul2_24/4 mul2_40/5 mul2_56/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_s/3 mul_25/4 mul_41/5 mul_57/6 mul2_s/3 mul2_25/4 mul2_41/5 mul2_57/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_10/3 mul_26/4 mul_42/5 mul_58/6 mul2_10/3 mul2_26/4 mul2_42/5 mul2_58/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_11/3 mul_27/4 mul_43/5 mul_59/6 mul2_11/3 mul2_27/4 mul2_43/5 mul2_59/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_12/3 mul_28/4 mul_44/5 mul_60/6 mul2_12/3 mul2_28/4 mul2_44/5 mul2_60/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_13/3 mul_29/4 mul_45/5 mul_61/6 mul2_13/3 mul2_29/4 mul2_45/5 mul2_61/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_14/3 mul_30/4 mul_46/5 mul_62/6 mul2_14/3 mul2_30/4 mul2_46/5 mul2_62/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="85"><net_src comp="38" pin="1"/><net_sink comp="66" pin=5"/></net>

<net id="86"><net_src comp="42" pin="1"/><net_sink comp="66" pin=6"/></net>

<net id="87"><net_src comp="46" pin="1"/><net_sink comp="66" pin=7"/></net>

<net id="88"><net_src comp="50" pin="1"/><net_sink comp="66" pin=8"/></net>

<net id="89"><net_src comp="54" pin="1"/><net_sink comp="66" pin=9"/></net>

<net id="90"><net_src comp="58" pin="1"/><net_sink comp="66" pin=10"/></net>

<net id="91"><net_src comp="62" pin="1"/><net_sink comp="66" pin=11"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: E_out | {7 8 }
 - Input state : 
	Port: k3mm : A | {1 2 }
	Port: k3mm : B | {1 2 }
	Port: k3mm : C | {1 2 }
	Port: k3mm : D | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |  grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66 |    0    |  1.548  |   139   |   139   |
|          |     grp_k3mm_Pipeline_lp1_lp2_fu_92    |    80   | 66.6293 |  15577  |   8526  |
|   call   |     grp_k3mm_Pipeline_lp4_lp5_fu_99    |    80   | 66.6293 |  15577  |   8526  |
|          |    grp_k3mm_Pipeline_lp7_lp8_fu_106    |    80   | 66.6293 |  15595  |   8526  |
|          | grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113 |    0    |  0.387  |   103   |   112   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_120               |    2    |    0    |   205   |   220   |
|          |               grp_fu_124               |    2    |    0    |   205   |   220   |
|          |               grp_fu_128               |    2    |    0    |   205   |   220   |
|          |               grp_fu_132               |    2    |    0    |   205   |   220   |
|          |               grp_fu_136               |    2    |    0    |   205   |   220   |
|          |               grp_fu_140               |    2    |    0    |   205   |   220   |
|          |               grp_fu_144               |    2    |    0    |   205   |   220   |
|   fadd   |               grp_fu_148               |    2    |    0    |   205   |   220   |
|          |               grp_fu_152               |    2    |    0    |   205   |   220   |
|          |               grp_fu_156               |    2    |    0    |   205   |   220   |
|          |               grp_fu_160               |    2    |    0    |   205   |   220   |
|          |               grp_fu_164               |    2    |    0    |   205   |   220   |
|          |               grp_fu_168               |    2    |    0    |   205   |   220   |
|          |               grp_fu_172               |    2    |    0    |   205   |   220   |
|          |               grp_fu_176               |    2    |    0    |   205   |   220   |
|          |               grp_fu_180               |    2    |    0    |   205   |   220   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_184               |    3    |    0    |   143   |    78   |
|          |               grp_fu_188               |    3    |    0    |   143   |    78   |
|          |               grp_fu_192               |    3    |    0    |   143   |    78   |
|          |               grp_fu_196               |    3    |    0    |   143   |    78   |
|          |               grp_fu_200               |    3    |    0    |   143   |    78   |
|          |               grp_fu_204               |    3    |    0    |   143   |    78   |
|          |               grp_fu_208               |    3    |    0    |   143   |    78   |
|   fmul   |               grp_fu_212               |    3    |    0    |   143   |    78   |
|          |               grp_fu_216               |    3    |    0    |   143   |    78   |
|          |               grp_fu_220               |    3    |    0    |   143   |    78   |
|          |               grp_fu_224               |    3    |    0    |   143   |    78   |
|          |               grp_fu_228               |    3    |    0    |   143   |    78   |
|          |               grp_fu_232               |    3    |    0    |   143   |    78   |
|          |               grp_fu_236               |    3    |    0    |   143   |    78   |
|          |               grp_fu_240               |    3    |    0    |   143   |    78   |
|          |               grp_fu_244               |    3    |    0    |   143   |    78   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |   320   | 201.823 |  52559  |  30597  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|  buff_A  |    0   |    0   |    0   |   15   |
|  buff_B  |    0   |    0   |    0   |   15   |
|  buff_C  |    0   |    0   |    0   |   15   |
|  buff_D  |    0   |    0   |    0   |   15   |
|buff_E_out|    0   |    0   |    0   |    1   |
|   tmp1   |    0   |    0   |    0   |   15   |
|   tmp2   |    0   |    0   |    0   |   15   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |    0   |    0   |   91   |
+----------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   320  |   201  |  52559 |  30597 |    -   |
|   Memory  |    0   |    -   |    -   |    0   |    0   |   91   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   320  |   201  |  52559 |  30597 |   91   |
+-----------+--------+--------+--------+--------+--------+--------+
