Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 29 17:46:33 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    25          
TIMING-18  Warning           Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (8)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.860        0.000                      0                  522        0.154        0.000                      0                  522        3.750        0.000                       0                  1141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.860        0.000                      0                  522        0.154        0.000                      0                  522        3.750        0.000                       0                  1141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 red_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 2.687ns (29.456%)  route 6.435ns (70.544%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X28Y4          FDCE                                         r  red_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.456     5.576 r  red_reg/Q
                         net (fo=17, routed)          1.648     7.224    ram0/data_o11_in0__0_carry_0
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.348 r  ram0/data_o11_in0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.867    ram0/data_o11_in0__0_carry_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.414 r  ram0/data_o11_in0__0_carry/O[2]
                         net (fo=1, routed)           0.462     8.876    ram0/p_0_out__0[5]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.548     9.424 r  ram0/data_o11_in0__19_carry__0/O[0]
                         net (fo=87, routed)          0.930    10.354    ram0/RAM_reg_r5_461120_461183_9_11/ADDRB5
    SLICE_X10Y32         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    10.653 r  ram0/RAM_reg_r5_461120_461183_9_11/RAMB/O
                         net (fo=1, routed)           1.133    11.786    ram0/RAM_reg_r5_461120_461183_9_11_n_1
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124    11.910 r  ram0/data_o[10]_i_29/O
                         net (fo=1, routed)           0.433    12.343    ram0/data_o[10]_i_29_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.124    12.467 r  ram0/data_o[10]_i_17/O
                         net (fo=1, routed)           0.649    13.116    ram0/data_o[10]_i_17_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.240 r  ram0/data_o[10]_i_7/O
                         net (fo=2, routed)           0.661    13.901    ram0/data_o[10]_i_7_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.025 r  ram0/data_o[10]_i_3/O
                         net (fo=1, routed)           0.000    14.025    ram0/data_o[10]_i_3_n_0
    SLICE_X15Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.242 r  ram0/data_o_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.242    ram0/p_1_in[10]
    SLICE_X15Y20         FDRE                                         r  ram0/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.442    14.814    ram0/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  ram0/data_o_reg[10]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)        0.064    15.101    ram0/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 red_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 2.857ns (31.981%)  route 6.076ns (68.019%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X28Y4          FDCE                                         r  red_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.456     5.576 r  red_reg/Q
                         net (fo=17, routed)          1.648     7.224    ram0/data_o11_in0__0_carry_0
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.348 r  ram0/data_o11_in0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.867    ram0/data_o11_in0__0_carry_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.414 r  ram0/data_o11_in0__0_carry/O[2]
                         net (fo=1, routed)           0.462     8.876    ram0/p_0_out__0[5]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.548     9.424 r  ram0/data_o11_in0__19_carry__0/O[0]
                         net (fo=87, routed)          0.973    10.397    ram0/RAM_reg_r5_460928_460991_0_2/ADDRC5
    SLICE_X12Y27         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    10.696 r  ram0/RAM_reg_r5_460928_460991_0_2/RAMC/O
                         net (fo=1, routed)           0.959    11.654    ram0/RAM_reg_r5_460928_460991_0_2_n_2
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  ram0/data_o[2]_i_41/O
                         net (fo=1, routed)           0.151    11.930    ram0/data_o[2]_i_41_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.054 r  ram0/data_o[2]_i_32/O
                         net (fo=1, routed)           0.000    12.054    ram0/data_o[2]_i_32_n_0
    SLICE_X11Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    12.266 r  ram0/data_o_reg[2]_i_16/O
                         net (fo=1, routed)           0.436    12.702    ram0/data_o_reg[2]_i_16_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I2_O)        0.299    13.001 r  ram0/data_o[2]_i_5/O
                         net (fo=1, routed)           0.928    13.929    ram0/data_o[2]_i_5_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.053 r  ram0/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000    14.053    ram0/p_1_in[2]
    SLICE_X15Y16         FDRE                                         r  ram0/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.446    14.818    ram0/clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  ram0/data_o_reg[2]/C
                         clock pessimism              0.259    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)        0.029    15.070    ram0/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 2.502ns (28.210%)  route 6.367ns (71.790%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.557     5.109    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419     5.528 r  b_y_reg[2]/Q
                         net (fo=37, routed)          0.796     6.324    ram0/Q[2]
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.322     6.646 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.654     7.300    ram0/data_o4[5]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.348     7.648 r  ram0/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.648    ram0/data_o2__0[5]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.875 r  ram0/data_o1_inferred__1/i___1_carry__0/O[1]
                         net (fo=87, routed)          1.219     9.094    ram0/RAM_reg_r3_460992_461055_3_5/ADDRC5
    SLICE_X6Y3           RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303     9.397 r  ram0/RAM_reg_r3_460992_461055_3_5/RAMC/O
                         net (fo=1, routed)           0.919    10.316    ram0/RAM_reg_r3_460992_461055_3_5_n_2
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    10.440 r  ram0/data_o[5]_i_28/O
                         net (fo=1, routed)           0.000    10.440    ram0/data_o[5]_i_28_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I0_O)      0.212    10.652 r  ram0/data_o_reg[5]_i_16/O
                         net (fo=1, routed)           0.868    11.520    ram0/data_o_reg[5]_i_16_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I1_O)        0.299    11.819 r  ram0/data_o[5]_i_8/O
                         net (fo=2, routed)           0.885    12.705    ram0/data_o[5]_i_8_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.829 r  ram0/data_o[5]_i_4/O
                         net (fo=1, routed)           1.025    13.854    ram0/data_o[5]_i_4_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  ram0/data_o[5]_i_1/O
                         net (fo=1, routed)           0.000    13.978    ram0/p_1_in[5]
    SLICE_X15Y21         FDRE                                         r  ram0/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.441    14.813    ram0/clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  ram0/data_o_reg[5]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)        0.032    15.068    ram0/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 3.465ns (39.154%)  route 5.385ns (60.846%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.557     5.109    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419     5.528 r  b_y_reg[2]/Q
                         net (fo=37, routed)          0.796     6.324    ram0/Q[2]
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.322     6.646 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.704     7.350    ram0/data_o4[5]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.348     7.698 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.698    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.211 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    ram0/data_o12_in0_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.465 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.626     9.091    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.367     9.458 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.458    ram0/p_0_out__1[9]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 f  ram0/data_o12_in0__18_carry__1/CO[3]
                         net (fo=10, routed)          1.238    11.246    ram0/data_o12_in[12]
    SLICE_X13Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.370 f  ram0/data_o[3]_i_23/O
                         net (fo=2, routed)           0.632    12.002    ram0/data_o[3]_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.126 f  ram0/data_o[3]_i_10/O
                         net (fo=1, routed)           0.395    12.521    ram0/data_o[3]_i_10_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.118    12.639 r  ram0/data_o[3]_i_3/O
                         net (fo=1, routed)           0.993    13.632    ram0/data_o[3]_i_3_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I1_O)        0.326    13.958 r  ram0/data_o[3]_i_1/O
                         net (fo=1, routed)           0.000    13.958    ram0/p_1_in[3]
    SLICE_X15Y15         FDRE                                         r  ram0/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.447    14.819    ram0/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  ram0/data_o_reg[3]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X15Y15         FDRE (Setup_fdre_C_D)        0.029    15.071    ram0/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 3.353ns (37.645%)  route 5.554ns (62.355%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.557     5.109    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419     5.528 r  b_y_reg[2]/Q
                         net (fo=37, routed)          0.796     6.324    ram0/Q[2]
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.322     6.646 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.704     7.350    ram0/data_o4[5]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.348     7.698 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.698    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.211 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    ram0/data_o12_in0_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.465 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.626     9.091    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.367     9.458 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.458    ram0/p_0_out__1[9]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.038 f  ram0/data_o12_in0__18_carry__1/O[2]
                         net (fo=7, routed)           1.455    11.493    ram0/data_o12_in[11]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.302    11.795 r  ram0/data_o[11]_i_7/O
                         net (fo=5, routed)           1.540    13.335    ram0/data_o[11]_i_7_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I3_O)        0.124    13.459 r  ram0/data_o[11]_i_2/O
                         net (fo=1, routed)           0.433    13.892    ram0/data_o[11]_i_2_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124    14.016 r  ram0/data_o[11]_i_1/O
                         net (fo=1, routed)           0.000    14.016    ram0/p_1_in[11]
    SLICE_X5Y18          FDRE                                         r  ram0/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.510    14.882    ram0/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  ram0/data_o_reg[11]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)        0.029    15.134    ram0/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 3.497ns (39.866%)  route 5.275ns (60.134%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.557     5.109    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419     5.528 r  b_y_reg[2]/Q
                         net (fo=37, routed)          0.796     6.324    ram0/Q[2]
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.322     6.646 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.704     7.350    ram0/data_o4[5]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.348     7.698 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.698    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.211 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    ram0/data_o12_in0_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.465 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.626     9.091    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.367     9.458 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.458    ram0/p_0_out__1[9]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 f  ram0/data_o12_in0__18_carry__1/CO[3]
                         net (fo=10, routed)          1.270    11.278    ram0/data_o12_in[12]
    SLICE_X13Y22         LUT2 (Prop_lut2_I1_O)        0.150    11.428 r  ram0/data_o[11]_i_21/O
                         net (fo=4, routed)           1.147    12.575    ram0/data_o[11]_i_21_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.326    12.901 r  ram0/data_o[7]_i_7/O
                         net (fo=1, routed)           0.263    13.164    ram0/data_o[7]_i_7_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  ram0/data_o[7]_i_2/O
                         net (fo=1, routed)           0.469    13.757    ram0/data_o[7]_i_2_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.881 r  ram0/data_o[7]_i_1/O
                         net (fo=1, routed)           0.000    13.881    ram0/p_1_in[7]
    SLICE_X7Y21          FDRE                                         r  ram0/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.508    14.880    ram0/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  ram0/data_o_reg[7]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.029    15.132    ram0/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.881    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 red_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.644ns  (logic 2.470ns (28.576%)  route 6.174ns (71.424%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X28Y4          FDCE                                         r  red_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.456     5.576 r  red_reg/Q
                         net (fo=17, routed)          1.648     7.224    ram0/data_o11_in0__0_carry_0
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.348 r  ram0/data_o11_in0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.867    ram0/data_o11_in0__0_carry_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.414 r  ram0/data_o11_in0__0_carry/O[2]
                         net (fo=1, routed)           0.462     8.876    ram0/p_0_out__0[5]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.548     9.424 r  ram0/data_o11_in0__19_carry__0/O[0]
                         net (fo=87, routed)          0.981    10.405    ram0/RAM_reg_r5_460928_460991_0_2/ADDRB5
    SLICE_X12Y27         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    10.704 r  ram0/RAM_reg_r5_460928_460991_0_2/RAMB/O
                         net (fo=1, routed)           0.825    11.529    ram0/RAM_reg_r5_460928_460991_0_2_n_1
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.653 r  ram0/data_o[1]_i_28/O
                         net (fo=1, routed)           0.810    12.463    ram0/data_o[1]_i_28_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.587 r  ram0/data_o[1]_i_11/O
                         net (fo=1, routed)           0.433    13.020    ram0/data_o[1]_i_11_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.124    13.144 r  ram0/data_o[1]_i_4/O
                         net (fo=1, routed)           0.496    13.639    ram0/data_o[1]_i_4_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.763 r  ram0/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.763    ram0/p_1_in[1]
    SLICE_X15Y20         FDRE                                         r  ram0/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.442    14.814    ram0/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  ram0/data_o_reg[1]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)        0.031    15.068    ram0/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 3.353ns (38.559%)  route 5.343ns (61.441%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.557     5.109    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419     5.528 r  b_y_reg[2]/Q
                         net (fo=37, routed)          0.796     6.324    ram0/Q[2]
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.322     6.646 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.704     7.350    ram0/data_o4[5]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.348     7.698 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.698    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.211 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    ram0/data_o12_in0_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.465 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.626     9.091    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.367     9.458 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.458    ram0/p_0_out__1[9]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.038 f  ram0/data_o12_in0__18_carry__1/O[2]
                         net (fo=7, routed)           1.455    11.493    ram0/data_o12_in[11]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.302    11.795 r  ram0/data_o[11]_i_7/O
                         net (fo=5, routed)           1.318    13.113    ram0/data_o[11]_i_7_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124    13.237 r  ram0/data_o[8]_i_2/O
                         net (fo=1, routed)           0.444    13.681    ram0/data_o[8]_i_2_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124    13.805 r  ram0/data_o[8]_i_1/O
                         net (fo=1, routed)           0.000    13.805    ram0/p_1_in[8]
    SLICE_X4Y18          FDRE                                         r  ram0/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.510    14.882    ram0/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  ram0/data_o_reg[8]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.029    15.134    ram0/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 3.353ns (38.882%)  route 5.270ns (61.118%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.557     5.109    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419     5.528 r  b_y_reg[2]/Q
                         net (fo=37, routed)          0.796     6.324    ram0/Q[2]
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.322     6.646 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.704     7.350    ram0/data_o4[5]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.348     7.698 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.698    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.211 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    ram0/data_o12_in0_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.465 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.626     9.091    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.367     9.458 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.458    ram0/p_0_out__1[9]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.038 f  ram0/data_o12_in0__18_carry__1/O[2]
                         net (fo=7, routed)           1.455    11.493    ram0/data_o12_in[11]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.302    11.795 r  ram0/data_o[11]_i_7/O
                         net (fo=5, routed)           1.216    13.011    ram0/data_o[11]_i_7_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.135 r  ram0/data_o[0]_i_2/O
                         net (fo=1, routed)           0.473    13.608    ram0/data_o[0]_i_2_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  ram0/data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.732    ram0/p_1_in[0]
    SLICE_X15Y16         FDRE                                         r  ram0/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.446    14.818    ram0/clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  ram0/data_o_reg[0]/C
                         clock pessimism              0.259    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)        0.031    15.072    ram0/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 3.353ns (38.942%)  route 5.257ns (61.058%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.557     5.109    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.419     5.528 r  b_y_reg[2]/Q
                         net (fo=37, routed)          0.796     6.324    ram0/Q[2]
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.322     6.646 r  ram0/data_o11_in0__0_carry_i_1/O
                         net (fo=14, routed)          0.704     7.350    ram0/data_o4[5]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.348     7.698 r  ram0/data_o12_in0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.698    ram0/data_o12_in0_carry__0_i_7_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.211 r  ram0/data_o12_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    ram0/data_o12_in0_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.465 f  ram0/data_o12_in0__18_carry__1_i_1/CO[0]
                         net (fo=3, routed)           0.626     9.091    ram0/data_o12_in0__18_carry__1_i_1_n_3
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.367     9.458 r  ram0/data_o12_in0__18_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.458    ram0/p_0_out__1[9]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.038 f  ram0/data_o12_in0__18_carry__1/O[2]
                         net (fo=7, routed)           1.455    11.493    ram0/data_o12_in[11]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.302    11.795 r  ram0/data_o[11]_i_7/O
                         net (fo=5, routed)           1.033    12.828    ram0/data_o[11]_i_7_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  ram0/data_o[9]_i_2/O
                         net (fo=1, routed)           0.643    13.595    ram0/data_o[9]_i_2_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.719 r  ram0/data_o[9]_i_1/O
                         net (fo=1, routed)           0.000    13.719    ram0/p_1_in[9]
    SLICE_X7Y20          FDRE                                         r  ram0/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        1.509    14.881    ram0/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  ram0/data_o_reg[9]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X7Y20          FDRE (Setup_fdre_C_D)        0.029    15.133    ram0/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                  1.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.588     1.501    ram0/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  ram0/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ram0/data_o_reg[8]/Q
                         net (fo=1, routed)           0.119     1.761    data_out[8]
    SLICE_X3Y19          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.858     2.016    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.070     1.607    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[3][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.381%)  route 0.128ns (47.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.591     1.504    clk_IBUF_BUFG
    SLICE_X4Y13          FDPE                                         r  snake_pos_x_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  snake_pos_x_reg[3][1]/Q
                         net (fo=2, routed)           0.128     1.774    snake_pos_x_reg[3][1]
    SLICE_X3Y13          FDCE                                         r  snake_pos_x_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.863     2.021    clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  snake_pos_x_reg[4][1]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.070     1.612    snake_pos_x_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 snake_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_appear_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  snake_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  snake_length_reg[2]/Q
                         net (fo=7, routed)           0.096     1.744    snake_length_reg[2]
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  snake_appear[7]_i_1/O
                         net (fo=1, routed)           0.000     1.789    snake_appear[7]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  snake_appear_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.862     2.020    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  snake_appear_reg[7]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.092     1.611    snake_appear_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[2][5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[3][5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.591     1.504    clk_IBUF_BUFG
    SLICE_X5Y13          FDPE                                         r  snake_pos_y_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  snake_pos_y_reg[2][5]/Q
                         net (fo=2, routed)           0.123     1.768    snake_pos_y_reg[2][5]
    SLICE_X5Y14          FDPE                                         r  snake_pos_y_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.861     2.019    clk_IBUF_BUFG
    SLICE_X5Y14          FDPE                                         r  snake_pos_y_reg[3][5]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X5Y14          FDPE (Hold_fdpe_C_D)         0.070     1.589    snake_pos_y_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.591     1.504    clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  snake_pos_y_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  snake_pos_y_reg[3][1]/Q
                         net (fo=2, routed)           0.119     1.764    snake_pos_y_reg[3][1]
    SLICE_X7Y14          FDCE                                         r  snake_pos_y_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.861     2.019    clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  snake_pos_y_reg[4][1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X7Y14          FDCE (Hold_fdce_C_D)         0.072     1.576    snake_pos_y_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[4][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.896%)  route 0.126ns (47.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.591     1.504    clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  snake_pos_x_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  snake_pos_x_reg[3][3]/Q
                         net (fo=2, routed)           0.126     1.771    snake_pos_x_reg[3][3]
    SLICE_X4Y14          FDPE                                         r  snake_pos_x_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.861     2.019    clk_IBUF_BUFG
    SLICE_X4Y14          FDPE                                         r  snake_pos_x_reg[4][3]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X4Y14          FDPE (Hold_fdpe_C_D)         0.072     1.576    snake_pos_x_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.588     1.501    ram0/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  ram0/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ram0/data_o_reg[11]/Q
                         net (fo=1, routed)           0.169     1.811    data_out[11]
    SLICE_X3Y18          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.859     2.017    clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.070     1.608    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.722%)  route 0.137ns (49.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X4Y11          FDPE                                         r  snake_pos_x_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  snake_pos_x_reg[1][0]/Q
                         net (fo=11, routed)          0.137     1.784    snake_pos_x_reg[1][0]
    SLICE_X4Y11          FDCE                                         r  snake_pos_x_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.864     2.022    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  snake_pos_x_reg[2][0]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070     1.576    snake_pos_x_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.564     1.477    ram0/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  ram0/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ram0/data_o_reg[3]/Q
                         net (fo=1, routed)           0.153     1.772    data_out[3]
    SLICE_X13Y15         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.832     1.990    clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X13Y15         FDRE (Hold_fdre_C_D)         0.070     1.561    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 snake_length_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_appear_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  snake_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  snake_length_reg[0]/Q
                         net (fo=9, routed)           0.131     1.778    snake_length_reg[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  snake_appear[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    snake_appear[5]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  snake_appear_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1140, routed)        0.862     2.020    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  snake_appear_reg[5]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.091     1.610    snake_appear_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y17     b_x_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y17     b_x_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y16    b_x_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y14    b_x_reg[0]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y14     b_x_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y14     b_x_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y13     b_x_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y22    b_y_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y21     b_y_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y12    ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y12    ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y16    ram0/RAM_reg_r1_460800_460863_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y12    ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y12    ram0/RAM_reg_r1_460800_460863_3_5/RAMA/CLK



