<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab2_top.twx lab2_top.ncd -o lab2_top.twr lab2_top.pcf -ucf
zedboard_master_UCF_RevC_v2.ucf

</twCmdLine><twDesign>lab2_top.ncd</twDesign><twDesignPath>lab2_top.ncd</twDesignPath><twPCF>lab2_top.pcf</twPCF><twPcfPath>lab2_top.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRELIMINARY 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>917194</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>485</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>10.494</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point x_dff/q_9 (SLICE_X98Y50.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.055</twSlack><twSrc BELType="FF">hdmi/xpos_9</twSrc><twDest BELType="FF">x_dff/q_9</twDest><twTotPathDel>0.794</twTotPathDel><twClkSkew dest = "2.772" src = "2.969">0.197</twClkSkew><twDelConst>1.112</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.121" fPhaseErr="0.105" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.176</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi/xpos_9</twSrc><twDest BELType='FF'>x_dff/q_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="38.888">hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X99Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmi/xpos&lt;10&gt;</twComp><twBEL>hdmi/xpos_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y50.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>hdmi/xpos&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>x_dff/q&lt;10&gt;</twComp><twBEL>x_dff/q_9</twBEL></twPathDel><twLogDel>0.362</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>0.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point x_dff/q_8 (SLICE_X98Y50.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">hdmi/xpos_8</twSrc><twDest BELType="FF">x_dff/q_8</twDest><twTotPathDel>0.673</twTotPathDel><twClkSkew dest = "2.772" src = "2.969">0.197</twClkSkew><twDelConst>1.112</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.121" fPhaseErr="0.105" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.176</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi/xpos_8</twSrc><twDest BELType='FF'>x_dff/q_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="38.888">hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X99Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmi/xpos&lt;10&gt;</twComp><twBEL>hdmi/xpos_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hdmi/xpos&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>x_dff/q&lt;10&gt;</twComp><twBEL>x_dff/q_8</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.322</twRouteDel><twTotDel>0.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point x_dff/q_10 (SLICE_X98Y50.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="FF">hdmi/xpos_10</twSrc><twDest BELType="FF">x_dff/q_10</twDest><twTotPathDel>0.672</twTotPathDel><twClkSkew dest = "2.772" src = "2.969">0.197</twClkSkew><twDelConst>1.112</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.121" fPhaseErr="0.105" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.176</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi/xpos_10</twSrc><twDest BELType='FF'>x_dff/q_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="38.888">hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X99Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmi/xpos&lt;10&gt;</twComp><twBEL>hdmi/xpos_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y50.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>hdmi/xpos&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>x_dff/q&lt;10&gt;</twComp><twBEL>x_dff/q_10</twBEL></twPathDel><twLogDel>0.348</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpa_vga/char_color_reg/q_4 (SLICE_X100Y53.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">x_dff/q_1</twSrc><twDest BELType="FF">fpa_vga/char_color_reg/q_4</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.879" src = "0.611">-0.268</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>x_dff/q_1</twSrc><twDest BELType='FF'>fpa_vga/char_color_reg/q_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X96Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>x_dff/q&lt;3&gt;</twComp><twBEL>x_dff/q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y53.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>x_dff/q&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>fpa_vga/char_color_reg/q&lt;5&gt;</twComp><twBEL>fpa_vga/char_color&lt;4&gt;1</twBEL><twBEL>fpa_vga/char_color_reg/q_4</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpa_vga_tcgrom/Mram_data (RAMB18_X5Y20.ADDRARDADDR3), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">y_dff/q_3</twSrc><twDest BELType="RAM">fpa_vga_tcgrom/Mram_data</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.916" src = "0.611">-0.305</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>y_dff/q_3</twSrc><twDest BELType='RAM'>fpa_vga_tcgrom/Mram_data</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X94Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>y_dff/q&lt;3&gt;</twComp><twBEL>y_dff/q_3</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y20.ADDRARDADDR3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>y_dff/q&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y20.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>fpa_vga_tcgrom/Mram_data</twComp><twBEL>fpa_vga_tcgrom/Mram_data</twBEL></twPathDel><twLogDel>-0.019</twLogDel><twRouteDel>0.360</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>-5.6</twPctLog><twPctRoute>105.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpa_vga/char_color_reg/q_0 (SLICE_X101Y53.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">y_dff/q_0</twSrc><twDest BELType="FF">fpa_vga/char_color_reg/q_0</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew dest = "0.879" src = "0.611">-0.268</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>y_dff/q_0</twSrc><twDest BELType='FF'>fpa_vga/char_color_reg/q_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X94Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>y_dff/q&lt;3&gt;</twComp><twBEL>y_dff/q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>y_dff/q&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>fpa_vga/char_color_reg/q&lt;1&gt;</twComp><twBEL>fpa_vga/char_color&lt;0&gt;1</twBEL><twBEL>fpa_vga/char_color_reg/q_0</twBEL></twPathDel><twLogDel>0.118</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="4.307" period="5.556" constraintValue="5.556" deviceLimit="1.249" freqLimit="800.641" physResource="hdmi/PLLE2_BASE_inst/CLKOUT1" logResource="hdmi/PLLE2_BASE_inst/CLKOUT1" locationPin="PLLE2_ADV_X0Y0.CLKOUT1" clockNet="hdmi/clk_vgax2"/><twPinLimit anchorID="20" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="hdmi/PLLE2_BASE_inst/CLKIN1" logResource="hdmi/PLLE2_BASE_inst/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_IBUF"/><twPinLimit anchorID="21" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="hdmi/PLLE2_BASE_inst/CLKIN1" logResource="hdmi/PLLE2_BASE_inst/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_hdmi_clk = PERIOD TIMEGRP &quot;hdmi_clk&quot; TS_clk_100 HIGH 50%;</twConstName><twItemCnt>4061</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>765</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.260</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi/Inst_i2c_sender/reg_value_8 (SLICE_X53Y27.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.740</twSlack><twSrc BELType="FF">hdmi/Inst_i2c_sender/address_5</twSrc><twDest BELType="FF">hdmi/Inst_i2c_sender/reg_value_8</twDest><twTotPathDel>7.330</twTotPathDel><twClkSkew dest = "1.386" src = "1.239">-0.147</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi/Inst_i2c_sender/address_5</twSrc><twDest BELType='FF'>hdmi/Inst_i2c_sender/reg_value_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X49Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;5&gt;</twComp><twBEL>hdmi/Inst_i2c_sender/address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.922</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>hdmi/Inst_i2c_sender/reg_value&lt;11&gt;</twComp><twBEL>hdmi/Inst_i2c_sender_Mram_reg_value_pairs81</twBEL><twBEL>hdmi/Inst_i2c_sender/reg_value_8</twBEL></twPathDel><twLogDel>0.408</twLogDel><twRouteDel>6.922</twRouteDel><twTotDel>7.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">hdmi/clk</twDestClk><twPctLog>5.6</twPctLog><twPctRoute>94.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi/Inst_i2c_sender/reg_value_11 (SLICE_X53Y27.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.801</twSlack><twSrc BELType="FF">hdmi/Inst_i2c_sender/address_5</twSrc><twDest BELType="FF">hdmi/Inst_i2c_sender/reg_value_11</twDest><twTotPathDel>5.269</twTotPathDel><twClkSkew dest = "1.386" src = "1.239">-0.147</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi/Inst_i2c_sender/address_5</twSrc><twDest BELType='FF'>hdmi/Inst_i2c_sender/reg_value_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X49Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;5&gt;</twComp><twBEL>hdmi/Inst_i2c_sender/address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.864</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>hdmi/Inst_i2c_sender/reg_value&lt;11&gt;</twComp><twBEL>hdmi/Inst_i2c_sender_Mram_reg_value_pairs1111</twBEL><twBEL>hdmi/Inst_i2c_sender/reg_value_11</twBEL></twPathDel><twLogDel>0.405</twLogDel><twRouteDel>4.864</twRouteDel><twTotDel>5.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">hdmi/clk</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi/Inst_i2c_sender/reg_value_10 (SLICE_X53Y27.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.804</twSlack><twSrc BELType="FF">hdmi/Inst_i2c_sender/address_5</twSrc><twDest BELType="FF">hdmi/Inst_i2c_sender/reg_value_10</twDest><twTotPathDel>5.266</twTotPathDel><twClkSkew dest = "1.386" src = "1.239">-0.147</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi/Inst_i2c_sender/address_5</twSrc><twDest BELType='FF'>hdmi/Inst_i2c_sender/reg_value_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X49Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;5&gt;</twComp><twBEL>hdmi/Inst_i2c_sender/address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">4.860</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>hdmi/Inst_i2c_sender/reg_value&lt;11&gt;</twComp><twBEL>hdmi/Inst_i2c_sender_Mram_reg_value_pairs101</twBEL><twBEL>hdmi/Inst_i2c_sender/reg_value_10</twBEL></twPathDel><twLogDel>0.406</twLogDel><twRouteDel>4.860</twRouteDel><twTotDel>5.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">hdmi/clk</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hdmi_clk = PERIOD TIMEGRP &quot;hdmi_clk&quot; TS_clk_100 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi/Inst_i2c_sender/reg_value_15 (SLICE_X52Y27.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">hdmi/Inst_i2c_sender/address_2</twSrc><twDest BELType="FF">hdmi/Inst_i2c_sender/reg_value_15</twDest><twTotPathDel>0.518</twTotPathDel><twClkSkew dest = "0.994" src = "0.485">-0.509</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi/Inst_i2c_sender/address_2</twSrc><twDest BELType='FF'>hdmi/Inst_i2c_sender/reg_value_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X49Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;3&gt;</twComp><twBEL>hdmi/Inst_i2c_sender/address_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.424</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>hdmi/Inst_i2c_sender/reg_value&lt;15&gt;</twComp><twBEL>hdmi/Inst_i2c_sender_Mram_reg_value_pairs151</twBEL><twBEL>hdmi/Inst_i2c_sender/reg_value_15</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">hdmi/clk</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi/Inst_i2c_sender/reg_value_13 (SLICE_X52Y27.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">hdmi/Inst_i2c_sender/address_4</twSrc><twDest BELType="FF">hdmi/Inst_i2c_sender/reg_value_13</twDest><twTotPathDel>0.535</twTotPathDel><twClkSkew dest = "0.994" src = "0.486">-0.508</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi/Inst_i2c_sender/address_4</twSrc><twDest BELType='FF'>hdmi/Inst_i2c_sender/reg_value_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X49Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;5&gt;</twComp><twBEL>hdmi/Inst_i2c_sender/address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.441</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>hdmi/Inst_i2c_sender/reg_value&lt;15&gt;</twComp><twBEL>hdmi/Inst_i2c_sender_Mram_reg_value_pairs131</twBEL><twBEL>hdmi/Inst_i2c_sender/reg_value_13</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.441</twRouteDel><twTotDel>0.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">hdmi/clk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi/Inst_i2c_sender/reg_value_9 (SLICE_X53Y27.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">hdmi/Inst_i2c_sender/address_4</twSrc><twDest BELType="FF">hdmi/Inst_i2c_sender/reg_value_9</twDest><twTotPathDel>0.535</twTotPathDel><twClkSkew dest = "0.994" src = "0.486">-0.508</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi/Inst_i2c_sender/address_4</twSrc><twDest BELType='FF'>hdmi/Inst_i2c_sender/reg_value_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X49Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;5&gt;</twComp><twBEL>hdmi/Inst_i2c_sender/address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.441</twDelInfo><twComp>hdmi/Inst_i2c_sender/address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>hdmi/Inst_i2c_sender/reg_value&lt;11&gt;</twComp><twBEL>hdmi/Inst_i2c_sender_Mram_reg_value_pairs91</twBEL><twBEL>hdmi/Inst_i2c_sender/reg_value_9</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.441</twRouteDel><twTotDel>0.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">hdmi/clk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmi_clk = PERIOD TIMEGRP &quot;hdmi_clk&quot; TS_clk_100 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="hdmi/Inst_i2c_sender/address&lt;3&gt;/CLK" logResource="hdmi/Inst_i2c_sender/address_0/CK" locationPin="SLICE_X49Y28.CLK" clockNet="hdmi/clk"/><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="hdmi/Inst_i2c_sender/address&lt;3&gt;/CLK" logResource="hdmi/Inst_i2c_sender/address_0/CK" locationPin="SLICE_X49Y28.CLK" clockNet="hdmi/clk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="hdmi/Inst_i2c_sender/address&lt;3&gt;/CLK" logResource="hdmi/Inst_i2c_sender/address_0/CK" locationPin="SLICE_X49Y28.CLK" clockNet="hdmi/clk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_hdmi_clk_vgax2 = PERIOD TIMEGRP &quot;hdmi_clk_vgax2&quot; TS_clk_100 / 1.8 HIGH 50%;</twConstName><twItemCnt>1135</twItemCnt><twErrCntSetup>22</twErrCntSetup><twErrCntEndPt>22</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>222</twEndPtCnt><twPathErrCnt>22</twPathErrCnt><twMinPer>8.535</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point hdmi/hdmi_d_8 (SLICE_X101Y23.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.596</twSlack><twSrc BELType="FF">converted_8</twSrc><twDest BELType="FF">hdmi/hdmi_d_8</twDest><twTotPathDel>1.081</twTotPathDel><twClkSkew dest = "2.626" src = "3.076">0.450</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.121" fPhaseErr="0.105" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.176</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>converted_8</twSrc><twDest BELType='FF'>hdmi/hdmi_d_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y22.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>converted&lt;15&gt;</twComp><twBEL>converted_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>converted&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>hdmi/hdmi_d&lt;11&gt;</twComp><twBEL>hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT71</twBEL><twBEL>hdmi/hdmi_d_8</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.583</twRouteDel><twTotDel>1.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">hdmi/clk_vgax2</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point hdmi/hdmi_d_9 (SLICE_X101Y23.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.475</twSlack><twSrc BELType="FF">converted_1</twSrc><twDest BELType="FF">hdmi/hdmi_d_9</twDest><twTotPathDel>0.961</twTotPathDel><twClkSkew dest = "2.626" src = "3.075">0.449</twClkSkew><twDelConst>1.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.121" fPhaseErr="0.105" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.176</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>converted_1</twSrc><twDest BELType='FF'>hdmi/hdmi_d_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X95Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>converted&lt;7&gt;</twComp><twBEL>converted_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>converted&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>hdmi/hdmi_d&lt;11&gt;</twComp><twBEL>hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT81</twBEL><twBEL>hdmi/hdmi_d_9</twBEL></twPathDel><twLogDel>0.406</twLogDel><twRouteDel>0.555</twRouteDel><twTotDel>0.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">hdmi/clk_vgax2</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point hdmi/hdmi_d_9 (SLICE_X101Y23.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.431</twSlack><twSrc BELType="FF">converted_9</twSrc><twDest BELType="FF">hdmi/hdmi_d_9</twDest><twTotPathDel>0.916</twTotPathDel><twClkSkew dest = "2.626" src = "3.076">0.450</twClkSkew><twDelConst>1.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.121" fPhaseErr="0.105" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.176</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>converted_9</twSrc><twDest BELType='FF'>hdmi/hdmi_d_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X93Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>converted&lt;15&gt;</twComp><twBEL>converted_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>converted&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>hdmi/hdmi_d&lt;11&gt;</twComp><twBEL>hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT81</twBEL><twBEL>hdmi/hdmi_d_9</twBEL></twPathDel><twLogDel>0.406</twLogDel><twRouteDel>0.510</twRouteDel><twTotDel>0.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">hdmi/clk_vgax2</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP &quot;hdmi_clk_vgax2&quot; TS_clk_100 / 1.8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi/ypos_7 (SLICE_X98Y48.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.189</twSlack><twSrc BELType="FF">hdmi/vcounter_7</twSrc><twDest BELType="FF">hdmi/ypos_7</twDest><twTotPathDel>0.226</twTotPathDel><twClkSkew dest = "0.358" src = "0.321">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi/vcounter_7</twSrc><twDest BELType='FF'>hdmi/ypos_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X97Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>hdmi/vcounter&lt;7&gt;</twComp><twBEL>hdmi/vcounter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>hdmi/vcounter&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.063</twDelInfo><twComp>hdmi/ypos&lt;7&gt;</twComp><twBEL>hdmi/ypos_7</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmi/clk_vgax2</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi/vsync (SLICE_X97Y45.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">hdmi/vcounter_2</twSrc><twDest BELType="FF">hdmi/vsync</twDest><twTotPathDel>0.219</twTotPathDel><twClkSkew dest = "0.087" src = "0.071">-0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi/vcounter_2</twSrc><twDest BELType='FF'>hdmi/vsync</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X97Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>hdmi/vcounter&lt;3&gt;</twComp><twBEL>hdmi/vcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>hdmi/vcounter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>hdmi/vsync</twComp><twBEL>hdmi/vsync_rstpot</twBEL><twBEL>hdmi/vsync</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmi/clk_vgax2</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi/ypos_5 (SLICE_X98Y48.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="FF">hdmi/vcounter_5</twSrc><twDest BELType="FF">hdmi/ypos_5</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.358" src = "0.321">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi/vcounter_5</twSrc><twDest BELType='FF'>hdmi/ypos_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X97Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>hdmi/vcounter&lt;7&gt;</twComp><twBEL>hdmi/vcounter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>hdmi/vcounter&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.052</twDelInfo><twComp>hdmi/ypos&lt;7&gt;</twComp><twBEL>hdmi/ypos_5</twBEL></twPathDel><twLogDel>0.089</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmi/clk_vgax2</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP &quot;hdmi_clk_vgax2&quot; TS_clk_100 / 1.8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tockper" slack="4.292" period="5.555" constraintValue="5.555" deviceLimit="1.263" freqLimit="791.766" physResource="hdmi_clock_OBUF/CLK" logResource="hdmi/ODDR_inst/CK" locationPin="OLOGIC_X1Y23.CLK" clockNet="hdmi/clk_vgax2"/><twPinLimit anchorID="54" type="MINLOWPULSE" name="Tcl" slack="4.555" period="5.555" constraintValue="2.777" deviceLimit="0.500" physResource="hdmi/hcounter&lt;3&gt;/CLK" logResource="hdmi/hcounter_0/CK" locationPin="SLICE_X96Y44.CLK" clockNet="hdmi/clk_vgax2"/><twPinLimit anchorID="55" type="MINHIGHPULSE" name="Tch" slack="4.555" period="5.555" constraintValue="2.777" deviceLimit="0.500" physResource="hdmi/hcounter&lt;3&gt;/CLK" logResource="hdmi/hcounter_0/CK" locationPin="SLICE_X96Y44.CLK" clockNet="hdmi/clk_vgax2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="56"><twConstRollup name="TS_clk_100" fullName="TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="10.494" actualRollup="15.363" errors="1" errorRollup="22" items="917194" itemsRollup="5196"/><twConstRollup name="TS_hdmi_clk" fullName="TS_hdmi_clk = PERIOD TIMEGRP &quot;hdmi_clk&quot; TS_clk_100 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.260" actualRollup="N/A" errors="0" errorRollup="0" items="4061" itemsRollup="0"/><twConstRollup name="TS_hdmi_clk_vgax2" fullName="TS_hdmi_clk_vgax2 = PERIOD TIMEGRP &quot;hdmi_clk_vgax2&quot; TS_clk_100 / 1.8 HIGH 50%;" type="child" depth="1" requirement="5.556" prefType="period" actual="8.535" actualRollup="N/A" errors="22" errorRollup="0" items="1135" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="57">2</twUnmetConstCnt><twDataSheet anchorID="58" twNameLen="15"><twClk2SUList anchorID="59" twDestWidth="7"><twDest>clk_100</twDest><twClk2SU><twSrc>clk_100</twSrc><twRiseRise>8.269</twRiseRise><twRiseFall>2.048</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="60"><twErrCnt>23</twErrCnt><twScore>6383</twScore><twSetupScore>6383</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>922390</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2100</twConnCnt></twConstCov><twStats anchorID="61"><twMinPer>10.494</twMinPer><twFootnote number="1" /><twMaxFreq>95.293</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jan 30 17:57:41 2019 </twTimestamp></twFoot><twClientInfo anchorID="62"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 392 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
