// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2024 Rockchip Electronics Co., Ltd.
 *
 */

&route_dsi {
	status = "okay";
	connect = <&vp0_out_dsi>;
};

&video_phy {
	status = "okay";
};

&dsi_in_vp0 {
	status = "okay";
};

&dsi {
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

	dsi_panel: panel@0 {
		status = "okay";
		compatible = "simple-panel-dsi";
		reg = <0>;
		backlight = <&backlight_lvds_mipi>;
		reset-gpios = <&gpio3 RK_PB5 GPIO_ACTIVE_LOW>;

		enable-delay-ms = <35>;
		prepare-delay-ms = <6>;
 		reset-delay-ms = <0>;
 		init-delay-ms = <20>;
 		unprepare-delay-ms = <0>;
 		disable-delay-ms = <20>;

 		size,width = <74>;
 		size,height = <133>;
 		dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
					MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
 		dsi,format = <MIPI_DSI_FMT_RGB888>;
 		dsi,lanes  = <4>;

 		panel-init-sequence = [
 			23 00 02 27 AA
 			23 00 02 48 02
 			23 00 02 B6 20
 			23 00 02 01 20
 			23 00 02 02 00
 			23 00 02 03 53
 			23 00 02 04 48
 			23 00 02 05 18
 			23 00 02 06 18
 			23 00 02 07 00
 			23 00 02 08 0C
 			23 00 02 09 02
 			23 00 02 0A 0A
 			23 00 02 0B 82
 			23 00 02 0C 22
 			23 00 02 0D 01
 			23 00 02 0E 80
 			23 00 02 0F 20
 			23 00 02 10 20
 			23 00 02 11 03
 			23 00 02 12 1B
 			23 00 02 13 03
 			23 00 02 14 01
 			23 00 02 15 23
 			23 00 02 16 40
 			23 00 02 17 00
 			23 00 02 18 01
 			23 00 02 19 23
 			23 00 02 1A 40
 			23 00 02 1B 00
 			23 00 02 1E 46
 			23 00 02 51 30
 			23 00 02 1F 10
 			23 00 02 2A 01
 			//如下为SSR展频,不加可能点不亮
 			23 00 02 6A 08
 			23 00 02 6C 9E
 			23 00 02 6D 07
 			23 00 02 6E 00
 			23 00 02 6F 8A
 			23 00 02 70 19
 			23 64 02 71 00
 		];

 		disp_timings0: display-timings {
 			native-mode = <&dsi_timing0>;
 			dsi_timing0: timing0 {
 				clock-frequency = <60000000>;
 				hactive = <800>;
 				vactive = <1280>;
 				hsync-len = <24>;
 				hback-porch = <24>;
 				hfront-porch = <72>;
 				vsync-len = <2>;
 				vback-porch = <10>;
 				vfront-porch = <12>;
 				hsync-active = <0>;
 				vsync-active = <0>;
 				de-active = <0>;
 				pixelclk-active = <0>;
 			};
 		};

 		ports {
 			#address-cells = <1>;
 			#size-cells = <0>;
 			port@0 {
 				reg = <0>;
 				panel_in_dsi: endpoint {
 					remote-endpoint = <&dsi_out_panel>;
 				};
 			};
 		};
	};

	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@1 {
			reg = <1>;
			dsi_out_panel: endpoint {
				remote-endpoint = <&panel_in_dsi>;
			};
		};
	};
};
