-makelib xcelium_lib/xil_defaultlib \
  "../../../../UART.srcs/sources_1/ip/Clk_Division_0/sim/Clk_Division.v" \
  "../../../../UART.srcs/sources_1/ip/Clk_Division_0/sim/Clk_Division_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

