-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-021                                 
-- Generated date:              Wed May 04 17:20:52 +0100 2016                      

Solution Settings: RAM_BLOCK.v1
  Current state: schedule
  Project: 2Bit_RAM_60x80
  
  Design Input Files Specified
    $PROJECT_HOME/src/60x80RAM.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process         Real Operation(s) count Latency Throughput Reset Length II Comments 
    --------------- ----------------------- ------- ---------- ------------ -- --------
    /RAM_BLOCK/core                      15       2          3         9601  0          
    Design Total:                        15       2          3         9601  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /RAM_BLOCK/core          
    
  I/O Data Ranges
    Port           Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------- ---- -------- --------- --------- ------- -------- --------
    row:rsc.z      IN   Unsigned         5                                     
    col:rsc.z      IN   Unsigned         6                                     
    data_in:rsc.z  IN   Unsigned         2                                     
    write:rsc.z    IN   Unsigned         1                                     
    clk            IN   Unsigned         1                                     
    rst            IN   Unsigned         1                                     
    data_out:rsc.z OUT  Unsigned         2                                     
    
  Memory Resources
    Resource Name: /RAM_BLOCK/row:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 5
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable       Indices Phys Memory Address     
      -------------- ------- -----------------------
      /RAM_BLOCK/row     0:4 00000000-00000000 (0-0) 
      
    Resource Name: /RAM_BLOCK/col:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 6
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable       Indices Phys Memory Address     
      -------------- ------- -----------------------
      /RAM_BLOCK/col     0:5 00000000-00000000 (0-0) 
      
    Resource Name: /RAM_BLOCK/data_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 2
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /RAM_BLOCK/data_in     0:1 00000000-00000000 (0-0) 
      
    Resource Name: /RAM_BLOCK/write:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /RAM_BLOCK/write     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /RAM_BLOCK/data_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 2
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /RAM_BLOCK/data_out     0:1 00000000-00000000 (0-0) 
      
    Resource Name: /RAM_BLOCK/core/data:rsc
      Memory Component: singleport                   Size:         4800 x 2
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable             Indices Phys Memory Address        
      -------------------- ------- --------------------------
      /RAM_BLOCK/core/data     0:1 000012bf-00000000 (4799-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process         Loop             Iterations C-Steps Total Cycles    Duration  Unroll Init     Comments 
    --------------- ---------------- ---------- ------- ------------- ----------- ------ ---- ------------
    /RAM_BLOCK/core core:rlp           Infinite       1         9604   192.08 us                           
    /RAM_BLOCK/core   data:vinit           4800       2        (9600) (192.00 us)             reset action 
    /RAM_BLOCK/core   main             Infinite       3            3    60.00 ns                           
    
  Loop Execution Profile
    Process         Loop             Total Cycles % of Overall Design Cycles Throughput Cycles     Comments 
    --------------- ---------------- ------------ -------------------------- ----------------- ------------
    /RAM_BLOCK/core core:rlp                   1                        0.01                3               
    /RAM_BLOCK/core   data:vinit           (9600)                       0.00            (9600) reset action 
    /RAM_BLOCK/core   main                     3                        0.03                3               
    
  End of Report
