// Seed: 1843420915
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1;
  case (id_1)
    id_1: begin : LABEL_0
      always @(negedge 1) $display(1);
    end
    id_1 & id_1: begin : LABEL_0
      wire id_2 = id_1;
      assign id_2 = 1;
    end
    -id_1: wire id_3, id_4, id_5;
  endcase
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
