gpasm-2.0.0_beta2 (Nov  6 2017)_divuint.asm       2017-12-7  13:58:36          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 28 2017) (MINGW32)
                      00004 ; This file was generated Thu Dec 07 13:58:36 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divuint.c"
                      00009         list    p=3264
                      00010         radix dec
                      00011         include "3264.inc"
                      00001                 LIST
                      00002 ;mc32p64.inc    Standard Header File, Version 1.00 by Sinomcu
                      00374                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divuint
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divuint_0  udata
0000                  00038 r0x1001 res     1
0000                  00039 r0x1000 res     1
0001                  00040 r0x1003 res     1
0001                  00041 r0x1002 res     1
0002                  00042 r0x1004 res     1
0002                  00043 r0x1005 res     1
0003                  00044 r0x1006 res     1
0003                  00045 r0x1007 res     1
0004                  00046 r0x1009 res     1
                      00047 ;--------------------------------------------------------
                      00048 ; initialized data
                      00049 ;--------------------------------------------------------
                      00050 
                      00051 ;@Allocation info for local variables in function '_divuint'
                      00052 ;@_divuint b                         Allocated to registers r0x1003 r0x1002 ;size:2
                      00053 ;@_divuint a                         Allocated to registers r0x1001 r0x1000 ;size:2
                      00054 ;@_divuint result                    Allocated to registers r0x1004 r0x1005 ;size:2
                      00055 ;@_divuint mask                      Allocated to registers r0x1006 r0x1007 ;size:2
                      00056 ;@end Allocation info for local variables in function '_divuint';
                      00057 
                      00058 ;--------------------------------------------------------
                      00059 ; overlayable items in internal ram 
                      00060 ;--------------------------------------------------------
                      00061 ;       udata_ovr
                      00062 ;--------------------------------------------------------
                      00063 ; code
                      00064 ;--------------------------------------------------------
                      00065 code__divuint   code
                      00066 ;***
                      00067 ;  pBlock Stats: dbName = C
                      00068 ;***
                      00069 ;entry:  __divuint      ;Function start
                      00070 ; 2 exit points
                      00071 ;has an exit
                      00072 ;15 compiler assigned registers:
                      00073 ;   r0x1000
                      00074 ;   STK00
                      00075 ;   r0x1001
                      00076 ;   STK01
                      00077 ;   r0x1002
                      00078 ;   STK02
                      00079 ;   r0x1003
                      00080 ;   r0x1004
                      00081 ;   r0x1005
                      00082 ;   r0x1006
                      00083 ;   r0x1007
                      00084 ;   r0x1008
                      00085 ;   r0x1009
                      00086 ;   r0x100A
                      00087 ;   r0x100B
                      00088 ;; Starting pCode block
                      00089 ;;[ICODE] ../libsdcc/_divuint.c:30:  _entry($12) :
                      00090 ;;[ICODE] ../libsdcc/_divuint.c:30:     proc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0000                  00091 __divuint       ;Function start
                      00092 ; 2 exit points
                      00093 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00094 ;       .line   30; "../libsdcc/_divuint.c"     _divuint (unsigned int a, unsigned int b)
0000   5600           00095         MOVRA   r0x1000
0001   5800           00096         MOVAR   STK00
0002   5600           00097         MOVRA   r0x1001
                      00098 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0003   5800           00099         MOVAR   STK01
0004   5600           00100         MOVRA   r0x1002
0005   5800           00101         MOVAR   STK02
0006   5600           00102         MOVRA   r0x1003
                      00103 ;;[ICODE] ../libsdcc/_divuint.c:32:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] := 0x0 {unsigned-int literal}
                      00104 ;       .line   32; "../libsdcc/_divuint.c"     unsigned int result = 0;
0007   7600           00105         CLRR    r0x1004
0008   7600           00106         CLRR    r0x1005
                      00107 ;;[ICODE] ../libsdcc/_divuint.c:33:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] := 0x1 {unsigned-int literal}
                      00108 ;       .line   33; "../libsdcc/_divuint.c"     unsigned int mask = 0x01;
0009   3C01           00109         MOVAI   0x01
000A   5600           00110         MOVRA   r0x1006
000B   7600           00111         CLRR    r0x1007
                      00112 ;;[ICODE] ../libsdcc/_divuint.c:36:     if iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] != 0 goto _whilecontinue_0($3)
                      00113 ;       .line   36; "../libsdcc/_divuint.c"     if (!b) return (unsigned int)-1;
000C   5800           00114         MOVAR   r0x1003
000D   5C00           00115         ORAR    r0x1002
000E   E5B7           00116         JBSET   STATUS,2
000F   A000           00117         GOTO    _00107_DS_
                      00118 ;;[ICODE] ../libsdcc/_divuint.c:36:     ret 0xffff {unsigned-int literal}
0010   3CFF           00119         MOVAI   0xff
0011   5600           00120         MOVRA   STK00
0012   3CFF           00121         MOVAI   0xff
0013   A000           00122         GOTO    _00115_DS_
                      00123 ;;[ICODE] ../libsdcc/_divuint.c:40:  _whilecontinue_0($3) :
                      00124 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] = (unsigned-long-int register)iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
0014                  00125 _00107_DS_
                      00126 ;       .line   40; "../libsdcc/_divuint.c"     while (!(b & (1UL << (8*sizeof(unsigned int)-1)))) {
0014   5800           00127         MOVAR   r0x1003
                      00128 ;;1     MOVRA   r0x1008
0015   5800           00129         MOVAR   r0x1002
0016   5600           00130         MOVRA   r0x1009
                      00131 ;;1     CLRR    r0x100A
                      00132 ;;1     CLRR    r0x100B
                      00133 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] & 0x8000 {unsigned-long-int literal}
0017   FE00           00134         JBCLR   r0x1009,7
0018   A000           00135         GOTO    _00112_DS_
                      00136 ;;[ICODE] ../libsdcc/_divuint.c:40:     if iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00137 ;;[ICODE] ../libsdcc/_divuint.c:41:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] << 0x1 {const-unsigned-char literal}
                      00138 ;       .line   41; "../libsdcc/_divuint.c"     b <<= 1;
0019   D1B7           00139         BCLR    STATUS,0
001A   5200           00140         RLR     r0x1003
001B   5200           00141         RLR     r0x1002
                      00142 ;;[ICODE] ../libsdcc/_divuint.c:42:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00143 ;       .line   42; "../libsdcc/_divuint.c"     mask <<= 1;
001C   D1B7           00144         BCLR    STATUS,0
001D   5200           00145         RLR     r0x1006
001E   5200           00146         RLR     r0x1007
                      00147 ;;[ICODE] ../libsdcc/_divuint.c:42:      goto _whilecontinue_0($3)
001F   A000           00148         GOTO    _00107_DS_
                      00149 ;;[ICODE] ../libsdcc/_divuint.c:47:  _whilecontinue_1($8) :
                      00150 ;;[ICODE] ../libsdcc/_divuint.c:47:     if iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] == 0 goto _whilebreak_1($10)
0020                  00151 _00112_DS_
                      00152 ;       .line   47; "../libsdcc/_divuint.c"     while (mask) {
0020   5800           00153         MOVAR   r0x1006
0021   5C00           00154         ORAR    r0x1007
0022   F5B7           00155         JBCLR   STATUS,2
0023   A000           00156         GOTO    _00114_DS_
                      00157 ;;[ICODE] ../libsdcc/_divuint.c:48:     iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] < iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00158 ;       .line   48; "../libsdcc/_divuint.c"     if (a >= b) {
0024   5800           00159         MOVAR   r0x1002
0025   4800           00160         RSUBAR  r0x1000
0026   E5B7           00161         JBSET   STATUS,2
0027   A000           00162         GOTO    _00129_DS_
0028   5800           00163         MOVAR   r0x1003
0029   4800           00164         RSUBAR  r0x1001
002A                  00165 _00129_DS_
002A   E1B7           00166         JBSET   STATUS,0
002B   A000           00167         GOTO    _00111_DS_
                      00168 ;;genSkipc:3194: created from rifx:00D5608C
                      00169 ;;[ICODE] ../libsdcc/_divuint.c:48:     if iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00170 ;;[ICODE] ../libsdcc/_divuint.c:49:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] = iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] + iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ]
                      00171 ;       .line   49; "../libsdcc/_divuint.c"     result += mask;
002C   5800           00172         MOVAR   r0x1006
002D   7E00           00173         ADDRA   r0x1004
002E   5800           00174         MOVAR   r0x1007
002F   F1B7           00175         JBCLR   STATUS,0
0030   6000           00176         JZAR    r0x1007
0031   7E00           00177         ADDRA   r0x1005
                      00178 ;;[ICODE] ../libsdcc/_divuint.c:50:     iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] - iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00179 ;       .line   50; "../libsdcc/_divuint.c"     a -= b;
0032   5800           00180         MOVAR   r0x1003
0033   4A00           00181         RSUBRA  r0x1001
0034   5800           00182         MOVAR   r0x1002
0035   E1B7           00183         JBSET   STATUS,0
0036   6000           00184         JZAR    r0x1002
0037   4A00           00185         RSUBRA  r0x1000
                      00186 ;;[ICODE] ../libsdcc/_divuint.c:50:  _iffalse_1($7) :
                      00187 ;;[ICODE] ../libsdcc/_divuint.c:52:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] >> 0x1 {const-unsigned-char literal}
                      00188 ;;shiftRight_Left2ResultLit:5215: shCount=1, size=2, sign=0, same=1, offr=0
0038                  00189 _00111_DS_
                      00190 ;       .line   52; "../libsdcc/_divuint.c"     b >>= 1;
0038   D1B7           00191         BCLR    STATUS,0
0039   4E00           00192         RRR     r0x1002
003A   4E00           00193         RRR     r0x1003
                      00194 ;;[ICODE] ../libsdcc/_divuint.c:53:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00195 ;;shiftRight_Left2ResultLit:5215: shCount=1, size=2, sign=0, same=1, offr=0
                      00196 ;       .line   53; "../libsdcc/_divuint.c"     mask >>= 1;
003B   D1B7           00197         BCLR    STATUS,0
003C   4E00           00198         RRR     r0x1007
003D   4E00           00199         RRR     r0x1006
                      00200 ;;[ICODE] ../libsdcc/_divuint.c:53:      goto _whilecontinue_1($8)
003E   A000           00201         GOTO    _00112_DS_
                      00202 ;;[ICODE] ../libsdcc/_divuint.c:53:  _whilebreak_1($10) :
                      00203 ;;[ICODE] ../libsdcc/_divuint.c:56:     ret iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ]
003F                  00204 _00114_DS_
                      00205 ;       .line   56; "../libsdcc/_divuint.c"     return result;
003F   5800           00206         MOVAR   r0x1004
0040   5600           00207         MOVRA   STK00
0041   5800           00208         MOVAR   r0x1005
                      00209 ;;[ICODE] ../libsdcc/_divuint.c:56:  _return($11) :
                      00210 ;;[ICODE] ../libsdcc/_divuint.c:56:     eproc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0042                  00211 _00115_DS_
0042   000C           00212         RETURN  
                      00213 ; exit point of __divuint
                      00214 
                      00215 
                      00216 ;       code size estimation:
                      00217 ;          67+    0 =    67 instructions (  134 byte)
                      00218 
                      00219         end
gpasm-2.0.0_beta2 (Nov  6 2017)_divuint.asm       2017-12-7  13:58:36          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001EC
ADCR1                             000001ED
ADEOC                             00000001
ADIE                              00000006
ADIF                              00000006
ADIOS0                            00000000
ADIOS1                            00000001
ADIOS3                            00000003
ADIOS4                            00000004
ADIOS5                            00000005
ADIOS7                            00000007
ADOIS2                            00000002
ADOIS6                            00000006
ADON                              00000000
ADRH                              000001EE
ADRL                              000001EF
BUZ0OE                            00000005
BUZ1OE                            00000005
C                                 00000000
CLKS                              00000002
DC                                00000001
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
GIE                               00000007
HAAS                              00000006
HBB                               00000005
HCF                               00000007
HEN                               00000001
HFEN                              00000000
HIBYTE                            000001B3
HTX                               00000004
I2CADDR                           000001F1
I2CCR                             000001F0
I2CDATA                           000001F2
I2CIE                             00000005
I2CIF                             00000005
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INT0IE                            00000002
INT0IF                            00000002
INT1IE                            00000003
INT1IF                            00000003
INTE                              000001BA
INTF                              000001BB
IOP0                              000001C0
IOP1                              000001C4
IOP2                              000001C8
IOP3                              000001CC
LFEN                              00000001
MCR                               000001B8
OEP0                              000001C1
OEP1                              000001C5
OEP2                              000001C9
OEP3                              000001CD
OSCM                              000001BC
P00                               00000000
P00OE                             00000000
P00PU                             00000000
P01                               00000001
P01OE                             00000001
P01PU                             00000001
P02                               00000002
P02OE                             00000002
P02PU                             00000002
P03                               00000003
P03OE                             00000003
P03PU                             00000003
P04                               00000004
P04OE                             00000004
P04PU                             00000004
P05                               00000005
P05OE                             00000005
P05PU                             00000005
P06                               00000006
P06OE                             00000006
P07                               00000007
P07OE                             00000007
P10                               00000000
P10OE                             00000000
P10PU                             00000000
P11                               00000001
P11OE                             00000001
P11PU                             00000001
P12                               00000002
P12OE                             00000002
P12PU                             00000002
P13                               00000003
P13OE                             00000003
P13PU                             00000003
P14                               00000004
P14OE                             00000004
P14PU                             00000004
P15                               00000005
P15OE                             00000005
P15PU                             00000005
P16                               00000006
P16OE                             00000006
P16PU                             00000006
P17                               00000007
P17OE                             00000007
P17PU                             00000007
P20                               00000000
P20OE                             00000000
P20PU                             00000000
P21                               00000001
P21OE                             00000001
P21PU                             00000001
P22                               00000002
P22OE                             00000002
P22PU                             00000002
P23                               00000003
P23OE                             00000003
P23PU                             00000003
P24                               00000004
P24OE                             00000004
P24PU                             00000004
P25                               00000005
P25OE                             00000005
P25PU                             00000005
P26                               00000006
P26OE                             00000006
P26PU                             00000006
P27                               00000007
P27OE                             00000007
P27PU                             00000007
P30                               00000000
P30OE                             00000000
P30PU                             00000000
P31                               00000001
P31OE                             00000001
P31PU                             00000001
PCL                               000001B6
PD                                00000004
PUP0                              000001C2
PUP1                              000001C6
PUP2                              000001CA
PUP3                              000001CE
PWM0OE                            00000006
PWM1OE                            00000006
RXAK                              00000000
SRW                               00000002
STATUS                            000001B7
STBH                              00000004
STBL                              00000005
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001D1
T0CR                              000001D0
T0DATA                            000001D3
T0IE                              00000000
T0IF                              00000000
T0LOAD                            000001D2
T1CNT                             000001D5
T1CR                              000001D4
T1DATA                            000001D7
T1IE                              00000001
T1IF                              00000001
T1LOAD                            000001D6
T2CNTH                            000001D9
T2CNTL                            000001DA
T2CR                              000001D8
T2IE                              00000004
T2IF                              00000004
T2LOADH                           000001DB
T2LOADL                           000001DC
T2MOD                             00000005
TC0EN                             00000007
TC1EN                             00000007
TC2EN                             00000007
TK0CLR                            00000003
TK0CNTH                           000001E2
TK0CNTL                           000001E3
TK0CRH                            000001E0
TK0CRL                            000001E1
TK0IE                             00000006
TK0IF                             00000007
TK0JE                             00000005
TK0RCE                            00000004
TK1CLR                            00000003
TK1CNTH                           000001E6
TK1CNTL                           000001E7
TK1CRH                            000001E4
TK1CRL                            000001E5
TK1IE                             00000006
TK1IF                             00000007
TK1JE                             00000005
TK1RCE                            00000004
TK2CLR                            00000003
TK2CNTH                           000001EA
TK2CNTL                           000001EB
TK2CRH                            000001E8
TK2CRL                            000001E9
TK2IE                             00000006
TK2IF                             00000007
TK2JE                             00000005
TK2RCE                            00000004
TO                                00000005
TXAK                              00000003
Z                                 00000002
_00107_DS_                        00000014
_00111_DS_                        00000038
_00112_DS_                        00000020
_00114_DS_                        0000003F
_00115_DS_                        00000042
_00129_DS_                        0000002A
_CONFIG0                          00008000
_CONFIG1                          00008001
_CP_ALL                           00007FFF
_FCPU_128T                        0000FFEF
_FCPU_16T                         0000FFBF
_FCPU_256T                        0000FFFF
_FCPU_2T                          0000FF8F
_FCPU_32T                         0000FFCF
_FCPU_4T                          0000FF9F
_FCPU_64T                         0000FFDF
_FCPU_8T                          0000FFAF
_HRC_LRC                          0000FCFF
_HRC_LXT                          0000FDFF
_HXT_LRC                          0000FEFF
_MCLR_OFF                         0000FF7F
_MCLR_ON                          0000FFFF
_PTWRT_16_1024                    0000FFF7
_PTWRT_16_16                      0000DFF7
_PTWRT_256_256                    0000DFFF
_PTWRT_256_4096                   0000FFFF
_PTWRT_4_4                        0000DFF3
_PTWRT_4_512                      0000FFF3
_PTWRT_64_2048                    0000FFFB
_PTWRT_64_64                      0000DFFB
_VLVR_160                         0000E3FF
_VLVR_185                         0000E7FF
_VLVR_205                         0000EBFF
_VLVR_218                         0000EFFF
_VLVR_232                         0000F3FF
_VLVR_245                         0000F7FF
_VLVR_305                         0000FBFF
_VLVR_360                         0000FFFF
_WDT_ALWAYS_OFF                   0000FFFC
_WDT_ALWAYS_ON                    0000FFFF
_WDT_SLEEP_OFF                    0000FFFD
__32P64                           00000001
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1009                           00000008

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

