	component cq_viola is
		port (
			adc_MISO      : in    std_logic                     := 'X';             -- MISO
			adc_MOSI      : out   std_logic;                                        -- MOSI
			adc_SCLK      : out   std_logic;                                        -- SCLK
			adc_SS_n      : out   std_logic;                                        -- SS_n
			clk_core_clk  : in    std_logic                     := 'X';             -- clk
			clk_peri_clk  : in    std_logic                     := 'X';             -- clk
			lcdc_rst_n    : out   std_logic;                                        -- rst_n
			lcdc_cs_n     : out   std_logic;                                        -- cs_n
			lcdc_rs       : out   std_logic;                                        -- rs
			lcdc_wr_n     : out   std_logic;                                        -- wr_n
			lcdc_d        : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- d
			led_export    : out   std_logic;                                        -- export
			mmc_nCS       : out   std_logic;                                        -- nCS
			mmc_SCK       : out   std_logic;                                        -- SCK
			mmc_SDO       : out   std_logic;                                        -- SDO
			mmc_SDI       : in    std_logic                     := 'X';             -- SDI
			mmc_CD        : in    std_logic                     := 'X';             -- CD
			mmc_WP        : in    std_logic                     := 'X';             -- WP
			reset_reset_n : in    std_logic                     := 'X';             -- reset_n
			sdr_addr      : out   std_logic_vector(11 downto 0);                    -- addr
			sdr_ba        : out   std_logic_vector(1 downto 0);                     -- ba
			sdr_cas_n     : out   std_logic;                                        -- cas_n
			sdr_cke       : out   std_logic;                                        -- cke
			sdr_cs_n      : out   std_logic;                                        -- cs_n
			sdr_dq        : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdr_dqm       : out   std_logic_vector(1 downto 0);                     -- dqm
			sdr_ras_n     : out   std_logic;                                        -- ras_n
			sdr_we_n      : out   std_logic;                                        -- we_n
			sound_export  : out   std_logic                                         -- export
		);
	end component cq_viola;

