# Tiny Tapeout project information
project:
  title:        "NeanderCPU"      # Project title
  author:       "Leonardo Araujo dos Santos"      # Your name
  discord:      "leonardoaraujos"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Brazilian 16-bit educational CPU with SPI memory and interconnect hub"      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "3x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_cpu_leonardoaraujosantos"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "neander_x_alu.sv"
    - "neander_x_datapath.sv"
    - "neander_x_control_unit.sv"
    - "sequential_divider.sv"
    - "sequential_multiplier.sv"
    - "top_cpu_neander_x.sv"
    - "spi_memory_controller.sv"
    # Interconnect hub modules
    - "debug_rom.sv"
    - "pwm.sv"
    - "timer.sv"
    - "irq_ctrl.sv"
    - "spi_periph.sv"
    - "interconnect_hub.sv"
    - "project.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs - Boot mode and external inputs
  ui[0]: "BOOT_SEL"
  ui[1]: "IRQ_IN"
  ui[2]: "EXT_IN0"
  ui[3]: "EXT_IN1"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs - PWM, Timer, External outputs, SPI chip selects
  uo[0]: "PWM_OUT"
  uo[1]: "EXT_OUT0"
  uo[2]: "EXT_OUT1"
  uo[3]: "TIMER_OUT"
  uo[4]: "CS_UART"
  uo[5]: "CS_ETH"
  uo[6]: "CS_DAC"
  uo[7]: "CS_ADC"

  # Bidirectional pins - Shared SPI bus and chip selects
  uio[0]: "SPI_SCLK"
  uio[1]: "SPI_MOSI"
  uio[2]: "SPI_MISO"
  uio[3]: "CS_FLASH"
  uio[4]: "CS_GPIO"
  uio[5]: "CS_RAM"
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
