// Seed: 200953961
module module_0;
  tri id_1;
  tri id_2, id_3;
  supply0 id_4;
  assign id_2 = 1'b0;
  assign id_1 = 1 ? 1'h0 : 1;
  wire id_5;
  integer id_6 (
      .id_0(1'b0),
      .id_1(id_3)
  );
  assign id_4 = 1;
  assign id_6 = id_6;
  id_7 :
  assert property (@(id_3) 1);
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_2 <= id_3 && id_3;
  end
  module_0 modCall_1 ();
endmodule
