add wave -position end  result:/top_tb/clk
add wave -position end  result:/top_tb/resetn


add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_bf
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_d
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_m
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_w


add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/inst_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/inst_valid_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/instr_2nd


add wave -divider

add wave -position end  result:/top_tb/u_top/u_cpu/icu_ifu_ack_ic1
add wave -position end  result:/top_tb/u_top/u_cpu/icu_ifu_data_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/icu_ifu_data_valid_ic2


add wave -divider

add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ic_hit_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ic_miss_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ic_tag_way0_match_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ic_tag_way0_v_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ic_tag_way1_match_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ic_tag_way1_v_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ram_icu_data_rdata0
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ram_icu_data_rdata1
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ram_icu_tag_rdata0
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ram_icu_tag_rdata1
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/icu_ram_data_addr0
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/icu_ram_data_addr1
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/icu_ram_data_en
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/icu_ram_data_wdata0
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/icu_ram_data_wdata1
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/icu_ram_data_wr
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ic_lfb_hit_data_valid
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/biu_icu_data_last
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/biu_icu_data_last
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/axi_rdata_last
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ext_biu_r_last
add wave -position end  result:/top_tb/u_top/u_cpu/rlast
add wave -position end  result:/top_tb/u_top/cpu_rlast
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s3/M0_RLAST
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s3/M0_RID
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s3/M0_RREADY
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s3/M0_RVALID
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s3/S0_RLAST
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s3/S1_RLAST
add wave -position end  result:/top_tb/u_top/u_axi_ram_bridge/m_rlast
add wave -position end  result:/top_tb/u_top/u_axi_ram_bridge/busy
add wave -position end  result:/top_tb/u_top/u_axi_ram_bridge/busy_din
add wave -position end  result:/top_tb/u_top/u_axi_ram_bridge/busy_en
add wave -position end  result:/top_tb/u_top/u_axi_ram_bridge/ar_enter
add wave -position end  result:/top_tb/u_top/u_axi_ram_bridge/m_arvalid
add wave -position end  result:/top_tb/u_top/u_axi_ram_bridge/m_arready
add wave -position end  result:/top_tb/u_top/s0_arvalid
add wave -position end  result:/top_tb/u_top/cpu_arvalid
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_axi_interface/ar_valid_in
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_axi_interface/ar_valid_q
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_axi_interface/ext_biu_ar_ready
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_axi_interface/arb_rd_val
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_read_arbiter/biu_icu_ack
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_read_arbiter/biu_ifu_rd_ack
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_read_arbiter/biu_lsu_rd_ack
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_read_arbiter/axi_ar_ready
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_read_arbiter/ifu_select
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_read_arbiter/ifu_biu_rd_req
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/u_read_arbiter/lsu_biu_rd_req


add wave -divider

add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/biu_ext_ar_addr
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/biu_ext_ar_valid
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/biu_ext_ar_burst
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ext_biu_b_resp
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ext_biu_b_valid
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ext_biu_r_data
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ext_biu_r_id
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ext_biu_r_last
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ext_biu_r_resp
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ext_biu_r_valid
add wave -position end  result:/top_tb/u_top/u_cpu/rid
add wave -position end  result:/top_tb/u_top/cpu_rid
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s3/M0_RID
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s3/M0_ARID
add wave -position end  result:/top_tb/u_top/cpu_rid

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_bf
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/inst_valid_f

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_fdp_valid_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/br_taken
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/exu_ifu_except
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/exu_ifu_ertn_e


add wave -divider



add wave -divider

add wave -position end  result:/top_tb/clk
add wave -position end  result:/top_tb/resetn


add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_bf
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_d
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_m
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_w


add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/inst_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/inst_valid_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/exu_ifu_stall_req
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_icu_addr_ic1
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_icu_req_ic1
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/iq_not_empty
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/iq_not_empty_q
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/fetch_ahead
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/instr_2nd

add wave -divider

add wave -position end  result:/top_tb/u_top/u_cpu/icu_ifu_ack_ic1
add wave -position end  result:/top_tb/u_top/u_cpu/icu_ifu_data_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/icu_ifu_data_valid_ic2

add wave -divider


add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_pcbf_sel_brpc_bf_l
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_pcbf_sel_ertnpc_bf_l
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_pcbf_sel_excpc_bf_l
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_pcbf_sel_init_bf_l
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_pcbf_sel_old_bf_l
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_pcbf_sel_pcinc_bf_l

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/pc_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_bf


add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_fdp_valid_f

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_f2d_en
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/inst_kill_vld_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_fdp_valid_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/kill_f

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/if_fin
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/if_in_prog_in
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/if_in_prog_q
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/icu_ifu_ack_ic1

add wave -divider

add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/lu_inprog_in
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/lu_inprog_q

add wave -divider

add wave -position end  result:/top_tb/u_top/u_cpu/ifu_icu_addr_ic1
add wave -position end  result:/top_tb/u_top/u_cpu/ifu_icu_req_ic1
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/exu_ifu_stall_req

add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/lsu_biu_rd_addr
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/lsu_biu_rd_req
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/biu_lsu_rd_ack
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/lsu_stall_req
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/lsu_stall_req_ful
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/ecl_mul_valid_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/ecl_lsu_valid_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/lsu_stall_req_next
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/lsu_ecl_finish_m
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/kill_d
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/kill_f
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/ifu_exu_lsu_valid_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/lsu_valid_d
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/lsu_valid_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/fdp_dec_inst_d

add wave -divider

add wave -position end  result:/top_tb/u_top/ram/q
add wave -position end  result:/top_tb/u_top/ram/rdaddress
add wave -position end  result:/top_tb/u_top/ram/rden
add wave -position end  result:/top_tb/u_top/ram/data
add wave -position end  result:/top_tb/u_top/ram/wraddress
add wave -position end  result:/top_tb/u_top/ram/wren
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/icu_ifu_data_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/icu_ifu_data_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ic_al_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ifu_biu_rd_addr
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ifu_biu_rd_req
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/lsu_biu_rd_addr
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/lsu_biu_rd_req
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/biu_lsu_rd_ack
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/biu_ifu_rd_ack
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/biu_icu_ack
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/lf_inprog_in
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/lf_inprog_q
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/biu_ext_ar_burst
add wave -position end  result:/top_tb/u_top/u_cpu/u_biu/ext_biu_r_last

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_icu_addr_ic1
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_icu_req_ic1
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/icu_ifu_ack_ic1
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/fetch_ahead
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/icu_ifu_data_ic2
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/icu_ifu_data_valid_ic2

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/ifu_icu_cancel
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/data_valid_ic2
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/ifu_cancel_q
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/lu_inprog_in
add wave -position end  result:/top_tb/u_top/u_cpu/u_icu/lu_inprog_q

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/registers/regs

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/exu_ifu_ertn_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/exu_ifu_stall_req
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/exu_ifu_except
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/iq_not_empty

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/br_taken
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu_ifu_br_taken_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/ecl_bru_valid_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/bru_ecl_br_taken_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/ifu_exu_bru_valid_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/bru_valid_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/bru_valid_d

add wave -divider

add wave -position end  result:/top_tb/u_top/ext_intr

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/icu_ifu_data_valid_ic2
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/iq_not_empty_q
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/flush_iq
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/exu_ifu_stall_req
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/exu_ifu_except
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/exu_ifu_ertn_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/lsu_stall_req_ful
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/csr_stall_req_next
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/csr_stall_req
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/ifu_exu_csr_wen_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/csr_wen_w
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/csr_wen_m
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/ifu_exu_csr_wen_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/csr_wen_d
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/csr_wen_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/icu_busy
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/exception_all_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/intr_all_sync
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/ifu_exu_exception_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/lsu_ecl_ale_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/exception_d
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/exception_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/ertn_valid_d
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/ertn_valid_e

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/iq_not_empty_reg/din
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/u_iq/iq_not_empty_reg/en
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/ifu_icu_addr_ic1
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/ifu_icu_req_ic1
add wave -position end  result:/top_tb/u_top/u_cpu/icu_ifu_data_valid_ic2
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/reset

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_bf
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/fdp/pc_f

add wave -divider

add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/lsu/lsu_ale_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/lsu/valid_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/lsu/am_addr_align_exc
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/lsu/align_check
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/lsu/cm_addr_align_exc
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/lsu/lsu_op
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/exu/ecl/ifu_exu_lsu_op_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/lsu_op_d
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/lsu_op_e
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/op_d
add wave -position end  result:/top_tb/u_top/u_c7b/u_core/ifu/dec/fdp_dec_inst_d

add wave -divider

