verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_0/sim/design_1_v_frmbuf_wr_0_0.v" \
"../../../bd/design_1/ipshared/6a38/hdl/csi2_rx_to_pixel.v" \
"../../../bd/design_1/ipshared/6a38/hdl/dphy_rx_to_byte.v" \
"../../../bd/design_1/ipshared/6a38/hdl/mipi_rx_to_video.v" \
"../../../bd/design_1/ipshared/6a38/hdl/mipi_rx_to_video_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/6a38/hdl/mipi_rx_to_video_v1_0.v" \
"../../../bd/design_1/ip/design_1_mipi_rx_to_video_0_0/sim/design_1_mipi_rx_to_video_0_0.v" \
"../../../bd/design_1/ipshared/xil_isp_lite_1.0/hdl/isp_lite/isp_utils.v" \
"../../../bd/design_1/ipshared/8829/hdl/video_to_axis.v" \
"../../../bd/design_1/ipshared/8829/hdl/video_to_axis_v1_0.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_0_0/sim/design_1_video_to_axis_0_0.v" \
"../../../bd/design_1/ipshared/2133/hdl/axis_to_video.v" \
"../../../bd/design_1/ipshared/2133/hdl/video_timing_gen.v" \
"../../../bd/design_1/ipshared/2133/hdl/axis_to_video_v1_0.v" \
"../../../bd/design_1/ip/design_1_axis_to_video_0_0/sim/design_1_axis_to_video_0_0.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_rd_0_0/sim/design_1_v_frmbuf_rd_0_0.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_1/sim/design_1_v_frmbuf_wr_0_1.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_1_0/sim/design_1_video_to_axis_1_0.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_crop.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_dscale.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_hist_equ.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_osd.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_sobel.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_top.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_yuv2rgb.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_yuv444to422.v" \
"../../../bd/design_1/ipshared/3450/hdl/xil_vip_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/3450/hdl/xil_vip_v1_0.v" \
"../../../bd/design_1/ip/design_1_xil_vip_0_0/sim/design_1_xil_vip_0_0.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_2dnr.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_blc.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_bnr.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_ccm.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_csc.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_demosaic.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_dgain.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_dpc.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_ee.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_gamma.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_stat_ae.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_stat_awb.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_top.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_wb.v" \
"../../../bd/design_1/ipshared/f095/hdl/xil_isp_lite_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/f095/hdl/xil_isp_lite_v1_0.v" \
"../../../bd/design_1/ip/design_1_xil_isp_lite_0_0/sim/design_1_xil_isp_lite_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tdata_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tuser_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tstrb_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tkeep_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tid_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tdest_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tlast_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/top_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/sim/design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_v_frm_wr_0_0/sim/design_1_v_frm_wr_0_0.v" \
"../../../bd/design_1/ip/design_1_mipi_rx_to_video_ias1_0/sim/design_1_mipi_rx_to_video_ias1_0.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_0_1/sim/design_1_video_to_axis_0_1.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_4_0/sim/design_1_xlslice_4_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xil_vip_0_1/sim/design_1_xil_vip_0_1.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_0_2/sim/design_1_video_to_axis_0_2.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_2/sim/design_1_v_frmbuf_wr_0_2.v" \
"../../../bd/design_1/ip/design_1_xlslice_4_1/sim/design_1_xlslice_4_1.v" \
"../../../bd/design_1/ip/design_1_xlslice_5_0/sim/design_1_xlslice_5_0.v" \
"d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_vcu_0_0/design_1_vcu_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/sim/bd_6f02_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/sim/bd_6f02_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/sim/bd_6f02_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/sim/bd_6f02_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/sim/bd_6f02_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/sim/bd_6f02_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/sim/bd_6f02_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/sim/bd_6f02.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/sim/design_1_axi_smc_1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_13/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_14/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_15/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_16/sim/bd_a878_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_17/sim/bd_a878_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_18/sim/bd_a878_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_19/sim/bd_a878_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_20/sim/bd_a878_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_21/sim/bd_a878_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_22/sim/bd_a878_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_23/sim/bd_a878_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_24/sim/bd_a878_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_25/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_26/sim/bd_a878_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_27/sim/bd_a878_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_28/sim/bd_a878_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_29/sim/bd_a878_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_30/sim/bd_a878_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_31/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_a888_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_11/sim/bd_a888_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_12/sim/bd_a888_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_13/sim/bd_a888_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_14/sim/bd_a888_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_15/sim/bd_a888_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_16/sim/bd_a888_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_17/sim/bd_a888_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_18/sim/bd_a888_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_19/sim/bd_a888_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_20/sim/bd_a888_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_21/sim/bd_a888_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_22/sim/bd_a888_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_23/sim/bd_a888_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_24/sim/bd_a888_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_25/sim/bd_a888_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_26/sim/bd_a888_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_27/sim/bd_a888_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_28/sim/bd_a888_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_29/sim/bd_a888_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_30/sim/bd_a888_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_31/sim/bd_a888_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_0/sim/bd_484d_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_4/sim/bd_484d_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_5/sim/bd_484d_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_6/sim/bd_484d_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_7/sim/bd_484d_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_8/sim/bd_484d_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_9/sim/bd_484d_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_10/sim/bd_484d_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_11/sim/bd_484d_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_12/sim/bd_484d_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_13/sim/bd_484d_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_14/sim/bd_484d_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_15/sim/bd_484d_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_16/sim/bd_484d_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_17/sim/bd_484d_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_18/sim/bd_484d_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_19/sim/bd_484d_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_20/sim/bd_484d_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_21/sim/bd_484d_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_22/sim/bd_484d_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_23/sim/bd_484d_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_24/sim/bd_484d_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_25/sim/bd_484d_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_26/sim/bd_484d_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_27/sim/bd_484d_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_28/sim/bd_484d_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_29/sim/bd_484d_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_30/sim/bd_484d_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_31/sim/bd_484d_sarn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_32/sim/bd_484d_srn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_33/sim/bd_484d_sawn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_34/sim/bd_484d_swn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_35/sim/bd_484d_sbn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_36/sim/bd_484d_s03mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_37/sim/bd_484d_s03tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_38/sim/bd_484d_s03sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_39/sim/bd_484d_s03a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_40/sim/bd_484d_sarn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_41/sim/bd_484d_srn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_42/sim/bd_484d_sawn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_43/sim/bd_484d_swn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_44/sim/bd_484d_sbn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_45/sim/bd_484d_s04mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_46/sim/bd_484d_s04tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_47/sim/bd_484d_s04sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_48/sim/bd_484d_s04a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_49/sim/bd_484d_sarn_4.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_50/sim/bd_484d_srn_4.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_51/sim/bd_484d_sawn_4.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_52/sim/bd_484d_swn_4.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_53/sim/bd_484d_sbn_4.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_54/sim/bd_484d_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_55/sim/bd_484d_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_56/sim/bd_484d_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_57/sim/bd_484d_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_58/sim/bd_484d_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_59/sim/bd_484d_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_60/sim/bd_484d_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/sim/bd_484d.v" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/sim/design_1_axi_smc_vcu_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
