Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 12:59:49 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |             510 |          270 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             505 |          144 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                         Enable Signal                         |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[15].button_cond/M_last_q_reg_2        |                                                                |                4 |              5 |
|  clk_IBUF_BUFG |                                                               | reset_cond/M_reset_cond_in                                     |                2 |              5 |
|  clk_IBUF_BUFG | sigma/M_writer_counter_d                                      |                                                                |                5 |              8 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[15].button_cond/M_last_q_reg_2        | sigma/button_cond_gen_0[15].button_cond/M_last_q_reg_1         |                4 |             11 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_19                                    |                                                                |                8 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_4                                     |                                                                |                6 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_11                                    |                                                                |                9 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_21                                    |                                                                |                8 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_22                                    |                                                                |                7 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_15                                    |                                                                |                9 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_23                                    |                                                                |                8 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_24                                    |                                                                |               10 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_25                                    |                                                                |                8 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_20                                    |                                                                |                7 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_10                                    |                                                                |                8 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_14                                    |                                                                |               11 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_16                                    |                                                                |                8 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_17                                    |                                                                |                9 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_12                                    |                                                                |               10 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_13                                    |                                                                |                7 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_18                                    |                                                                |                8 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_2                                     |                                                                |                7 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_6_0                                     |                                                                |                9 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_5                                     |                                                                |                8 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_8                                     |                                                                |               10 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_26                                    |                                                                |               12 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_8_0                                     |                                                                |                8 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_0                                     |                                                                |               11 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_6_1                                     |                                                                |                7 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_9                                     |                                                                |                9 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_7                                     |                                                                |                7 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_8_1                                     |                                                                |                7 |             16 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_3                                     |                                                                |                8 |             17 |
|  clk_IBUF_BUFG |                                                               | reset_cond/Q[0]                                                |                6 |             18 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[8].button_cond/M_ctr_q[0]_i_2__3_n_0  | sigma/button_cond_gen_0[8].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[9].button_cond/M_ctr_q[0]_i_2__9_n_0  | sigma/button_cond_gen_0[9].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_2__5_n_0  | sigma/button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[10].button_cond/M_ctr_q[0]_i_2__8_n_0 | sigma/button_cond_gen_0[10].button_cond/sync/M_pipe_q_reg[1]_0 |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[11].button_cond/M_ctr_q[0]_i_2__2_n_0 | sigma/button_cond_gen_0[11].button_cond/sync/M_pipe_q_reg[1]_0 |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[5].button_cond/M_ctr_q[0]_i_2__4_n_0  | sigma/button_cond_gen_0[5].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[6].button_cond/M_ctr_q[0]_i_2__11_n_0 | sigma/button_cond_gen_0[6].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[7].button_cond/M_ctr_q[0]_i_2__10_n_0 | sigma/button_cond_gen_0[7].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[15].button_cond/sel                   | sigma/button_cond_gen_0[15].button_cond/sync/clear             |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[1].button_cond/M_ctr_q[0]_i_2__15_n_0 | sigma/button_cond_gen_0[1].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[2].button_cond/M_ctr_q[0]_i_2__14_n_0 | sigma/button_cond_gen_0[2].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[3].button_cond/M_ctr_q[0]_i_2__13_n_0 | sigma/button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[12].button_cond/M_ctr_q[0]_i_2__1_n_0 | sigma/button_cond_gen_0[12].button_cond/sync/M_pipe_q_reg[1]_0 |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[13].button_cond/M_ctr_q[0]_i_2__0_n_0 | sigma/button_cond_gen_0[13].button_cond/sync/M_pipe_q_reg[1]_0 |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[14].button_cond/M_ctr_q[0]_i_2_n_0    | sigma/button_cond_gen_0[14].button_cond/sync/M_pipe_q_reg[1]_0 |                6 |             22 |
|  clk_IBUF_BUFG | sigma/button_cond_gen_0[4].button_cond/M_ctr_q[0]_i_2__12_n_0 | sigma/button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[1]_0  |                6 |             22 |
|  clk_IBUF_BUFG | sigma/slow_clock_edge_detector/M_last_q_reg_0                 | reset_cond/Q[0]                                                |               10 |             31 |
|  clk_IBUF_BUFG | sigma/pc/M_r_q[495]_i_5_1                                     |                                                                |               17 |             32 |
|  clk_IBUF_BUFG |                                                               |                                                                |               28 |             53 |
|  clk_IBUF_BUFG | sigma/cnt/E[0]                                                | reset_cond/Q[0]                                                |               34 |            111 |
+----------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


