# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../ConvWrapper_Test.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../ConvWrapper_Test.srcs/sources_1/imports/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../ConvWrapper_Test.srcs/sources_1/imports/new/ConvWrapper.sv" \
"../../../../ConvWrapper_Test.srcs/sim_1/new/Testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
