/*
 * SDHCI Support for Quatro Soc
 *
 * Copyright (c) 2014, 2015, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef _DRIVERS_MMC_SDHCI_QUATRO_H
#define _DRIVERS_MMC_SDHCI_QUATRO_H

#define SLOT_SD0S0                0
#define SLOT_SD1S0                2
#define SLOT_SD1S1                3

#define SDIO0_HRS0_OFF            0x00000000
#define SDIO0_HRS1_OFF            0x00000004
#define SDIO0_HRS2_OFF            0x00000008
#define SDIO0_HRS44_OFF           0x000000B0
#define SDIO0_SRS0_0_OFF          0x00000100

#define SDIO1_EXTCTL_OFF          0x00000284
#define SDIO1_EXTCTL              0x04050284
#define SDIO1_EXTCTL__S1_WP__SHIFT       13
#define SDIO1_EXTCTL__S1_WP__WIDTH       1
#define SDIO1_EXTCTL__S1_WP__MASK        0x00002000
#define SDIO1_EXTCTL__S1_WP__HW_DEFAULT  0x1
#define SDIO1_EXTCTL__S1_WP_OVL__SHIFT       12
#define SDIO1_EXTCTL__S1_WP_OVL__WIDTH       1
#define SDIO1_EXTCTL__S1_WP_OVL__MASK        0x00001000
#define SDIO1_EXTCTL__S1_WP_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S1_CD__SHIFT       11
#define SDIO1_EXTCTL__S1_CD__WIDTH       1
#define SDIO1_EXTCTL__S1_CD__MASK        0x00000800
#define SDIO1_EXTCTL__S1_CD__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S1_CD_OVL__SHIFT       10
#define SDIO1_EXTCTL__S1_CD_OVL__WIDTH       1
#define SDIO1_EXTCTL__S1_CD_OVL__MASK        0x00000400
#define SDIO1_EXTCTL__S1_CD_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S1_CLE__SHIFT       9
#define SDIO1_EXTCTL__S1_CLE__WIDTH       1
#define SDIO1_EXTCTL__S1_CLE__MASK        0x00000200
#define SDIO1_EXTCTL__S1_CLE__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S1_CLE_OVL__SHIFT       8
#define SDIO1_EXTCTL__S1_CLE_OVL__WIDTH       1
#define SDIO1_EXTCTL__S1_CLE_OVL__MASK        0x00000100
#define SDIO1_EXTCTL__S1_CLE_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_WP__SHIFT       5
#define SDIO1_EXTCTL__S0_WP__WIDTH       1
#define SDIO1_EXTCTL__S0_WP__MASK        0x00000020
#define SDIO1_EXTCTL__S0_WP__HW_DEFAULT  0x1
#define SDIO1_EXTCTL__S0_WP_OVL__SHIFT       4
#define SDIO1_EXTCTL__S0_WP_OVL__WIDTH       1
#define SDIO1_EXTCTL__S0_WP_OVL__MASK        0x00000010
#define SDIO1_EXTCTL__S0_WP_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_CD__SHIFT       3
#define SDIO1_EXTCTL__S0_CD__WIDTH       1
#define SDIO1_EXTCTL__S0_CD__MASK        0x00000008
#define SDIO1_EXTCTL__S0_CD__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_CD_OVL__SHIFT       2
#define SDIO1_EXTCTL__S0_CD_OVL__WIDTH       1
#define SDIO1_EXTCTL__S0_CD_OVL__MASK        0x00000004
#define SDIO1_EXTCTL__S0_CD_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_CLE__SHIFT       1
#define SDIO1_EXTCTL__S0_CLE__WIDTH       1
#define SDIO1_EXTCTL__S0_CLE__MASK        0x00000002
#define SDIO1_EXTCTL__S0_CLE__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_CLE_OVL__SHIFT       0
#define SDIO1_EXTCTL__S0_CLE_OVL__WIDTH       1
#define SDIO1_EXTCTL__S0_CLE_OVL__MASK        0x00000001
#define SDIO1_EXTCTL__S0_CLE_OVL__HW_DEFAULT  0x0

#define SDIOCLKDISCTRL_OFF        0x000001D8
#define SDIOCLKDISCTRL            0x040501D8
#define SDIOCLKDISCTRL__SDIO1_SDM__SHIFT       1
#define SDIOCLKDISCTRL__SDIO1_SDM__WIDTH       1
#define SDIOCLKDISCTRL__SDIO1_SDM__MASK        0x00000002
#define SDIOCLKDISCTRL__SDIO1_SDM__HW_DEFAULT  0x0
#define SDIOCLKDISCTRL__SDIO0_SDM__SHIFT       0
#define SDIOCLKDISCTRL__SDIO0_SDM__WIDTH       1
#define SDIOCLKDISCTRL__SDIO0_SDM__MASK        0x00000001
#define SDIOCLKDISCTRL__SDIO0_SDM__HW_DEFAULT  0x0

#define SDIOCLKDISSTAT_OFF        0x000001DC
#define SDIOCLKDISSTAT            0x040501DC
#define SDIOCLKDISSTAT__SDIO1_SDM__SHIFT       1
#define SDIOCLKDISSTAT__SDIO1_SDM__WIDTH       1
#define SDIOCLKDISSTAT__SDIO1_SDM__MASK        0x00000002
#define SDIOCLKDISSTAT__SDIO1_SDM__HW_DEFAULT  0x0
#define SDIOCLKDISSTAT__SDIO0_SDM__SHIFT       0
#define SDIOCLKDISSTAT__SDIO0_SDM__WIDTH       1
#define SDIOCLKDISSTAT__SDIO0_SDM__MASK        0x00000001
#define SDIOCLKDISSTAT__SDIO0_SDM__HW_DEFAULT  0x0

#define SYSCG_CLKMUXCTRL1__SDIO1_SDM__SHIFT       28
#define SYSCG_CLKMUXCTRL1__SDIO1_SDM__WIDTH       2
#define SYSCG_CLKMUXCTRL1__SDIO1_SDM__MASK        0x30000000
#define SYSCG_CLKMUXCTRL1__SDIO1_SDM__HW_DEFAULT  0x0
#define SYSCG_CLKMUXCTRL1__SDIO0_SDM__SHIFT       26
#define SYSCG_CLKMUXCTRL1__SDIO0_SDM__WIDTH       2
#define SYSCG_CLKMUXCTRL1__SDIO0_SDM__MASK        0x0C000000
#define SYSCG_CLKMUXCTRL1__SDIO0_SDM__HW_DEFAULT  0x0

#define SYSCG_CLKDIVCTRL_SDIO0_SDM_OFF 0x00000058
#define SYSCG_CLKDIVCTRL_SDIO0_SDM 0x04020458
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__NEG_PWL_START__SHIFT       24
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__NEG_PWL_START__WIDTH       6
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__NEG_PWL_START__MASK        0x3F000000
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__NEG_PWL_START__HW_DEFAULT  0x0
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__NEG_PWH_START__SHIFT       16
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__NEG_PWH_START__WIDTH       6
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__NEG_PWH_START__MASK        0x003F0000
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__NEG_PWH_START__HW_DEFAULT  0x0
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__POS_PWL_START__SHIFT       8
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__POS_PWL_START__WIDTH       6
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__POS_PWL_START__MASK        0x00003F00
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__POS_PWL_START__HW_DEFAULT  0x0
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__DIV_VALUE__SHIFT       0
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__DIV_VALUE__WIDTH       6
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__DIV_VALUE__MASK        0x0000003F
#define SYSCG_CLKDIVCTRL_SDIO0_SDM__DIV_VALUE__HW_DEFAULT  0x1

#define SYSCG_CLKDIVCTRL_SDIO1_SDM_OFF 0x0000005C
#define SYSCG_CLKDIVCTRL_SDIO1_SDM 0x0402045C
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__NEG_PWL_START__SHIFT       24
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__NEG_PWL_START__WIDTH       6
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__NEG_PWL_START__MASK        0x3F000000
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__NEG_PWL_START__HW_DEFAULT  0x0
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__NEG_PWH_START__SHIFT       16
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__NEG_PWH_START__WIDTH       6
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__NEG_PWH_START__MASK        0x003F0000
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__NEG_PWH_START__HW_DEFAULT  0x0
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__POS_PWL_START__SHIFT       8
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__POS_PWL_START__WIDTH       6
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__POS_PWL_START__MASK        0x00003F00
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__POS_PWL_START__HW_DEFAULT  0x0
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__DIV_VALUE__SHIFT       0
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__DIV_VALUE__WIDTH       6
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__DIV_VALUE__MASK        0x0000003F
#define SYSCG_CLKDIVCTRL_SDIO1_SDM__DIV_VALUE__HW_DEFAULT  0x1

#define SDIO0_HRS44_OFF           0x000000B0
#define SDIO0_HRS44               0x044400B0
#define SDIO0_HRS44__ACK__SHIFT       26
#define SDIO0_HRS44__ACK__WIDTH       1
#define SDIO0_HRS44__ACK__MASK        0x04000000
#define SDIO0_HRS44__ACK__HW_DEFAULT  0x0
#define SDIO0_HRS44__RD__SHIFT       25
#define SDIO0_HRS44__RD__WIDTH       1
#define SDIO0_HRS44__RD__MASK        0x02000000
#define SDIO0_HRS44__RD__HW_DEFAULT  0x0
#define SDIO0_HRS44__WR__SHIFT       24
#define SDIO0_HRS44__WR__WIDTH       1
#define SDIO0_HRS44__WR__MASK        0x01000000
#define SDIO0_HRS44__WR__HW_DEFAULT  0x0
#define SDIO0_HRS44__WDATA__SHIFT       16
#define SDIO0_HRS44__WDATA__WIDTH       5
#define SDIO0_HRS44__WDATA__MASK        0x001F0000
#define SDIO0_HRS44__WDATA__HW_DEFAULT  0x0
#define SDIO0_HRS44__RDATA__SHIFT       8
#define SDIO0_HRS44__RDATA__WIDTH       5
#define SDIO0_HRS44__RDATA__MASK        0x00001F00
#define SDIO0_HRS44__RDATA__HW_DEFAULT  0x0
#define SDIO0_HRS44__ADDR__SHIFT       0
#define SDIO0_HRS44__ADDR__WIDTH       6
#define SDIO0_HRS44__ADDR__MASK        0x0000003F
#define SDIO0_HRS44__ADDR__HW_DEFAULT  0x0

#define UIS_PHY_ADDR_WR_DS      0b00000
#define UIS_PHY_ADDR_WR_HS      0b00001
#define UIS_PHY_ADDR_WR_SDR12   0b01000
#define UIS_PHY_ADDR_WR_SDR25   0b01001
#define UIS_PHY_ADDR_WR_SDR50   0b01010
#define UIS_PHY_ADDR_WR_SDR104  0b01011
#define UIS_PHY_ADDR_WR_DDR50   0b01100
#define UIS_PHY_ADDR_WR_MMCDS   0b10000
#define UIS_PHY_ADDR_WR_MMCHS   0b10001
#define UIS_PHY_ADDR_WR_MMCDDR  0b10100

#define UIS_PHY_ADDR_RD_DS      0b00000
#define UIS_PHY_ADDR_RD_HS      0b00001
#define UIS_PHY_ADDR_RD_SDR12   0b00010
#define UIS_PHY_ADDR_RD_SDR25   0b00011
#define UIS_PHY_ADDR_RD_SDR50   0b00100
#define UIS_PHY_ADDR_RD_SDR104  0b00101
#define UIS_PHY_ADDR_RD_DDR50   0b00110
#define UIS_PHY_ADDR_RD_MMCDS   0b00111
#define UIS_PHY_ADDR_RD_MMCHS   0b01000
#define UIS_PHY_ADDR_RD_MMCDDR  0b01001

#endif /* _DRIVERS_MMC_SDHCI_QUATRO_H */
