

================================================================
== Vitis HLS Report for 'LoadWeights_Pipeline_VITIS_LOOP_156_4'
================================================================
* Date:           Tue Jul 23 22:31:48 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.377 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_156_4  |       48|       48|         1|          1|          1|    48|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      75|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      26|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      26|     156|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln156_1_fu_408_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln156_fu_335_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln160_fu_368_p2               |         +|   0|  0|  19|          12|           7|
    |ap_condition_321                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln156_1_fu_414_p2            |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln156_fu_329_p2              |      icmp|   0|  0|  10|           6|           6|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |select_ln156_fu_420_p3            |    select|   0|  0|   6|           1|           6|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  75|          39|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    6|         12|
    |ap_sig_allocacmp_phi_mul_load     |   9|          2|   12|         24|
    |ap_sig_allocacmp_phi_urem_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_phi_urem_load_1  |   9|          2|    6|         12|
    |i_4_fu_120                        |   9|          2|    6|         12|
    |phi_mul_fu_116                    |   9|          2|   12|         24|
    |phi_urem_fu_112                   |   9|          2|    6|         12|
    |wstrm_TDATA_blk_n                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  81|         18|   56|        112|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |i_4_fu_120       |   6|   0|    6|          0|
    |phi_mul_fu_116   |  12|   0|   12|          0|
    |phi_urem_fu_112  |   6|   0|    6|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  26|   0|   26|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_156_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_156_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_156_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_156_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_156_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_156_4|  return value|
|wstrm_TVALID        |   in|    1|        axis|                         wstrm_V_data_V|       pointer|
|wstrm_TDATA         |   in|   32|        axis|                         wstrm_V_data_V|       pointer|
|wstrm_TREADY        |  out|    1|        axis|                         wstrm_V_dest_V|       pointer|
|wstrm_TDEST         |   in|    6|        axis|                         wstrm_V_dest_V|       pointer|
|wstrm_TKEEP         |   in|    4|        axis|                         wstrm_V_keep_V|       pointer|
|wstrm_TSTRB         |   in|    4|        axis|                         wstrm_V_strb_V|       pointer|
|wstrm_TUSER         |   in|    2|        axis|                         wstrm_V_user_V|       pointer|
|wstrm_TLAST         |   in|    1|        axis|                         wstrm_V_last_V|       pointer|
|wstrm_TID           |   in|    5|        axis|                           wstrm_V_id_V|       pointer|
|point2_0_address0   |  out|    2|   ap_memory|                               point2_0|         array|
|point2_0_ce0        |  out|    1|   ap_memory|                               point2_0|         array|
|point2_0_we0        |  out|    1|   ap_memory|                               point2_0|         array|
|point2_0_d0         |  out|   32|   ap_memory|                               point2_0|         array|
|point2_1_address0   |  out|    2|   ap_memory|                               point2_1|         array|
|point2_1_ce0        |  out|    1|   ap_memory|                               point2_1|         array|
|point2_1_we0        |  out|    1|   ap_memory|                               point2_1|         array|
|point2_1_d0         |  out|   32|   ap_memory|                               point2_1|         array|
|point2_2_address0   |  out|    2|   ap_memory|                               point2_2|         array|
|point2_2_ce0        |  out|    1|   ap_memory|                               point2_2|         array|
|point2_2_we0        |  out|    1|   ap_memory|                               point2_2|         array|
|point2_2_d0         |  out|   32|   ap_memory|                               point2_2|         array|
|point2_3_address0   |  out|    2|   ap_memory|                               point2_3|         array|
|point2_3_ce0        |  out|    1|   ap_memory|                               point2_3|         array|
|point2_3_we0        |  out|    1|   ap_memory|                               point2_3|         array|
|point2_3_d0         |  out|   32|   ap_memory|                               point2_3|         array|
|point2_4_address0   |  out|    2|   ap_memory|                               point2_4|         array|
|point2_4_ce0        |  out|    1|   ap_memory|                               point2_4|         array|
|point2_4_we0        |  out|    1|   ap_memory|                               point2_4|         array|
|point2_4_d0         |  out|   32|   ap_memory|                               point2_4|         array|
|point2_5_address0   |  out|    2|   ap_memory|                               point2_5|         array|
|point2_5_ce0        |  out|    1|   ap_memory|                               point2_5|         array|
|point2_5_we0        |  out|    1|   ap_memory|                               point2_5|         array|
|point2_5_d0         |  out|   32|   ap_memory|                               point2_5|         array|
|point2_6_address0   |  out|    2|   ap_memory|                               point2_6|         array|
|point2_6_ce0        |  out|    1|   ap_memory|                               point2_6|         array|
|point2_6_we0        |  out|    1|   ap_memory|                               point2_6|         array|
|point2_6_d0         |  out|   32|   ap_memory|                               point2_6|         array|
|point2_7_address0   |  out|    2|   ap_memory|                               point2_7|         array|
|point2_7_ce0        |  out|    1|   ap_memory|                               point2_7|         array|
|point2_7_we0        |  out|    1|   ap_memory|                               point2_7|         array|
|point2_7_d0         |  out|   32|   ap_memory|                               point2_7|         array|
|point2_8_address0   |  out|    2|   ap_memory|                               point2_8|         array|
|point2_8_ce0        |  out|    1|   ap_memory|                               point2_8|         array|
|point2_8_we0        |  out|    1|   ap_memory|                               point2_8|         array|
|point2_8_d0         |  out|   32|   ap_memory|                               point2_8|         array|
|point2_9_address0   |  out|    2|   ap_memory|                               point2_9|         array|
|point2_9_ce0        |  out|    1|   ap_memory|                               point2_9|         array|
|point2_9_we0        |  out|    1|   ap_memory|                               point2_9|         array|
|point2_9_d0         |  out|   32|   ap_memory|                               point2_9|         array|
|point2_10_address0  |  out|    2|   ap_memory|                              point2_10|         array|
|point2_10_ce0       |  out|    1|   ap_memory|                              point2_10|         array|
|point2_10_we0       |  out|    1|   ap_memory|                              point2_10|         array|
|point2_10_d0        |  out|   32|   ap_memory|                              point2_10|         array|
|point2_11_address0  |  out|    2|   ap_memory|                              point2_11|         array|
|point2_11_ce0       |  out|    1|   ap_memory|                              point2_11|         array|
|point2_11_we0       |  out|    1|   ap_memory|                              point2_11|         array|
|point2_11_d0        |  out|   32|   ap_memory|                              point2_11|         array|
|point2_12_address0  |  out|    2|   ap_memory|                              point2_12|         array|
|point2_12_ce0       |  out|    1|   ap_memory|                              point2_12|         array|
|point2_12_we0       |  out|    1|   ap_memory|                              point2_12|         array|
|point2_12_d0        |  out|   32|   ap_memory|                              point2_12|         array|
+--------------------+-----+-----+------------+---------------------------------------+--------------+

