{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653543842104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653543842105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 22:44:01 2022 " "Processing started: Wed May 25 22:44:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653543842105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543842105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543842105 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1653543842282 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1653543842282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653543843019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653543843019 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sobel_edge_det.v(45) " "Verilog HDL Module Instantiation warning at sobel_edge_det.v(45): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851285 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sobel_edge_det.v(48) " "Verilog HDL Module Instantiation warning at sobel_edge_det.v(48): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/sobel_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/sobel_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_edge_det " "Found entity 1: sobel_edge_det" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "TMZ-181_Verilog/shift_reg.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/shift_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/shift_adr.v 2 2 " "Found 2 design units, including 2 entities, in source file tmz-181_verilog/shift_adr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_adr " "Found entity 1: shift_adr" {  } { { "TMZ-181_Verilog/shift_adr.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/shift_adr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851291 ""} { "Info" "ISGN_ENTITY_NAME" "2 sat_adr " "Found entity 2: sat_adr" {  } { { "TMZ-181_Verilog/shift_adr.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/shift_adr.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/saturate.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/saturate.v" { { "Info" "ISGN_ENTITY_NAME" "1 saturate " "Found entity 1: saturate" {  } { { "TMZ-181_Verilog/saturate.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/saturate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/rowram.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/rowram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rowRam " "Found entity 1: rowRam" {  } { { "TMZ-181_Verilog/rowRam.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/row_shift_en_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/row_shift_en_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_shift_en_gen " "Found entity 1: row_shift_en_gen" {  } { { "TMZ-181_Verilog/row_shift_en_gen.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/row_shift_en_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/rgb_hsv.v 2 2 " "Found 2 design units, including 2 entities, in source file tmz-181_verilog/rgb_hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_hsv " "Found entity 1: rgb_hsv" {  } { { "TMZ-181_Verilog/rgb_hsv.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851298 ""} { "Info" "ISGN_ENTITY_NAME" "2 rgb_hue " "Found entity 2: rgb_hue" {  } { { "TMZ-181_Verilog/rgb_hsv.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/mod360.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/mod360.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod360 " "Found entity 1: mod360" {  } { { "TMZ-181_Verilog/mod360.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/mod360.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/lvl2pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/lvl2pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvl2pulse " "Found entity 1: lvl2pulse" {  } { { "TMZ-181_Verilog/lvl2pulse.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/lvl2pulse.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/hsv_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/hsv_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 hsv_rgb " "Found entity 1: hsv_rgb" {  } { { "TMZ-181_Verilog/hsv_rgb.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/hsv_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/greensc.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/greensc.v" { { "Info" "ISGN_ENTITY_NAME" "1 greensc " "Found entity 1: greensc" {  } { { "TMZ-181_Verilog/greensc.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/greensc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/grayscale.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/grayscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 grayscale " "Found entity 1: grayscale" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851307 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "gauss_pass_thru.v(10) " "Verilog HDL Module Instantiation warning at gauss_pass_thru.v(10): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851309 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "gauss_pass_thru.v(13) " "Verilog HDL Module Instantiation warning at gauss_pass_thru.v(13): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/gauss_pass_thru.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/gauss_pass_thru.v" { { "Info" "ISGN_ENTITY_NAME" "1 gauss_pass_thru " "Found entity 1: gauss_pass_thru" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/gauss.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/gauss.v" { { "Info" "ISGN_ENTITY_NAME" "1 gauss " "Found entity 1: gauss" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851315 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "edge_det_pass_thru.v(10) " "Verilog HDL Module Instantiation warning at edge_det_pass_thru.v(10): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/edge_det_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_det_pass_thru.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "edge_det_pass_thru.v(13) " "Verilog HDL Module Instantiation warning at edge_det_pass_thru.v(13): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/edge_det_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_det_pass_thru.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/edge_det_pass_thru.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/edge_det_pass_thru.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_det_pass_thru " "Found entity 1: edge_det_pass_thru" {  } { { "TMZ-181_Verilog/edge_det_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_det_pass_thru.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851317 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "divide.v(17) " "Verilog HDL Module Instantiation warning at divide.v(17): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/divide.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/divide.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851318 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide TMZ-181_Verilog/divide.v " "Entity \"divide\" obtained from \"TMZ-181_Verilog/divide.v\" instead of from Quartus Prime megafunction library" {  } { { "TMZ-181_Verilog/divide.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1653543851318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/divide.v 2 2 " "Found 2 design units, including 2 entities, in source file tmz-181_verilog/divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "TMZ-181_Verilog/divide.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851319 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_step " "Found entity 2: div_step" {  } { { "TMZ-181_Verilog/divide.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/divide.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 cursor " "Found entity 1: cursor" {  } { { "TMZ-181_Verilog/cursor.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incb INCb control.v(55) " "Verilog HDL Declaration information at control.v(55): object \"incb\" differs only in case from object \"INCb\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653543851321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decb DECb control.v(55) " "Verilog HDL Declaration information at control.v(55): object \"decb\" differs only in case from object \"DECb\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653543851321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incc INCc control.v(59) " "Verilog HDL Declaration information at control.v(59): object \"incc\" differs only in case from object \"INCc\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653543851321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decc DECc control.v(59) " "Verilog HDL Declaration information at control.v(59): object \"decc\" differs only in case from object \"DECc\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653543851322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/control.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/contrast.v 2 2 " "Found 2 design units, including 2 entities, in source file tmz-181_verilog/contrast.v" { { "Info" "ISGN_ENTITY_NAME" "1 contrast " "Found entity 1: contrast" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851324 ""} { "Info" "ISGN_ENTITY_NAME" "2 contrast_logic " "Found entity 2: contrast_logic" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/colordetc.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/colordetc.v" { { "Info" "ISGN_ENTITY_NAME" "1 colordetc " "Found entity 1: colordetc" {  } { { "TMZ-181_Verilog/colordetc.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/colordetc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/cartoon.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/cartoon.v" { { "Info" "ISGN_ENTITY_NAME" "1 cartoon " "Found entity 1: cartoon" {  } { { "TMZ-181_Verilog/cartoon.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/cartoon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/brightness.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/brightness.v" { { "Info" "ISGN_ENTITY_NAME" "1 brightness " "Found entity 1: brightness" {  } { { "TMZ-181_Verilog/brightness.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/blur.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/blur.v" { { "Info" "ISGN_ENTITY_NAME" "1 blur " "Found entity 1: blur" {  } { { "TMZ-181_Verilog/blur.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/blur.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851331 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rom5x5.v " "Can't analyze file -- file rom5x5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653543851335 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref DE1_SOC_D8M_LB_RTL.v(115) " "Verilog HDL Declaration warning at DE1_SOC_D8M_LB_RTL.v(115): \"ref\" is SystemVerilog-2005 keyword" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 115 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1653543851336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_d8m_lb_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_d8m_lb_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_LB_RTL " "Found entity 1: DE1_SOC_D8M_LB_RTL" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851337 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_pll/vga_pll_0002.v " "Can't analyze file -- file V/vga_pll/vga_pll_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653543851341 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_pll.v " "Can't analyze file -- file V/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653543851343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test/pll_test_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test/pll_test_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_0002 " "Found entity 1: pll_test_0002" {  } { { "V/pll_test/pll_test_0002.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851346 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(297) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(297): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 297 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851350 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851354 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543851355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653543851366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653543851366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851390 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RAW2RGB_J.v " "Can't analyze file -- file V_D8M/RAW2RGB_J.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653543851393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RE_TRIGGER.v " "Can't analyze file -- file V_D8M/RE_TRIGGER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653543851399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "V_D8M/D8M_SET.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller_trig " "Found entity 1: VGA_Controller_trig" {  } { { "VGA_Controller/VGA_Controller_trig.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/VGA_Controller/VGA_Controller_trig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "V_D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851408 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653543851412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rgb_process.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rgb_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Process " "Found entity 1: RGB_Process" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/saturation.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/saturation.v" { { "Info" "ISGN_ENTITY_NAME" "1 saturation " "Found entity 1: saturation" {  } { { "TMZ-181_Verilog/saturation.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/saturation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543851416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543851416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_D8M_LB_RTL " "Elaborating entity \"DE1_SOC_D8M_LB_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653543851959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SOC_D8M_LB_RTL.v(146) " "Verilog HDL assignment warning at DE1_SOC_D8M_LB_RTL.v(146): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851962 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SOC_D8M_LB_RTL.v(147) " "Verilog HDL assignment warning at DE1_SOC_D8M_LB_RTL.v(147): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851962 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE1_SOC_D8M_LB_RTL.v(148) " "Verilog HDL assignment warning at DE1_SOC_D8M_LB_RTL.v(148): truncated value with size 32 to match size of target (13)" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851962 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE1_SOC_D8M_LB_RTL.v(149) " "Verilog HDL assignment warning at DE1_SOC_D8M_LB_RTL.v(149): truncated value with size 32 to match size of target (13)" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851962 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOC_D8M_LB_RTL.v(16) " "Output port \"LEDR\" at DE1_SOC_D8M_LB_RTL.v(16) has no driver" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653543851962 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE1_SOC_D8M_LB_RTL.v(38) " "Output port \"MIPI_MCLK\" at DE1_SOC_D8M_LB_RTL.v(38) has no driver" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653543851962 "|DE1_SOC_D8M_LB_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "u2" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "cfin" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851964 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1653543851965 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653543851965 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653543851965 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(124) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(124): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851975 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(170) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(170): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851975 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(197) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(197): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851975 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(222) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(222): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851975 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653543851975 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653543851975 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653543851975 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851979 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851979 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851979 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851981 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851981 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851982 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851982 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851984 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851984 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851984 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851984 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851984 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851984 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851984 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1653543851985 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851990 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851990 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851990 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851990 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851990 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851990 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851990 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543851990 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653543851991 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:ref\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "ref" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_0002 pll_test:ref\|pll_test_0002:pll_test_inst " "Elaborating entity \"pll_test_0002\" for hierarchy \"pll_test:ref\|pll_test_0002:pll_test_inst\"" {  } { { "V/pll_test.v" "pll_test_inst" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543851997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\"" {  } { { "V/pll_test/pll_test_0002.v" "altera_pll_i" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852036 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1653543852040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\"" {  } { { "V/pll_test/pll_test_0002.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852040 ""}  } { { "V/pll_test/pll_test_0002.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543852040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_SET D8M_SET:ccd " "Elaborating entity \"D8M_SET\" for hierarchy \"D8M_SET:ccd\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "ccd" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852042 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK D8M_SET.v(4) " "Output port \"SCLK\" at D8M_SET.v(4) has no driver" {  } { { "V_D8M/D8M_SET.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653543852043 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_WRITE_COUNTER D8M_SET:ccd\|D8M_WRITE_COUNTER:u3 " "Elaborating entity \"D8M_WRITE_COUNTER\" for hierarchy \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\"" {  } { { "V_D8M/D8M_SET.v" "u3" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(38) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(38): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852045 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(44) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(44): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852045 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(48) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(48): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852045 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(51) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(51): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852045 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_READ_COUNTER D8M_SET:ccd\|VGA_READ_COUNTER:cnt " "Elaborating entity \"VGA_READ_COUNTER\" for hierarchy \"D8M_SET:ccd\|VGA_READ_COUNTER:cnt\"" {  } { { "V_D8M/D8M_SET.v" "cnt" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_READ_COUNTER.v(15) " "Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852047 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|VGA_READ_COUNTER:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_L D8M_SET:ccd\|RAW2RGB_L:u4 " "Elaborating entity \"RAW2RGB_L\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\"" {  } { { "V_D8M/D8M_SET.v" "u4" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_L.v(54) " "Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852048 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDVAL RAW2RGB_L.v(22) " "Output port \"oDVAL\" at RAW2RGB_L.v(22) has no driver" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653543852048 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_L.v" "u0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(28) " "Verilog HDL assignment warning at Line_Buffer_J.v(28): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852049 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(31) " "Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852049 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(32) " "Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852049 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(33) " "Verilog HDL assignment warning at Line_Buffer_J.v(33): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852050 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(39) " "Verilog HDL assignment warning at Line_Buffer_J.v(39): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852050 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(46) " "Verilog HDL assignment warning at Line_Buffer_J.v(46): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852050 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543852092 ""}  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543852092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iup1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iup1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iup1 " "Found entity 1: altsyncram_iup1" {  } { { "db/altsyncram_iup1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_iup1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543852140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543852140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iup1 D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_iup1:auto_generated " "Elaborating entity \"altsyncram_iup1\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_iup1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_L.v" "bin" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(36) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(36): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852161 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(42) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(42): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852161 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(48) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(48): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852161 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(54) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(54): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852161 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_hsv rgb_hsv:h0 " "Elaborating entity \"rgb_hsv\" for hierarchy \"rgb_hsv:h0\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "h0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852162 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rgb_hsv.v(55) " "Verilog HDL Case Statement information at rgb_hsv.v(55): all case item expressions in this case statement are onehot" {  } { { "TMZ-181_Verilog/rgb_hsv.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653543852163 "|DE1_SOC_D8M_LB_RTL|rgb_hsv:h0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_hue rgb_hsv:h0\|rgb_hue:hr " "Elaborating entity \"rgb_hue\" for hierarchy \"rgb_hsv:h0\|rgb_hue:hr\"" {  } { { "TMZ-181_Verilog/rgb_hsv.v" "hr" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide rgb_hsv:h0\|rgb_hue:hr\|divide:d0 " "Elaborating entity \"divide\" for hierarchy \"rgb_hsv:h0\|rgb_hue:hr\|divide:d0\"" {  } { { "TMZ-181_Verilog/rgb_hsv.v" "d0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_step rgb_hsv:h0\|rgb_hue:hr\|divide:d0\|div_step:d8 " "Elaborating entity \"div_step\" for hierarchy \"rgb_hsv:h0\|rgb_hue:hr\|divide:d0\|div_step:d8\"" {  } { { "TMZ-181_Verilog/divide.v" "d8" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/divide.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod360 rgb_hsv:h0\|rgb_hue:hr\|mod360:m360 " "Elaborating entity \"mod360\" for hierarchy \"rgb_hsv:h0\|rgb_hue:hr\|mod360:m360\"" {  } { { "TMZ-181_Verilog/rgb_hsv.v" "m360" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsv_rgb hsv_rgb:r0 " "Elaborating entity \"hsv_rgb\" for hierarchy \"hsv_rgb:r0\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "r0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "ctrl" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvl2pulse control:ctrl\|lvl2pulse:INCb " "Elaborating entity \"lvl2pulse\" for hierarchy \"control:ctrl\|lvl2pulse:INCb\"" {  } { { "TMZ-181_Verilog/control.v" "INCb" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:edge_det0 " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:edge_det0\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "edge_det0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gauss edge_detect:edge_det0\|gauss:gs1 " "Elaborating entity \"gauss\" for hierarchy \"edge_detect:edge_det0\|gauss:gs1\"" {  } { { "TMZ-181_Verilog/edge_detect.v" "gs1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852233 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1653543852249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gauss_pass_thru edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0 " "Elaborating entity \"gauss_pass_thru\" for hierarchy \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\"" {  } { { "TMZ-181_Verilog/gauss.v" "pass0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_shift_en_gen edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|row_shift_en_gen:en_gen0 " "Elaborating entity \"row_shift_en_gen\" for hierarchy \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|row_shift_en_gen:en_gen0\"" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "en_gen0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_adr edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|shift_adr:shiftadrs0 " "Elaborating entity \"shift_adr\" for hierarchy \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|shift_adr:shiftadrs0\"" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "shiftadrs0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sat_adr edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|shift_adr:shiftadrs0\|sat_adr:as0 " "Elaborating entity \"sat_adr\" for hierarchy \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|shift_adr:shiftadrs0\|sat_adr:as0\"" {  } { { "TMZ-181_Verilog/shift_adr.v" "as0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/shift_adr.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowRam edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0 " "Elaborating entity \"rowRam\" for hierarchy \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\"" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "r0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c0 " "Elaborating entity \"shift_reg\" for hierarchy \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c0\"" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "c0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturate edge_detect:edge_det0\|gauss:gs1\|saturate:satr " "Elaborating entity \"saturate\" for hierarchy \"edge_detect:edge_det0\|gauss:gs1\|saturate:satr\"" {  } { { "TMZ-181_Verilog/gauss.v" "satr" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_edge_det edge_detect:edge_det0\|sobel_edge_det:sed " "Elaborating entity \"sobel_edge_det\" for hierarchy \"edge_detect:edge_det0\|sobel_edge_det:sed\"" {  } { { "TMZ-181_Verilog/edge_detect.v" "sed" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sobel_edge_det.v(88) " "Verilog HDL assignment warning at sobel_edge_det.v(88): truncated value with size 32 to match size of target (11)" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852323 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|sobel_edge_det:sed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sobel_edge_det.v(89) " "Verilog HDL assignment warning at sobel_edge_det.v(89): truncated value with size 32 to match size of target (11)" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852323 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|sobel_edge_det:sed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 sobel_edge_det.v(115) " "Verilog HDL assignment warning at sobel_edge_det.v(115): truncated value with size 11 to match size of target (8)" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543852323 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|sobel_edge_det:sed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_det_pass_thru edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0 " "Elaborating entity \"edge_det_pass_thru\" for hierarchy \"edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0\"" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "pass0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cartoon cartoon:cartoon1 " "Elaborating entity \"cartoon\" for hierarchy \"cartoon:cartoon1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "cartoon1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colordetc colordetc:colodetc1 " "Elaborating entity \"colordetc\" for hierarchy \"colordetc:colodetc1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "colodetc1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852350 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "colordetc.v(47) " "Verilog HDL Case Statement information at colordetc.v(47): all case item expressions in this case statement are onehot" {  } { { "TMZ-181_Verilog/colordetc.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/colordetc.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653543852351 "|DE1_SOC_D8M_LB_RTL|colordetc:colodetc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greensc greensc:greensc1 " "Elaborating entity \"greensc\" for hierarchy \"greensc:greensc1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "greensc1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blur blur:gs2 " "Elaborating entity \"blur\" for hierarchy \"blur:gs2\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "gs2" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayscale grayscale:grayscale1 " "Elaborating entity \"grayscale\" for hierarchy \"grayscale:grayscale1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "grayscale1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brightness brightness:brightness1 " "Elaborating entity \"brightness\" for hierarchy \"brightness:brightness1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "brightness1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contrast contrast:contrast1 " "Elaborating entity \"contrast\" for hierarchy \"contrast:contrast1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "contrast1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contrast_logic contrast:contrast1\|contrast_logic:cl " "Elaborating entity \"contrast_logic\" for hierarchy \"contrast:contrast1\|contrast_logic:cl\"" {  } { { "TMZ-181_Verilog/contrast.v" "cl" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturation saturation:saturation1 " "Elaborating entity \"saturation\" for hierarchy \"saturation:saturation1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "saturation1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursor cursor:cursor1 " "Elaborating entity \"cursor\" for hierarchy \"cursor:cursor1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "cursor1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543852447 ""}
{ "Warning" "WSGN_WIRE_LOOP" "D8M_SET:ccd\|SDATA " "Node \"D8M_SET:ccd\|SDATA\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "V_D8M/D8M_SET.v" "SDATA" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 5 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1653543854622 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "V/pll_test/pll_test_0002.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } } { "V/pll_test.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test.v" 22 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543854795 "|DE1_SOC_D8M_LB_RTL|pll_test:ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653543854795 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653543854795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653543858976 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "24 " "Found 24 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "blur:gs2\|gauss:gs1\|rowRam:r10\|mem " "RAM logic \"blur:gs2\|gauss:gs1\|rowRam:r10\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "blur:gs2\|gauss:gs1\|rowRam:r0\|mem " "RAM logic \"blur:gs2\|gauss:gs1\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem " "RAM logic \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem " "RAM logic \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem " "RAM logic \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem " "RAM logic \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem " "RAM logic \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem " "RAM logic \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r2\|mem " "RAM logic \"edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r2\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r0\|mem " "RAM logic \"edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:passBlur\|rowRam:r1\|mem " "RAM logic \"edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:passBlur\|rowRam:r1\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:passBlur\|rowRam:r0\|mem " "RAM logic \"edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:passBlur\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r1\|mem " "RAM logic \"edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r1\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r0\|mem " "RAM logic \"edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r0\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r10\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r10\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r0\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem " "RAM logic \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653543859098 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653543859098 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1653543860943 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1653543860943 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1653543860960 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1653543860960 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1653543860967 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1653543860967 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1653543861011 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1653543861011 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "84 " "Inferred 84 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r10\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r10\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r9\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r9\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r8\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r8\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r8\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r8\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r7\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r7\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r6\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r6\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r5\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r5\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r4\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r4\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r3\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r3\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r2\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r2\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r1\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r1\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r1\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r1\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|sobel_edge_det:sed\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:passBlur\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:passBlur\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:passBlur\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:passBlur\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r10\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r10\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r9\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r9\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r8\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r8\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r8\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r8\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r7\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r7\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r6\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r6\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r5\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r5\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r4\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r4\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r3\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r3\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r2\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r2\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r1\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r1\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|reg_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|reg_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|reg_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"edge_detect:edge_det0\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|reg_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "grayscale:grayscale1\|pixel_out_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"grayscale:grayscale1\|pixel_out_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "brightness:brightness1\|pass_thru_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"brightness:brightness1\|pass_thru_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543865935 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653543865935 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "981 " "Inferred 981 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult84 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult84\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult84" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult95 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult95\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult95" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult91 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult91\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult91" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult85 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult85\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult85" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult79 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult79\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult79" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult41\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult41" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult35\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult35" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult29\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult29" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult25\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult25" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult7\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult7" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult6\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult6" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult5\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult5" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult4\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult4" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult3\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult3" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult2\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult2" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult116 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult116\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult116" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult115 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult115\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult115" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult114 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult114\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult114" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult113 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult113\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult113" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult112 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult112\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult112" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult108 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult108\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult108" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult107 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult107\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult107" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult106 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult106\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult106" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult105 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult105\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult105" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult104 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult104\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult104" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult103 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult103\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult103" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult102 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult102\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult102" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult101 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult101\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult101" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult100 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult100\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult100" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult98 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult98\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult98" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult97 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult97\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult97" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult89 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult89\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult89" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult88 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult88\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult88" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult87 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult87\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult87" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult86 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult86\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult86" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult78 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult78\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult78" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult77 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult77\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult77" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult76 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult76\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult76" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult75 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult75\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult75" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult67 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult67\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult67" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult66 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult66\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult66" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult65 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult65\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult65" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult64 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult64\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult64" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult56\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult56" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult55\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult55" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult54\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult54" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult53\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult53" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult45\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult45" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult44\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult44" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult43\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult43" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult42\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult42" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult34\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult34" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult33\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult33" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult32\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult32" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult31\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult31" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult23\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult23" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult22\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult22" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult20\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult20" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult19\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult19" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult18\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult18" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult17\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult17" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult205 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult205\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult205" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult216 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult216\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult216" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult212 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult212\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult212" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult206 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult206\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult206" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult200 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult200\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult200" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult162 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult162\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult162" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult156 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult156\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult156" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult150 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult150\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult150" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult146 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult146\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult146" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult128 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult128\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult128" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult127 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult127\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult127" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult126 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult126\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult126" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult125 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult125\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult125" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult124 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult124\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult124" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult123 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult123\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult123" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult237 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult237\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult237" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult236 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult236\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult236" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult235 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult235\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult235" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult234 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult234\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult234" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult233 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult233\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult233" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult229 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult229\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult229" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult228 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult228\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult228" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult227 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult227\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult227" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult226 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult226\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult226" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult225 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult225\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult225" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult224 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult224\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult224" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult223 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult223\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult223" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult222 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult222\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult222" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult221 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult221\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult221" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult219 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult219\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult219" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult218 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult218\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult218" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult210 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult210\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult210" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult209 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult209\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult209" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult208 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult208\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult208" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult207 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult207\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult207" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult199 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult199\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult199" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult198 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult198\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult198" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult197 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult197\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult197" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult196 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult196\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult196" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult188 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult188\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult188" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult187 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult187\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult187" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult186 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult186\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult186" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult185 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult185\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult185" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult177 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult177\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult177" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult176 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult176\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult176" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult175 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult175\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult175" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult174 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult174\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult174" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult166 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult166\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult166" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult165 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult165\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult165" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult164 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult164\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult164" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult163 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult163\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult163" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult155 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult155\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult155" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult154 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult154\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult154" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult153 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult153\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult153" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult152 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult152\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult152" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult144 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult144\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult144" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult143 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult143\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult143" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult141 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult141\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult141" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult140 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult140\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult140" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult139 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult139\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult139" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult138 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult138\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult138" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult326 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult326\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult326" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult337 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult337\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult337" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult333 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult333\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult333" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult327 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult327\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult327" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult321 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult321\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult321" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult283 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult283\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult283" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult277 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult277\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult277" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult271 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult271\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult271" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult267 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult267\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult267" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult249 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult249\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult249" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult248 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult248\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult248" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult247 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult247\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult247" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult246 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult246\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult246" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult245 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult245\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult245" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult244 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult244\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult244" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult358 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult358\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult358" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult357 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult357\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult357" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult356 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult356\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult356" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult355 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult355\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult355" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult354 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult354\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult354" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult350 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult350\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult350" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult349 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult349\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult349" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult348 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult348\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult348" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult347 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult347\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult347" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult346 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult346\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult346" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult345 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult345\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult345" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult344 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult344\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult344" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult343 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult343\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult343" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult342 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult342\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult342" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult340 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult340\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult340" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult339 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult339\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult339" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult331 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult331\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult331" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult330 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult330\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult330" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult329 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult329\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult329" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult328 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult328\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult328" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult320 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult320\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult320" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult319 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult319\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult319" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult318 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult318\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult318" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult317 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult317\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult317" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult309 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult309\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult309" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult308 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult308\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult308" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult307 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult307\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult307" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult306 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult306\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult306" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult298 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult298\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult298" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult297 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult297\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult297" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult296 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult296\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult296" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult295 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult295\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult295" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult287 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult287\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult287" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult286 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult286\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult286" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult285 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult285\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult285" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult284 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult284\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult284" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult276 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult276\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult276" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult275 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult275\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult275" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult274 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult274\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult274" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult273 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult273\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult273" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult265 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult265\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult265" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult264 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult264\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult264" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult262 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult262\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult262" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult261 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult261\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult261" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult260 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult260\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult260" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult259 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult259\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult259" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult84 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult84\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult84" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult95 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult95\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult95" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult91 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult91\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult91" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult85 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult85\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult85" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult79 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult79\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult79" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult41\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult41" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult35\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult35" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult29\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult29" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult25\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult25" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult7\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult7" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult6\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult6" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult5\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult5" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult4\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult4" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult3\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult3" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult2\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult2" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult116 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult116\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult116" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult115 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult115\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult115" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult114 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult114\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult114" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult113 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult113\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult113" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult112 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult112\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult112" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult108 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult108\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult108" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult107 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult107\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult107" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult106 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult106\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult106" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult105 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult105\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult105" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult104 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult104\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult104" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult103 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult103\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult103" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult102 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult102\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult102" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult101 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult101\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult101" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult100 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult100\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult100" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult98 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult98\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult98" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult97 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult97\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult97" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult89 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult89\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult89" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult88 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult88\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult88" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult87 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult87\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult87" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult86 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult86\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult86" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult78 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult78\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult78" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult77 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult77\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult77" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult76 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult76\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult76" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult75 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult75\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult75" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult67 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult67\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult67" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult66 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult66\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult66" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult65 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult65\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult65" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult64 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult64\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult64" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult56\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult56" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult55\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult55" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult54\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult54" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult53\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult53" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult45\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult45" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult44\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult44" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult43\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult43" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult42\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult42" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult34\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult34" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult33\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult33" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult32\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult32" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult31\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult31" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult23\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult23" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult22\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult22" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult20\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult20" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult19\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult19" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult18\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult18" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult17\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult17" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult205 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult205\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult205" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult216 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult216\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult216" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult212 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult212\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult212" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult206 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult206\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult206" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult200 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult200\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult200" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult162 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult162\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult162" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult156 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult156\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult156" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult150 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult150\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult150" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult146 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult146\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult146" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult128 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult128\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult128" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult127 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult127\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult127" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult126 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult126\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult126" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult125 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult125\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult125" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult124 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult124\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult124" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult123 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult123\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult123" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult237 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult237\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult237" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult236 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult236\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult236" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult235 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult235\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult235" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult234 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult234\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult234" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult233 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult233\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult233" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult229 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult229\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult229" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult228 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult228\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult228" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult227 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult227\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult227" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult226 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult226\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult226" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult225 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult225\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult225" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult224 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult224\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult224" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult223 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult223\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult223" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult222 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult222\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult222" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult221 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult221\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult221" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult219 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult219\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult219" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult218 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult218\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult218" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult210 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult210\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult210" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult209 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult209\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult209" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult208 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult208\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult208" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult207 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult207\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult207" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult199 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult199\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult199" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult198 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult198\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult198" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult197 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult197\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult197" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult196 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult196\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult196" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult188 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult188\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult188" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult187 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult187\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult187" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult186 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult186\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult186" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult185 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult185\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult185" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult177 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult177\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult177" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult176 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult176\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult176" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult175 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult175\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult175" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult174 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult174\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult174" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult166 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult166\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult166" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult165 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult165\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult165" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult164 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult164\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult164" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult163 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult163\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult163" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult155 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult155\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult155" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult154 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult154\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult154" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult153 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult153\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult153" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult152 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult152\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult152" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult144 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult144\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult144" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult143 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult143\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult143" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult141 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult141\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult141" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult140 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult140\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult140" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult139 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult139\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult139" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult138 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult138\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult138" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult326 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult326\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult326" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult337 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult337\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult337" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult333 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult333\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult333" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult327 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult327\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult327" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult321 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult321\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult321" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult283 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult283\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult283" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult277 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult277\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult277" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult271 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult271\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult271" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult267 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult267\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult267" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult249 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult249\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult249" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult248 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult248\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult248" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult247 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult247\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult247" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult246 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult246\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult246" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult245 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult245\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult245" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult244 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult244\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult244" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult358 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult358\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult358" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult357 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult357\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult357" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult356 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult356\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult356" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult355 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult355\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult355" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult354 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult354\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult354" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult350 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult350\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult350" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult349 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult349\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult349" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult348 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult348\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult348" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult347 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult347\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult347" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult346 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult346\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult346" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult345 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult345\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult345" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult344 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult344\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult344" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult343 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult343\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult343" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult342 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult342\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult342" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult340 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult340\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult340" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult339 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult339\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult339" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult331 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult331\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult331" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult330 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult330\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult330" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult329 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult329\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult329" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult328 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult328\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult328" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult320 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult320\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult320" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult319 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult319\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult319" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult318 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult318\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult318" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult317 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult317\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult317" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult309 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult309\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult309" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult308 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult308\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult308" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult307 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult307\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult307" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult306 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult306\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult306" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult298 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult298\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult298" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult297 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult297\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult297" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult296 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult296\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult296" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult295 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult295\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult295" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult287 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult287\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult287" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult286 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult286\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult286" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult285 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult285\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult285" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult284 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult284\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult284" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult276 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult276\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult276" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult275 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult275\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult275" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult274 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult274\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult274" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult273 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult273\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult273" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult265 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult265\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult265" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult264 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult264\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult264" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult262 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult262\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult262" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult261 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult261\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult261" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult260 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult260\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult260" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult259 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult259\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult259" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult60 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult60\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult60" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult83 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult83\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult83" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult82 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult82\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult82" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult81 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult81\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult81" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult80 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult80\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult80" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult73 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult73\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult73" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult72 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult72\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult72" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult71 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult71\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult71" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult70 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult70\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult70" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult69 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult69\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult69" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult62 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult62\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult62" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult61 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult61\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult61" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult59 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult59\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult59" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult58\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult58" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult51\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult51" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult50\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult50" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult49\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult49" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult48\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult48" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult47\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult47" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult40\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult40" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult39\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult39" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult38\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult38" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult37\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult37" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult36\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult36" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult94 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult94\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult94" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult93 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult93\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult93" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult92 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult92\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult92" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult74 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult74\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult74" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult68 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult68\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult68" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult63 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult63\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult63" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult57\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult57" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult52\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult52" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult46\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult46" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult28\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult28" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult27\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult27" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult26\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult26" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult96 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult96\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult96" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult90 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult90\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult90" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult30\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult30" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult24\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult24" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult16\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult16" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult15\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult15" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult14\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult14" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult13\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult13" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult12\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult12" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult8\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult8" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult117 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult117\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult117" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult118 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult118\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult118" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult181 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult181\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult181" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult204 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult204\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult204" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult203 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult203\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult203" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult202 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult202\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult202" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult201 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult201\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult201" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult194 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult194\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult194" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult193 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult193\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult193" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult192 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult192\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult192" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult191 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult191\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult191" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult190 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult190\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult190" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult183 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult183\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult183" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult182 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult182\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult182" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult180 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult180\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult180" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult179 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult179\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult179" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult172 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult172\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult172" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult171 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult171\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult171" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult170 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult170\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult170" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult169 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult169\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult169" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult168 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult168\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult168" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult161 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult161\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult161" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult160 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult160\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult160" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult159 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult159\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult159" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult158 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult158\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult158" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult157 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult157\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult157" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult215 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult215\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult215" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult214 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult214\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult214" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult213 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult213\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult213" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult195 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult195\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult195" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult189 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult189\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult189" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult184 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult184\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult184" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult178 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult178\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult178" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult173 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult173\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult173" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult167 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult167\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult167" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult149 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult149\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult149" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult148 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult148\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult148" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult147 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult147\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult147" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult217 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult217\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult217" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult211 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult211\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult211" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult151 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult151\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult151" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult145 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult145\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult145" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult137 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult137\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult137" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult136 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult136\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult136" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult135 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult135\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult135" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult134 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult134\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult134" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult133 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult133\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult133" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult129 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult129\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult129" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult238 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult238\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult238" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult239 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult239\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult239" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult302 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult302\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult302" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult325 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult325\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult325" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult324 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult324\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult324" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult323 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult323\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult323" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult322 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult322\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult322" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult315 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult315\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult315" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult314 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult314\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult314" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult313 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult313\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult313" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult312 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult312\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult312" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult311 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult311\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult311" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult304 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult304\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult304" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult303 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult303\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult303" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult301 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult301\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult301" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult300 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult300\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult300" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult293 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult293\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult293" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult292 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult292\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult292" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult291 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult291\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult291" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult290 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult290\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult290" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult289 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult289\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult289" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult282 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult282\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult282" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult281 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult281\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult281" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult280 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult280\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult280" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult279 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult279\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult279" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult278 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult278\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult278" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult336 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult336\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult336" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult335 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult335\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult335" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult334 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult334\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult334" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult316 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult316\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult316" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult310 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult310\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult310" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult305 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult305\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult305" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult299 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult299\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult299" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult294 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult294\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult294" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult288 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult288\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult288" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult270 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult270\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult270" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult269 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult269\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult269" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult268 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult268\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult268" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult338 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult338\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult338" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult332 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult332\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult332" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult272 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult272\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult272" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult266 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult266\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult266" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult258 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult258\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult258" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult257 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult257\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult257" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult256 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult256\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult256" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult255 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult255\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult255" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult254 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult254\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult254" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult250 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult250\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult250" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult359 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult359\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult359" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs2\|Mult360 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs2\|Mult360\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult360" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult60 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult60\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult60" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult83 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult83\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult83" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult82 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult82\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult82" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult81 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult81\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult81" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult80 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult80\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult80" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult73 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult73\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult73" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult72 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult72\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult72" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult71 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult71\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult71" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult70 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult70\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult70" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult69 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult69\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult69" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult62 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult62\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult62" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult61 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult61\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult61" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult59 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult59\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult59" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult58\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult58" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult51\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult51" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult50\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult50" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult49\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult49" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult48\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult48" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult47\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult47" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult40\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult40" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult39\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult39" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult38\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult38" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult37\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult37" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult36\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult36" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult94 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult94\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult94" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult93 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult93\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult93" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult92 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult92\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult92" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult74 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult74\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult74" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult68 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult68\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult68" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult63 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult63\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult63" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult57\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult57" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult52\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult52" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult46\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult46" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult28\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult28" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult27\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult27" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult26\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult26" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult96 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult96\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult96" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult90 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult90\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult90" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult30\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult30" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult24\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult24" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult16\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult16" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult15\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult15" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult14\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult14" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult13\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult13" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult12\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult12" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult8\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult8" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult117 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult117\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult117" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult118 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult118\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult118" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult181 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult181\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult181" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult204 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult204\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult204" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult203 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult203\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult203" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult202 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult202\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult202" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult201 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult201\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult201" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult194 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult194\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult194" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult193 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult193\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult193" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult192 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult192\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult192" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult191 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult191\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult191" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult190 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult190\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult190" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult183 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult183\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult183" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult182 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult182\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult182" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult180 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult180\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult180" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult179 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult179\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult179" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult172 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult172\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult172" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult171 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult171\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult171" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult170 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult170\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult170" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult169 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult169\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult169" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult168 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult168\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult168" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult161 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult161\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult161" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult160 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult160\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult160" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult159 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult159\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult159" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult158 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult158\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult158" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult157 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult157\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult157" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult215 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult215\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult215" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult214 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult214\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult214" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult213 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult213\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult213" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult195 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult195\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult195" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult189 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult189\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult189" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult184 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult184\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult184" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult178 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult178\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult178" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult173 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult173\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult173" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult167 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult167\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult167" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult149 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult149\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult149" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult148 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult148\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult148" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult147 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult147\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult147" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult217 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult217\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult217" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult211 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult211\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult211" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult151 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult151\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult151" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult145 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult145\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult145" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult137 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult137\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult137" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult136 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult136\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult136" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult135 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult135\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult135" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult134 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult134\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult134" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult133 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult133\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult133" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult129 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult129\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult129" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult238 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult238\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult238" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult239 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult239\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult239" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult302 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult302\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult302" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult325 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult325\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult325" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult324 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult324\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult324" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult323 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult323\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult323" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult322 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult322\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult322" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult315 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult315\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult315" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult314 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult314\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult314" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult313 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult313\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult313" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult312 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult312\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult312" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult311 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult311\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult311" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult304 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult304\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult304" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult303 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult303\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult303" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult301 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult301\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult301" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult300 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult300\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult300" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult293 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult293\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult293" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult292 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult292\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult292" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult291 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult291\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult291" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult290 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult290\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult290" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult289 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult289\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult289" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult282 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult282\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult282" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult281 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult281\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult281" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult280 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult280\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult280" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult279 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult279\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult279" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult278 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult278\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult278" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult336 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult336\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult336" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult335 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult335\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult335" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult334 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult334\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult334" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult316 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult316\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult316" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult310 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult310\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult310" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult305 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult305\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult305" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult299 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult299\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult299" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult294 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult294\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult294" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult288 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult288\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult288" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult270 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult270\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult270" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult269 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult269\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult269" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult268 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult268\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult268" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult338 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult338\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult338" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult332 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult332\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult332" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult272 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult272\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult272" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult266 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult266\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult266" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult258 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult258\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult258" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult257 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult257\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult257" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult256 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult256\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult256" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult255 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult255\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult255" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult254 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult254\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult254" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult250 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult250\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult250" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult359 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult359\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult359" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "edge_detect:edge_det0\|gauss:gs1\|Mult360 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"edge_detect:edge_det0\|gauss:gs1\|Mult360\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult360" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult84 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult84\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult84" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult95 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult95\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult95" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult91 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult91\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult91" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult85 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult85\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult85" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult79 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult79\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult79" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult41\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult41" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult35\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult35" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult29\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult29" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult25\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult25" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult7\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult7" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult6\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult6" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult5\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult5" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult4\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult4" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult3\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult3" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult2\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult2" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult116 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult116\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult116" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult115 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult115\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult115" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult114 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult114\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult114" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult113 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult113\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult113" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult112 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult112\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult112" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult108 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult108\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult108" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult107 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult107\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult107" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult106 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult106\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult106" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult105 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult105\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult105" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult104 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult104\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult104" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult103 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult103\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult103" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult102 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult102\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult102" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult101 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult101\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult101" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult100 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult100\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult100" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult98 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult98\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult98" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult97 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult97\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult97" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult89 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult89\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult89" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult88 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult88\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult88" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult87 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult87\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult87" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult86 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult86\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult86" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult78 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult78\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult78" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult77 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult77\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult77" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult76 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult76\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult76" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult75 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult75\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult75" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult67 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult67\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult67" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult66 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult66\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult66" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult65 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult65\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult65" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult64 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult64\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult64" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult56\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult56" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult55\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult55" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult54\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult54" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult53\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult53" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult45\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult45" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult44\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult44" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult43\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult43" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult42\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult42" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult34\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult34" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult33\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult33" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult32\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult32" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult31\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult31" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult23\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult23" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult22\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult22" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult20\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult20" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult19\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult19" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult18\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult18" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult17\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult17" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult205 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult205\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult205" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult216 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult216\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult216" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult212 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult212\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult212" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult206 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult206\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult206" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult200 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult200\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult200" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult162 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult162\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult162" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult156 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult156\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult156" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult150 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult150\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult150" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult146 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult146\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult146" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult128 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult128\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult128" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult127 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult127\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult127" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult126 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult126\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult126" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult125 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult125\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult125" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult124 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult124\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult124" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult123 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult123\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult123" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult237 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult237\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult237" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult236 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult236\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult236" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult235 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult235\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult235" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult234 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult234\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult234" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult233 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult233\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult233" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult229 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult229\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult229" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult228 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult228\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult228" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult227 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult227\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult227" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult226 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult226\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult226" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult225 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult225\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult225" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult224 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult224\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult224" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult223 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult223\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult223" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult222 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult222\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult222" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult221 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult221\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult221" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult219 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult219\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult219" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult218 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult218\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult218" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult210 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult210\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult210" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult209 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult209\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult209" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult208 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult208\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult208" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult207 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult207\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult207" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult199 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult199\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult199" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult198 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult198\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult198" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult197 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult197\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult197" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult196 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult196\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult196" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult188 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult188\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult188" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult187 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult187\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult187" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult186 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult186\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult186" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult185 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult185\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult185" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult177 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult177\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult177" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult176 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult176\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult176" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult175 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult175\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult175" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult174 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult174\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult174" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult166 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult166\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult166" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult165 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult165\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult165" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult164 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult164\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult164" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult163 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult163\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult163" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult155 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult155\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult155" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult154 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult154\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult154" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult153 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult153\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult153" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult152 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult152\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult152" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult144 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult144\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult144" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult143 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult143\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult143" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult141 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult141\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult141" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult140 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult140\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult140" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult139 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult139\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult139" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult138 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult138\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult138" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult326 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult326\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult326" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult337 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult337\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult337" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult333 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult333\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult333" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult327 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult327\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult327" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult321 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult321\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult321" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult283 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult283\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult283" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult277 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult277\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult277" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult271 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult271\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult271" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult267 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult267\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult267" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult249 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult249\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult249" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult248 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult248\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult248" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult247 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult247\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult247" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult246 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult246\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult246" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult245 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult245\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult245" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult244 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult244\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult244" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult358 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult358\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult358" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult357 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult357\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult357" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult356 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult356\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult356" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult355 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult355\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult355" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult354 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult354\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult354" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult350 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult350\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult350" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult349 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult349\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult349" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult348 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult348\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult348" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult347 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult347\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult347" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult346 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult346\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult346" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult345 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult345\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult345" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult344 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult344\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult344" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult343 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult343\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult343" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult342 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult342\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult342" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult340 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult340\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult340" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult339 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult339\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult339" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult331 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult331\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult331" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult330 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult330\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult330" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult329 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult329\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult329" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult328 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult328\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult328" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult320 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult320\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult320" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult319 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult319\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult319" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult318 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult318\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult318" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult317 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult317\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult317" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult309 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult309\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult309" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult308 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult308\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult308" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult307 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult307\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult307" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult306 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult306\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult306" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult298 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult298\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult298" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult297 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult297\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult297" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult296 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult296\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult296" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult295 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult295\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult295" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult287 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult287\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult287" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult286 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult286\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult286" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult285 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult285\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult285" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult284 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult284\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult284" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult276 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult276\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult276" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult275 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult275\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult275" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult274 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult274\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult274" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult273 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult273\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult273" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult265 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult265\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult265" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult264 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult264\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult264" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult262 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult262\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult262" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult261 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult261\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult261" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult260 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult260\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult260" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult259 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult259\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult259" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult60 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult60\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult60" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult83 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult83\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult83" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult82 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult82\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult82" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult81 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult81\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult81" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult80 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult80\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult80" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult73 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult73\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult73" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult72 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult72\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult72" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult71 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult71\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult71" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult70 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult70\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult70" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult69 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult69\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult69" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult62 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult62\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult62" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult61 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult61\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult61" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult59 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult59\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult59" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult58\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult58" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult51\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult51" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult50\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult50" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult49\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult49" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult48\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult48" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult47\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult47" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult40\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult40" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult39\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult39" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult38\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult38" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult37\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult37" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult36\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult36" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult94 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult94\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult94" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult93 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult93\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult93" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult92 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult92\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult92" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult74 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult74\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult74" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult68 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult68\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult68" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult63 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult63\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult63" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult57\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult57" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult52\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult52" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult46\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult46" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult28\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult28" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult27\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult27" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult26\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult26" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult96 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult96\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult96" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult90 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult90\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult90" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult30\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult30" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult24\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult24" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult16\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult16" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult15\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult15" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult14\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult14" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult13\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult13" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult12\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult12" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult8\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult8" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult117 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult117\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult117" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult118 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult118\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult118" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult181 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult181\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult181" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult204 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult204\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult204" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult203 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult203\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult203" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult202 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult202\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult202" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult201 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult201\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult201" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult194 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult194\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult194" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult193 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult193\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult193" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult192 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult192\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult192" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult191 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult191\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult191" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult190 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult190\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult190" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult183 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult183\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult183" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult182 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult182\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult182" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult180 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult180\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult180" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult179 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult179\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult179" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult172 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult172\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult172" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult171 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult171\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult171" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult170 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult170\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult170" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult169 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult169\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult169" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult168 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult168\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult168" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult161 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult161\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult161" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult160 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult160\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult160" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult159 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult159\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult159" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult158 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult158\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult158" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult157 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult157\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult157" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult215 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult215\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult215" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult214 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult214\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult214" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult213 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult213\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult213" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult195 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult195\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult195" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult189 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult189\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult189" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult184 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult184\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult184" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult178 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult178\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult178" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult173 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult173\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult173" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult167 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult167\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult167" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult149 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult149\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult149" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult148 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult148\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult148" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult147 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult147\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult147" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult217 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult217\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult217" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult211 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult211\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult211" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult151 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult151\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult151" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult145 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult145\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult145" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult137 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult137\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult137" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult136 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult136\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult136" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult135 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult135\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult135" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult134 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult134\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult134" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult133 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult133\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult133" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult129 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult129\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult129" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult238 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult238\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult238" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult239 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult239\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult239" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult302 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult302\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult302" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult325 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult325\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult325" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult324 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult324\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult324" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult323 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult323\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult323" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult322 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult322\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult322" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult315 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult315\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult315" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult314 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult314\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult314" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult313 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult313\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult313" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult312 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult312\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult312" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult311 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult311\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult311" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult304 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult304\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult304" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult303 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult303\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult303" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult301 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult301\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult301" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult300 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult300\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult300" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult293 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult293\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult293" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult292 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult292\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult292" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult291 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult291\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult291" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult290 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult290\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult290" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult289 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult289\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult289" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult282 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult282\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult282" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult281 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult281\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult281" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult280 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult280\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult280" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult279 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult279\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult279" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult278 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult278\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult278" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult336 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult336\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult336" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult335 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult335\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult335" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult334 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult334\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult334" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult316 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult316\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult316" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult310 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult310\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult310" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult305 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult305\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult305" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult299 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult299\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult299" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult294 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult294\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult294" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult288 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult288\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult288" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult270 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult270\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult270" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult269 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult269\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult269" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult268 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult268\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult268" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult338 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult338\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult338" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult332 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult332\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult332" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult272 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult272\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult272" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult266 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult266\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult266" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult258 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult258\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult258" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult257 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult257\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult257" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult256 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult256\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult256" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult255 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult255\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult255" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult254 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult254\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult254" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult250 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult250\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult250" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult359 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult359\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult359" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blur:gs2\|gauss:gs1\|Mult360 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blur:gs2\|gauss:gs1\|Mult360\"" {  } { { "TMZ-181_Verilog/gauss.v" "Mult360" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543866020 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653543866020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r10\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r10\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543866084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs1\|rowRam:r10\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs1\|rowRam:r10\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866084 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543866084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29n1 " "Found entity 1: altsyncram_29n1" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543866129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543866129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|altshift_taps:reg_0_rtl_0 " "Elaborated megafunction instantiation \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|altshift_taps:reg_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543866836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|altshift_taps:reg_0_rtl_0 " "Instantiated megafunction \"blur:gs2\|gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|altshift_taps:reg_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543866836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543866836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cgv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cgv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cgv " "Found entity 1: shift_taps_cgv" {  } { { "db/shift_taps_cgv.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/shift_taps_cgv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543866889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543866889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr91 " "Found entity 1: altsyncram_pr91" {  } { { "db/altsyncram_pr91.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_pr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543866937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543866937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543866980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543866980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "brightness:brightness1\|altshift_taps:pass_thru_rtl_0 " "Elaborated megafunction instantiation \"brightness:brightness1\|altshift_taps:pass_thru_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "brightness:brightness1\|altshift_taps:pass_thru_rtl_0 " "Instantiated megafunction \"brightness:brightness1\|altshift_taps:pass_thru_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 48 " "Parameter \"WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543867179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2vu " "Found entity 1: shift_taps_2vu" {  } { { "db/shift_taps_2vu.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/shift_taps_2vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tr91 " "Found entity 1: altsyncram_tr91" {  } { { "db/altsyncram_tr91.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_tr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "grayscale:grayscale1\|altshift_taps:pixel_out_rtl_0 " "Elaborated megafunction instantiation \"grayscale:grayscale1\|altshift_taps:pixel_out_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "grayscale:grayscale1\|altshift_taps:pixel_out_rtl_0 " "Instantiated megafunction \"grayscale:grayscale1\|altshift_taps:pixel_out_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867453 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543867453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gtu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gtu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gtu " "Found entity 1: shift_taps_gtu" {  } { { "db/shift_taps_gtu.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/shift_taps_gtu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_po91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po91 " "Found entity 1: altsyncram_po91" {  } { { "db/altsyncram_po91.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_po91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867621 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543867621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\|multcore:mult_core edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\|multcore:mult_core\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\|multcore:mult_core\|mpar_add:padder edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7h " "Found entity 1: add_sub_s7h" {  } { { "db/add_sub_s7h.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/add_sub_s7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\|altshift:external_latency_ffs edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult84\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867794 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543867794 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\|multcore:mult_core edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\|multcore:mult_core\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r7h " "Found entity 1: add_sub_r7h" {  } { { "db/add_sub_r7h.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/add_sub_r7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\|altshift:external_latency_ffs edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult95\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543867947 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543867947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\|multcore:mult_core edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q7h " "Found entity 1: add_sub_q7h" {  } { { "db/add_sub_q7h.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/add_sub_q7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543867996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543867996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\|altshift:external_latency_ffs edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543867999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult84 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult84\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult84 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult84\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870328 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543870328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ug11.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ug11.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ug11 " "Found entity 1: mult_ug11" {  } { { "db/mult_ug11.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/mult_ug11.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543870370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543870370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870379 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543870379 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870384 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_94h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_94h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_94h " "Found entity 1: add_sub_94h" {  } { { "db/add_sub_94h.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/add_sub_94h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543870427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543870427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult95\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5h " "Found entity 1: add_sub_h5h" {  } { { "db/add_sub_h5h.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/add_sub_h5h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543870476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543870476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543870622 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543870622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\|multcore:mult_core edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543870630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543873191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873192 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543873192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\|multcore:mult_core edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\|multcore:mult_core\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543873195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\|multcore:mult_core\|mpar_add:padder edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543873197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543873201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_79h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_79h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_79h " "Found entity 1: add_sub_79h" {  } { { "db/add_sub_79h.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/add_sub_79h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543873240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543873240 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\|altshift:external_latency_ffs edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult60\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543873243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult94 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult94\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543873558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult94 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult94\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873558 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543873558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult96 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult96\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543873728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult96 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs2\|lpm_mult:Mult96\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543873728 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543873728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult60 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult60\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543875252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult60 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult60\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875252 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543875252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6h11.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6h11.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6h11 " "Found entity 1: mult_6h11" {  } { { "db/mult_6h11.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/mult_6h11.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543875305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543875305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult94 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult94\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543875416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult94 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult94\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875417 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543875417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult96 " "Elaborated megafunction instantiation \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult96\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543875668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult96 " "Instantiated megafunction \"edge_detect:edge_det0\|gauss:gs1\|lpm_mult:Mult96\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543875668 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543875668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blur:gs2\|gauss:gs1\|lpm_mult:Mult84 " "Elaborated megafunction instantiation \"blur:gs2\|gauss:gs1\|lpm_mult:Mult84\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543876840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blur:gs2\|gauss:gs1\|lpm_mult:Mult84 " "Instantiated megafunction \"blur:gs2\|gauss:gs1\|lpm_mult:Mult84\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876840 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543876840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blur:gs2\|gauss:gs1\|lpm_mult:Mult95 " "Elaborated megafunction instantiation \"blur:gs2\|gauss:gs1\|lpm_mult:Mult95\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543876846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blur:gs2\|gauss:gs1\|lpm_mult:Mult95 " "Instantiated megafunction \"blur:gs2\|gauss:gs1\|lpm_mult:Mult95\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543876846 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543876846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blur:gs2\|gauss:gs1\|lpm_mult:Mult60 " "Elaborated megafunction instantiation \"blur:gs2\|gauss:gs1\|lpm_mult:Mult60\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543879426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blur:gs2\|gauss:gs1\|lpm_mult:Mult60 " "Instantiated megafunction \"blur:gs2\|gauss:gs1\|lpm_mult:Mult60\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879426 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543879426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blur:gs2\|gauss:gs1\|lpm_mult:Mult94 " "Elaborated megafunction instantiation \"blur:gs2\|gauss:gs1\|lpm_mult:Mult94\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543879532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blur:gs2\|gauss:gs1\|lpm_mult:Mult94 " "Instantiated megafunction \"blur:gs2\|gauss:gs1\|lpm_mult:Mult94\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879532 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543879532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blur:gs2\|gauss:gs1\|lpm_mult:Mult96 " "Elaborated megafunction instantiation \"blur:gs2\|gauss:gs1\|lpm_mult:Mult96\"" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543879762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blur:gs2\|gauss:gs1\|lpm_mult:Mult96 " "Instantiated megafunction \"blur:gs2\|gauss:gs1\|lpm_mult:Mult96\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653543879763 ""}  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653543879763 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653543884449 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1653543887477 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1653543887477 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1653543887481 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1653543887481 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1653543887492 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1653543887492 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1653543887481 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1653543887481 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2214 " "Ignored 2214 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2214 " "Ignored 2214 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 1 1653543888590 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 1 1653543888590 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1350 " "Ignored 1350 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1350 " "Ignored 1350 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1653543889639 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1653543889639 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~synth D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~synth " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~synth\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~synth\"" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1653543890820 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_FVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~synth D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~synth " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~synth\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~synth\"" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1653543890820 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_LVAL"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 3 1653543890820 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 3 1653543891533 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 3 1653543891533 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 3 1653543891839 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 3 1653543891839 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r5\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 76 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r5|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r10\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r10|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r9\|altsyncram:mem_rtl_0\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 80 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r9|altsyncram:mem_rtl_0|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r8\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 79 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r8|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r4\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 75 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r4|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r3\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 74 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r3|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r2\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 73 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r2|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r7\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 78 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r7|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r6\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 77 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r6|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3 " "Synthesized away node \"edge_detect:edge_det0\|gauss:gs2\|rowRam:r1\|altsyncram:mem_rtl_1\|altsyncram_29n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 72 0 0 } } { "TMZ-181_Verilog/edge_detect.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_detect.v" 53 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 201 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901197 "|DE1_SOC_D8M_LB_RTL|edge_detect:edge_det0|gauss:gs2|rowRam:r1|altsyncram:mem_rtl_1|altsyncram_29n1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653543901197 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653543901197 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543901233 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653543901233 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543901235 "|DE1_SOC_D8M_LB_RTL|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653543901235 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2581 " "2581 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653543924801 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543925005 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543925005 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1653543925005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.map.smsg " "Generated suppressed messages file C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543926565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653543930051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543930051 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1653543930802 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1653543930802 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653543932715 "|DE1_SOC_D8M_LB_RTL|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653543932715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39060 " "Implemented 39060 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653543932823 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653543932823 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653543932823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37243 " "Implemented 37243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653543932823 ""} { "Info" "ICUT_CUT_TM_RAMS" "1719 " "Implemented 1719 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653543932823 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1653543932823 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1653543932823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653543932823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 462 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 462 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5270 " "Peak virtual memory: 5270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653543933277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 22:45:33 2022 " "Processing ended: Wed May 25 22:45:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653543933277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653543933277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653543933277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543933277 ""}
