// Seed: 21225232
module module_0;
  wor  id_1;
  wire id_3;
  wire id_4;
  assign id_2 = 1 == 1;
  id_5(
      .id_0(id_3), .id_1(id_2), .id_2(1), .id_3(id_3), .id_4(id_2 && id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_23 :
  assert property (@(posedge id_21) id_10 == 1)
  else $display(id_5#(.id_11(1)) [1] == id_13, id_11[1'h0+1 : 1]);
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
  wire id_24, id_25;
endmodule
