// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals

#include "VRAS__Syms.h"
#include "VRAS.h"
#include "VRAS___024root.h"

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_BOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_0_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_0_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_10_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_10_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_11_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_11_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_12_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_12_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_13_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_13_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_14_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_14_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_15_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_15_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_1_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_1_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_2_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_2_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_3_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_3_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_4_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_4_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_5_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_5_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_6_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_6_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_7_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_7_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_8_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_8_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_9_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_9_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_commit_pop_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_commit_push_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_s3_cancel_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_spec_pop_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_spec_push_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_nsp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_realPush_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*2:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_overflowed_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_0_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_10_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_11_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_12_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_13_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_14_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_15_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_16_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_17_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_18_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_19_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_1_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_20_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_21_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_22_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_23_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_24_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_25_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_26_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_27_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_28_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_29_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_2_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_30_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_31_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_3_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_4_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_5_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_6_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_7_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_8_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_9_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_timingTop_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_writeBypassValid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s2_spec_push_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_pop_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_push_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_pushed_in_s2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_clock_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_ctrl_ras_enable_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_TOP(VRAS__Syms* __restrict vlSymsp, SData/*11:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_TOP(VRAS__Syms* __restrict vlSymsp, IData/*19:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_always_taken_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_always_taken_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_lower_TOP(VRAS__Syms* __restrict vlSymsp, SData/*11:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_carry_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isJalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_pftAddr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_lower_TOP(VRAS__Syms* __restrict vlSymsp, IData/*19:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_meta_TOP(VRAS__Syms* __restrict vlSymsp, VlWide<8>/*250:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_NOS_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_NOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSR_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSW_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*2:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_topAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_NOS_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_NOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSR_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSW_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pc_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isRVC_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_level_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_reset_vector_TOP(VRAS__Syms* __restrict vlSymsp, QData/*35:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s3_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s3_redirect_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_cfi_idx_bits_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_cfi_idx_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_jmp_taken_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_meta_TOP(VRAS__Syms* __restrict vlSymsp, VlWide<8>/*250:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__get_reset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_clock_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_ctrl_ras_enable_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_TOP(VRAS__Syms* __restrict vlSymsp, SData/*11:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_TOP(VRAS__Syms* __restrict vlSymsp, IData/*19:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_always_taken_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_always_taken_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_lower_TOP(VRAS__Syms* __restrict vlSymsp, SData/*11:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_carry_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isJalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_pftAddr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_lower_TOP(VRAS__Syms* __restrict vlSymsp, IData/*19:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_meta_TOP(VRAS__Syms* __restrict vlSymsp, VlWide<8>/*250:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_NOS_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_NOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSR_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSW_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*2:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_topAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_NOS_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_NOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSR_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSW_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pc_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isRVC_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_level_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_reset_vector_TOP(VRAS__Syms* __restrict vlSymsp, QData/*35:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s3_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s3_redirect_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_cfi_idx_bits_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_cfi_idx_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_jmp_taken_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_meta_TOP(VRAS__Syms* __restrict vlSymsp, VlWide<8>/*250:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);
void VRAS___024root____Vdpiexp_RAS_top__DOT__set_reset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value);

// FUNCTIONS
VRAS__Syms::~VRAS__Syms()
{
#ifdef VM_TRACE
    if (__Vm_dumping) _traceDumpClose();
#endif  // VM_TRACE
}

VRAS__Syms::VRAS__Syms(VerilatedContext* contextp, const char* namep,VRAS* modelp)
    : VerilatedSyms{contextp}
    // Setup internal state of the Syms class
    , __Vm_modelp{modelp}
    // Setup module instances
    , TOP(namep)
{
    // Configure time unit / time precision
    _vm_contextp__->timeunit(-12);
    _vm_contextp__->timeprecision(-12);
    // Setup each module's pointers to their submodules
    // Setup each module's pointer back to symbol table (for public functions)
    TOP.__Vconfigure(this, true);
    // Setup scopes
    __Vscope_RAS_top.configure(this, name(), "RAS_top", "RAS_top", -12, VerilatedScope::SCOPE_OTHER);
    // Setup export functions
    for (int __Vfinal=0; __Vfinal<2; __Vfinal++) {
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_BOS_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_BOS_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_TOSR_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_TOSR_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_TOSW_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_TOSW_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_0_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_0_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_0_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_0_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_10_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_10_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_10_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_10_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_11_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_11_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_11_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_11_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_12_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_12_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_12_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_12_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_13_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_13_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_13_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_13_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_14_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_14_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_14_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_14_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_15_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_15_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_15_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_15_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_1_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_1_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_1_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_1_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_2_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_2_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_2_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_2_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_3_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_3_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_3_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_3_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_4_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_4_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_4_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_4_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_5_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_5_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_5_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_5_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_6_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_6_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_6_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_6_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_7_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_7_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_7_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_7_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_8_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_8_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_8_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_8_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_9_ctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_9_ctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_commit_stack_9_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_9_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_io_commit_pop_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_commit_pop_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_io_commit_push_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_commit_push_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_io_redirect_isCall", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_isCall_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_io_redirect_isRet", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_isRet_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_io_redirect_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_io_s3_cancel", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_s3_cancel_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_io_spec_pop_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_spec_pop_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_io_spec_push_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_spec_push_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_nsp", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_nsp_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_realPush", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_realPush_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_sctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_sctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_overflowed", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_overflowed_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_0_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_0_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_10_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_10_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_11_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_11_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_12_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_12_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_13_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_13_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_14_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_14_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_15_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_15_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_16_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_16_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_17_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_17_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_18_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_18_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_19_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_19_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_1_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_1_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_20_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_20_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_21_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_21_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_22_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_22_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_23_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_23_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_24_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_24_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_25_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_25_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_26_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_26_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_27_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_27_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_28_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_28_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_29_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_29_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_2_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_2_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_30_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_30_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_31_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_31_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_3_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_3_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_4_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_4_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_5_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_5_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_6_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_6_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_7_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_7_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_8_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_8_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_spec_queue_9_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_9_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_ssp", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_ssp_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_timingTop_retAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_timingTop_retAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_RASStack_writeBypassValid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_writeBypassValid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_s2_spec_push", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s2_spec_push_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_s3_pop", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_pop_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_s3_push", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_push_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_RAS_s3_pushed_in_s2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_pushed_in_s2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_clock", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_clock_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_ctrl_ras_enable", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_ctrl_ras_enable_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_carry", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_last_stage_ftb_entry_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_0_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_1_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_is_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_is_ret", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_2_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s2_full_pred_3_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_0_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_1_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_is_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_is_ret", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_2_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_resp_in_0_s3_full_pred_3_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_s0_pc_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_s0_pc_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_s0_pc_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_in_bits_s0_pc_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_always_taken_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_always_taken_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_always_taken_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_always_taken_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_brSlots_0_lower", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_lower_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_brSlots_0_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_brSlots_0_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_brSlots_0_tarStat", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_tarStat_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_brSlots_0_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_carry", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_carry_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_isCall", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isCall_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_isJalr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isJalr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_isRet", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isRet_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_last_may_be_rvi_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_last_may_be_rvi_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_pftAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_pftAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_tailSlot_lower", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_lower_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_tailSlot_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_tailSlot_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_tailSlot_tarStat", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_tarStat_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_tailSlot_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_ftb_entry_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_meta", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_meta_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_spec_info_NOS_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_NOS_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_spec_info_NOS_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_NOS_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_spec_info_TOSR_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSR_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_spec_info_TOSR_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSR_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_spec_info_TOSW_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSW_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_spec_info_TOSW_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSW_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_spec_info_sctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_sctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_spec_info_ssp", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_ssp_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_last_stage_spec_info_topAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_topAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_0_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_1_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_2_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_full_pred_3_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_pc_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_pc_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_pc_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s2_pc_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_0_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_1_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_2_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_full_pred_3_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_pc_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_pc_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_pc_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_out_s3_pc_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_NOS_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_NOS_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_NOS_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_NOS_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_TOSR_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSR_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_TOSR_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSR_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_TOSW_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSW_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_TOSW_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSW_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_pc", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pc_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_pd_isCall", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isCall_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_pd_isRVC", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isRVC_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_pd_isRet", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isRet_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_sctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_sctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_cfiUpdate_ssp", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_ssp_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_bits_level", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_level_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_redirect_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_reset_vector", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_reset_vector_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s0_fire_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s0_fire_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s0_fire_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s0_fire_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s1_fire_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s1_fire_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s1_fire_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s1_fire_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s2_fire_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s2_fire_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s2_fire_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s2_fire_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s3_fire_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s3_fire_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_s3_redirect_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s3_redirect_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_update_bits_cfi_idx_bits", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_cfi_idx_bits_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_update_bits_cfi_idx_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_cfi_idx_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_update_bits_ftb_entry_isCall", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_isCall_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_update_bits_ftb_entry_isRet", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_isRet_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_update_bits_ftb_entry_tailSlot_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_tailSlot_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_update_bits_ftb_entry_tailSlot_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_tailSlot_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_update_bits_jmp_taken", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_jmp_taken_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_update_bits_meta", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_meta_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_io_update_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "get_reset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__get_reset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_clock", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_clock_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_ctrl_ras_enable", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_ctrl_ras_enable_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_carry", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_last_stage_ftb_entry_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_0_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_1_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_is_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_is_ret", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_2_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s2_full_pred_3_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_0_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_1_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_is_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_is_ret", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_2_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_resp_in_0_s3_full_pred_3_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_s0_pc_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_s0_pc_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_s0_pc_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_in_bits_s0_pc_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_always_taken_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_always_taken_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_always_taken_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_always_taken_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_brSlots_0_lower", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_lower_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_brSlots_0_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_brSlots_0_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_brSlots_0_tarStat", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_tarStat_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_brSlots_0_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_carry", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_carry_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_isCall", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isCall_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_isJalr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isJalr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_isRet", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isRet_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_last_may_be_rvi_call", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_last_may_be_rvi_call_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_pftAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_pftAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_tailSlot_lower", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_lower_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_tailSlot_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_tailSlot_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_tailSlot_tarStat", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_tarStat_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_tailSlot_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_ftb_entry_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_meta", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_meta_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_spec_info_NOS_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_NOS_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_spec_info_NOS_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_NOS_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_spec_info_TOSR_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSR_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_spec_info_TOSR_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSR_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_spec_info_TOSW_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSW_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_spec_info_TOSW_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSW_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_spec_info_sctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_sctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_spec_info_ssp", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_ssp_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_last_stage_spec_info_topAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_topAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_0_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_1_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_2_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_full_pred_3_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_pc_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_pc_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_pc_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s2_pc_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_0_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_1_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_2_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_br_taken_mask_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_br_taken_mask_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_br_taken_mask_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_br_taken_mask_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_fallThroughAddr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_fallThroughAddr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_fallThroughErr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_fallThroughErr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_hit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_hit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_is_br_sharing", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_is_br_sharing_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_multiHit", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_multiHit_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_offsets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_offsets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_offsets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_offsets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_slot_valids_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_slot_valids_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_slot_valids_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_slot_valids_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_targets_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_targets_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_full_pred_3_targets_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_targets_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_pc_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_pc_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_pc_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_out_s3_pc_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_NOS_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_NOS_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_NOS_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_NOS_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_TOSR_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSR_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_TOSR_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSR_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_TOSW_flag", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSW_flag_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_TOSW_value", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSW_value_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_pc", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pc_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_pd_isCall", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isCall_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_pd_isRVC", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isRVC_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_pd_isRet", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isRet_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_sctr", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_sctr_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_cfiUpdate_ssp", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_ssp_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_bits_level", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_level_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_redirect_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_reset_vector", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_reset_vector_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s0_fire_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s0_fire_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s0_fire_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s0_fire_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s1_fire_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s1_fire_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s1_fire_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s1_fire_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s2_fire_0", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_0_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s2_fire_1", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_1_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s2_fire_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s2_fire_3", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_3_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s3_fire_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s3_fire_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_s3_redirect_2", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s3_redirect_2_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_update_bits_cfi_idx_bits", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_cfi_idx_bits_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_update_bits_cfi_idx_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_cfi_idx_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_update_bits_ftb_entry_isCall", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_isCall_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_update_bits_ftb_entry_isRet", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_isRet_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_update_bits_ftb_entry_tailSlot_offset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_tailSlot_offset_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_update_bits_ftb_entry_tailSlot_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_tailSlot_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_update_bits_jmp_taken", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_jmp_taken_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_update_bits_meta", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_meta_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_io_update_valid", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_valid_TOP));
        __Vscope_RAS_top.exportInsert(__Vfinal, "set_reset", (void*)(&VRAS___024root____Vdpiexp_RAS_top__DOT__set_reset_TOP));
    }
}

void VRAS__Syms::_traceDump() {
    const VerilatedLockGuard lock(__Vm_dumperMutex);
    __Vm_dumperp->dump(VL_TIME_Q());
}

void VRAS__Syms::_traceDumpOpen() {
    const VerilatedLockGuard lock(__Vm_dumperMutex);
    if (VL_UNLIKELY(!__Vm_dumperp)) {
        __Vm_dumperp = new VerilatedFstC();
        __Vm_modelp->trace(__Vm_dumperp, 0, 0);
        std::string dumpfile = _vm_contextp__->dumpfileCheck();
        __Vm_dumperp->open(dumpfile.c_str());
        __Vm_dumping = true;
    }
}

void VRAS__Syms::_traceDumpClose() {
    const VerilatedLockGuard lock(__Vm_dumperMutex);
    __Vm_dumping = false;
    VL_DO_CLEAR(delete __Vm_dumperp, __Vm_dumperp = nullptr);
}
