

================================================================
== Vivado HLS Report for 'BlackScholesWrapper'
================================================================
* Date:           Mon Dec 15 17:26:17 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  400210|  400210|  400211|  400211|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+----------+
        |                         |              |  Latency  |  Interval | Pipeline |
        |         Instance        |    Module    | min | max | min | max |   Type   |
        +-------------------------+--------------+-----+-----+-----+-----+----------+
        |grp_BlackScholes_fu_129  |BlackScholes  |  210|  210|    4|    4| function |
        +-------------------------+--------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop    |  400208|  400208|       213|          4|          4|  100000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|     74|   15201|  22939|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     37|
|Register         |        -|      -|     157|     36|
+-----------------+---------+-------+--------+-------+
|Total            |       12|     74|   15358|  23050|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|     33|      14|     43|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-------+-------+
    |         Instance        |    Module    | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+--------------+---------+-------+-------+-------+
    |grp_BlackScholes_fu_129  |BlackScholes  |       12|     74|  15201|  22939|
    +-------------------------+--------------+---------+-------+-------+-------+
    |Total                    |              |       12|     74|  15201|  22939|
    +-------------------------+--------------+---------+-------+-------+-------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_157_p2       |     +    |      0|  0|  17|          17|           1|
    |exitcond_fu_151_p2  |   icmp   |      0|  0|  21|          17|          16|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  38|          34|          17|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   3|          7|    3|         21|
    |i_phi_fu_120_p4  |  17|          2|   17|         34|
    |i_reg_116        |  17|          2|   17|         34|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  37|         11|   37|         89|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it35                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it36                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it37                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it38                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it39                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it40                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it41                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it42                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it43                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it44                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it45                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it46                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it47                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it48                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it49                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it50                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it51                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it52                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it53                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                          |   1|   0|    1|          0|
    |exitcond_reg_198                               |   1|   0|    1|          0|
    |grp_BlackScholes_fu_129_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_202                                    |  17|   0|   17|          0|
    |i_reg_116                                      |  17|   0|   17|          0|
    |tmp_reg_207                                    |  64|   0|   64|          0|
    |exitcond_reg_198                               |   0|   2|    1|          0|
    |i_reg_116                                      |   0|  34|   17|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 157|  36|  175|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_start     |  in |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_done      | out |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_idle      | out |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_ready     | out |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|CallPutFlag  |  in |    8|   ap_none  |     CallPutFlag     |    scalar    |
|S            |  in |   64|   ap_none  |          S          |    scalar    |
|X            |  in |   64|   ap_none  |          X          |    scalar    |
|T            |  in |   64|   ap_none  |          T          |    scalar    |
|r            |  in |   64|   ap_none  |          r          |    scalar    |
|b            |  in |   64|   ap_none  |          b          |    scalar    |
|a_address0   | out |   17|  ap_memory |          a          |     array    |
|a_ce0        | out |    1|  ap_memory |          a          |     array    |
|a_we0        | out |    1|  ap_memory |          a          |     array    |
|a_d0         | out |   64|  ap_memory |          a          |     array    |
+-------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 213


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 215
* Pipeline: 1
  Pipeline-0: II = 4, D = 213, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	215  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	2  / true
215 --> 
* FSM state operations: 

 <State 1>: 1.40ns
ST_1: stg_216 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %CallPutFlag) nounwind, !map !29

ST_1: stg_217 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(double %S) nounwind, !map !35

ST_1: stg_218 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(double %X) nounwind, !map !39

ST_1: stg_219 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(double %T) nounwind, !map !43

ST_1: stg_220 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(double %r) nounwind, !map !47

ST_1: stg_221 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(double %b) nounwind, !map !51

ST_1: stg_222 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([100000 x double]* %a) nounwind, !map !55

ST_1: stg_223 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @str) nounwind

ST_1: b_read [1/1] 0.00ns
:8  %b_read = call double @_ssdm_op_Read.ap_auto.double(double %b) nounwind

ST_1: r_read [1/1] 0.00ns
:9  %r_read = call double @_ssdm_op_Read.ap_auto.double(double %r) nounwind

ST_1: T_read [1/1] 0.00ns
:10  %T_read = call double @_ssdm_op_Read.ap_auto.double(double %T) nounwind

ST_1: X_read [1/1] 0.00ns
:11  %X_read = call double @_ssdm_op_Read.ap_auto.double(double %X) nounwind

ST_1: S_read [1/1] 0.00ns
:12  %S_read = call double @_ssdm_op_Read.ap_auto.double(double %S) nounwind

ST_1: CallPutFlag_read [1/1] 0.00ns
:13  %CallPutFlag_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %CallPutFlag) nounwind

ST_1: stg_230 [1/1] 1.40ns
:14  br label %1


 <State 2>: 2.30ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i17 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 2.30ns
:1  %exitcond = icmp eq i17 %i, -31072

ST_2: i_1 [1/1] 2.08ns
:2  %i_1 = add i17 %i, 1

ST_2: stg_234 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2


 <State 3>: 2.00ns
ST_3: tmp [211/211] 2.00ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 4>: 8.62ns
ST_4: tmp [210/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 5>: 8.62ns
ST_5: tmp [209/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 6>: 8.62ns
ST_6: tmp [208/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 7>: 8.62ns
ST_7: tmp [207/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 8>: 8.62ns
ST_8: tmp [206/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 9>: 8.62ns
ST_9: tmp [205/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 10>: 8.62ns
ST_10: tmp [204/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 11>: 8.62ns
ST_11: tmp [203/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 12>: 8.62ns
ST_12: tmp [202/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 13>: 8.62ns
ST_13: tmp [201/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 14>: 8.62ns
ST_14: tmp [200/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 15>: 8.62ns
ST_15: tmp [199/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 16>: 8.62ns
ST_16: tmp [198/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 17>: 8.62ns
ST_17: tmp [197/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 18>: 8.62ns
ST_18: tmp [196/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 19>: 8.62ns
ST_19: tmp [195/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 20>: 8.62ns
ST_20: tmp [194/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 21>: 8.62ns
ST_21: tmp [193/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 22>: 8.62ns
ST_22: tmp [192/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 23>: 8.62ns
ST_23: tmp [191/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 24>: 8.62ns
ST_24: tmp [190/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 25>: 8.62ns
ST_25: tmp [189/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 26>: 8.62ns
ST_26: tmp [188/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 27>: 8.62ns
ST_27: tmp [187/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 28>: 8.62ns
ST_28: tmp [186/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 29>: 8.62ns
ST_29: tmp [185/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 30>: 8.62ns
ST_30: tmp [184/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 31>: 8.62ns
ST_31: tmp [183/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 32>: 8.62ns
ST_32: tmp [182/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 33>: 8.62ns
ST_33: tmp [181/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 34>: 8.62ns
ST_34: tmp [180/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 35>: 8.62ns
ST_35: tmp [179/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 36>: 8.62ns
ST_36: tmp [178/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 37>: 8.62ns
ST_37: tmp [177/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 38>: 8.62ns
ST_38: tmp [176/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 39>: 8.62ns
ST_39: tmp [175/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 40>: 8.62ns
ST_40: tmp [174/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 41>: 8.62ns
ST_41: tmp [173/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 42>: 8.62ns
ST_42: tmp [172/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 43>: 8.62ns
ST_43: tmp [171/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 44>: 8.62ns
ST_44: tmp [170/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 45>: 8.62ns
ST_45: tmp [169/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 46>: 8.62ns
ST_46: tmp [168/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 47>: 8.62ns
ST_47: tmp [167/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 48>: 8.62ns
ST_48: tmp [166/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 49>: 8.62ns
ST_49: tmp [165/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 50>: 8.62ns
ST_50: tmp [164/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 51>: 8.62ns
ST_51: tmp [163/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 52>: 8.62ns
ST_52: tmp [162/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 53>: 8.62ns
ST_53: tmp [161/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 54>: 8.62ns
ST_54: tmp [160/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 55>: 8.62ns
ST_55: tmp [159/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 56>: 8.62ns
ST_56: tmp [158/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 57>: 8.62ns
ST_57: tmp [157/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 58>: 8.62ns
ST_58: tmp [156/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 59>: 8.62ns
ST_59: tmp [155/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 60>: 8.62ns
ST_60: tmp [154/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 61>: 8.62ns
ST_61: tmp [153/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 62>: 8.62ns
ST_62: tmp [152/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 63>: 8.62ns
ST_63: tmp [151/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 64>: 8.62ns
ST_64: tmp [150/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 65>: 8.62ns
ST_65: tmp [149/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 66>: 8.62ns
ST_66: tmp [148/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 67>: 8.62ns
ST_67: tmp [147/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 68>: 8.62ns
ST_68: tmp [146/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 69>: 8.62ns
ST_69: tmp [145/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 70>: 8.62ns
ST_70: tmp [144/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 71>: 8.62ns
ST_71: tmp [143/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 72>: 8.62ns
ST_72: tmp [142/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 73>: 8.62ns
ST_73: tmp [141/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 74>: 8.62ns
ST_74: tmp [140/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 75>: 8.62ns
ST_75: tmp [139/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 76>: 8.62ns
ST_76: tmp [138/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 77>: 8.62ns
ST_77: tmp [137/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 78>: 8.62ns
ST_78: tmp [136/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 79>: 8.62ns
ST_79: tmp [135/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 80>: 8.62ns
ST_80: tmp [134/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 81>: 8.62ns
ST_81: tmp [133/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 82>: 8.62ns
ST_82: tmp [132/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 83>: 8.62ns
ST_83: tmp [131/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 84>: 8.62ns
ST_84: tmp [130/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 85>: 8.62ns
ST_85: tmp [129/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 86>: 8.62ns
ST_86: tmp [128/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 87>: 8.62ns
ST_87: tmp [127/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 88>: 8.62ns
ST_88: tmp [126/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 89>: 8.62ns
ST_89: tmp [125/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 90>: 8.62ns
ST_90: tmp [124/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 91>: 8.62ns
ST_91: tmp [123/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 92>: 8.62ns
ST_92: tmp [122/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 93>: 8.62ns
ST_93: tmp [121/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 94>: 8.62ns
ST_94: tmp [120/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 95>: 8.62ns
ST_95: tmp [119/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 96>: 8.62ns
ST_96: tmp [118/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 97>: 8.62ns
ST_97: tmp [117/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 98>: 8.62ns
ST_98: tmp [116/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 99>: 8.62ns
ST_99: tmp [115/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 100>: 8.62ns
ST_100: tmp [114/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 101>: 8.62ns
ST_101: tmp [113/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 102>: 8.62ns
ST_102: tmp [112/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 103>: 8.62ns
ST_103: tmp [111/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 104>: 8.62ns
ST_104: tmp [110/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 105>: 8.62ns
ST_105: tmp [109/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 106>: 8.62ns
ST_106: tmp [108/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 107>: 8.62ns
ST_107: tmp [107/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 108>: 8.62ns
ST_108: tmp [106/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 109>: 8.62ns
ST_109: tmp [105/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 110>: 8.62ns
ST_110: tmp [104/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 111>: 8.62ns
ST_111: tmp [103/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 112>: 8.62ns
ST_112: tmp [102/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 113>: 8.62ns
ST_113: tmp [101/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 114>: 8.62ns
ST_114: tmp [100/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 115>: 8.62ns
ST_115: tmp [99/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 116>: 8.62ns
ST_116: tmp [98/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 117>: 8.62ns
ST_117: tmp [97/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 118>: 8.62ns
ST_118: tmp [96/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 119>: 8.62ns
ST_119: tmp [95/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 120>: 8.62ns
ST_120: tmp [94/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 121>: 8.62ns
ST_121: tmp [93/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 122>: 8.62ns
ST_122: tmp [92/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 123>: 8.62ns
ST_123: tmp [91/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 124>: 8.62ns
ST_124: tmp [90/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 125>: 8.62ns
ST_125: tmp [89/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 126>: 8.62ns
ST_126: tmp [88/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 127>: 8.62ns
ST_127: tmp [87/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 128>: 8.62ns
ST_128: tmp [86/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 129>: 8.62ns
ST_129: tmp [85/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 130>: 8.62ns
ST_130: tmp [84/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 131>: 8.62ns
ST_131: tmp [83/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 132>: 8.62ns
ST_132: tmp [82/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 133>: 8.62ns
ST_133: tmp [81/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 134>: 8.62ns
ST_134: tmp [80/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 135>: 8.62ns
ST_135: tmp [79/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 136>: 8.62ns
ST_136: tmp [78/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 137>: 8.62ns
ST_137: tmp [77/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 138>: 8.62ns
ST_138: tmp [76/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 139>: 8.62ns
ST_139: tmp [75/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 140>: 8.62ns
ST_140: tmp [74/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 141>: 8.62ns
ST_141: tmp [73/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 142>: 8.62ns
ST_142: tmp [72/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 143>: 8.62ns
ST_143: tmp [71/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 144>: 8.62ns
ST_144: tmp [70/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 145>: 8.62ns
ST_145: tmp [69/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 146>: 8.62ns
ST_146: tmp [68/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 147>: 8.62ns
ST_147: tmp [67/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 148>: 8.62ns
ST_148: tmp [66/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 149>: 8.62ns
ST_149: tmp [65/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 150>: 8.62ns
ST_150: tmp [64/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 151>: 8.62ns
ST_151: tmp [63/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 152>: 8.62ns
ST_152: tmp [62/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 153>: 8.62ns
ST_153: tmp [61/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 154>: 8.62ns
ST_154: tmp [60/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 155>: 8.62ns
ST_155: tmp [59/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 156>: 8.62ns
ST_156: tmp [58/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 157>: 8.62ns
ST_157: tmp [57/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 158>: 8.62ns
ST_158: tmp [56/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 159>: 8.62ns
ST_159: tmp [55/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 160>: 8.62ns
ST_160: tmp [54/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 161>: 8.62ns
ST_161: tmp [53/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 162>: 8.62ns
ST_162: tmp [52/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 163>: 8.62ns
ST_163: tmp [51/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 164>: 8.62ns
ST_164: tmp [50/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 165>: 8.62ns
ST_165: tmp [49/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 166>: 8.62ns
ST_166: tmp [48/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 167>: 8.62ns
ST_167: tmp [47/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 168>: 8.62ns
ST_168: tmp [46/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 169>: 8.62ns
ST_169: tmp [45/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 170>: 8.62ns
ST_170: tmp [44/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 171>: 8.62ns
ST_171: tmp [43/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 172>: 8.62ns
ST_172: tmp [42/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 173>: 8.62ns
ST_173: tmp [41/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 174>: 8.62ns
ST_174: tmp [40/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 175>: 8.62ns
ST_175: tmp [39/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 176>: 8.62ns
ST_176: tmp [38/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 177>: 8.62ns
ST_177: tmp [37/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 178>: 8.62ns
ST_178: tmp [36/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 179>: 8.62ns
ST_179: tmp [35/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 180>: 8.62ns
ST_180: tmp [34/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 181>: 8.62ns
ST_181: tmp [33/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 182>: 8.62ns
ST_182: tmp [32/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 183>: 8.62ns
ST_183: tmp [31/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 184>: 8.62ns
ST_184: tmp [30/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 185>: 8.62ns
ST_185: tmp [29/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 186>: 8.62ns
ST_186: tmp [28/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 187>: 8.62ns
ST_187: tmp [27/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 188>: 8.62ns
ST_188: tmp [26/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 189>: 8.62ns
ST_189: tmp [25/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 190>: 8.62ns
ST_190: tmp [24/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 191>: 8.62ns
ST_191: tmp [23/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 192>: 8.62ns
ST_192: tmp [22/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 193>: 8.62ns
ST_193: tmp [21/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 194>: 8.62ns
ST_194: tmp [20/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 195>: 8.62ns
ST_195: tmp [19/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 196>: 8.62ns
ST_196: tmp [18/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 197>: 8.62ns
ST_197: tmp [17/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 198>: 8.62ns
ST_198: tmp [16/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 199>: 8.62ns
ST_199: tmp [15/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 200>: 8.62ns
ST_200: tmp [14/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 201>: 8.62ns
ST_201: tmp [13/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 202>: 8.62ns
ST_202: tmp [12/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 203>: 8.62ns
ST_203: tmp [11/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 204>: 8.62ns
ST_204: tmp [10/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 205>: 8.62ns
ST_205: tmp [9/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 206>: 8.62ns
ST_206: tmp [8/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 207>: 8.62ns
ST_207: tmp [7/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 208>: 8.62ns
ST_208: tmp [6/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 209>: 8.62ns
ST_209: tmp [5/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 210>: 8.62ns
ST_210: tmp [4/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 211>: 8.62ns
ST_211: tmp [3/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 212>: 8.62ns
ST_212: tmp [2/211] 8.62ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 213>: 7.70ns
ST_213: tmp [1/211] 7.70ns
:4  %tmp = call fastcc double @BlackScholes(i8 signext %CallPutFlag_read, double %S_read, double %X_read, double %T_read, double %r_read, double %b_read)


 <State 214>: 2.39ns
ST_214: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000) nounwind

ST_214: stg_447 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind

ST_214: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7) nounwind

ST_214: stg_449 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str18) nounwind

ST_214: tmp_s [1/1] 0.00ns
:5  %tmp_s = zext i17 %i to i64

ST_214: a_addr [1/1] 0.00ns
:6  %a_addr = getelementptr [100000 x double]* %a, i64 0, i64 %tmp_s

ST_214: stg_452 [1/1] 2.39ns
:7  store double %tmp, double* %a_addr, align 8

ST_214: empty_102 [1/1] 0.00ns
:8  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp_2) nounwind

ST_214: stg_454 [1/1] 0.00ns
:9  br label %1


 <State 215>: 0.00ns
ST_215: stg_455 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ CallPutFlag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1e715c10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x243c4530; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1e7573b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1e6eadb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1ff891b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1f121a50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x201594e0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; mode=0x208b7d60; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt_kk]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x20a9e400; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ kk_p1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; mode=0x2030a430; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt_kkp1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x1e8dc370; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ kk_pm]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; mode=0x1f970d80; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt_kkpm]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x1f8150b0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_216          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_217          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_218          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_219          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_220          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_221          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_222          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_223          (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_read           (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
r_read           (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
T_read           (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
X_read           (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
S_read           (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
CallPutFlag_read (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_230          (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i                (phi              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
exitcond         (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i_1              (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_234          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp              (call             ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
empty            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_447          (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2            (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_449          (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_452          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_102        (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_454          (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
stg_455          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CallPutFlag">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CallPutFlag"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="T">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kk">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kk"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mt_kk">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt_kk"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kk_p1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kk_p1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mt_kkp1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt_kkp1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kk_pm">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kk_pm"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mt_kkpm">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt_kkpm"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BlackScholes"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="b_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="r_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="T_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="T_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="X_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="S_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="S_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="CallPutFlag_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CallPutFlag_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="17" slack="0"/>
<pin id="108" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/214 "/>
</bind>
</comp>

<comp id="111" class="1004" name="stg_452_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="17" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="1"/>
<pin id="114" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_452/214 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="17" slack="1"/>
<pin id="118" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="17" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_BlackScholes_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="2"/>
<pin id="132" dir="0" index="2" bw="64" slack="2"/>
<pin id="133" dir="0" index="3" bw="64" slack="2"/>
<pin id="134" dir="0" index="4" bw="64" slack="2"/>
<pin id="135" dir="0" index="5" bw="64" slack="2"/>
<pin id="136" dir="0" index="6" bw="64" slack="2"/>
<pin id="137" dir="0" index="7" bw="16" slack="0"/>
<pin id="138" dir="0" index="8" bw="64" slack="0"/>
<pin id="139" dir="0" index="9" bw="16" slack="0"/>
<pin id="140" dir="0" index="10" bw="64" slack="0"/>
<pin id="141" dir="0" index="11" bw="16" slack="0"/>
<pin id="142" dir="0" index="12" bw="64" slack="0"/>
<pin id="143" dir="1" index="13" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exitcond_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="17" slack="0"/>
<pin id="153" dir="0" index="1" bw="17" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="17" slack="212"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/214 "/>
</bind>
</comp>

<comp id="168" class="1005" name="b_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="2"/>
<pin id="170" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="r_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="2"/>
<pin id="175" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="178" class="1005" name="T_read_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="2"/>
<pin id="180" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="T_read "/>
</bind>
</comp>

<comp id="183" class="1005" name="X_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="2"/>
<pin id="185" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="X_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="S_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="2"/>
<pin id="190" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="S_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="CallPutFlag_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="2"/>
<pin id="195" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="CallPutFlag_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="exitcond_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="0"/>
<pin id="204" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="129" pin=7"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="129" pin=8"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="129" pin=9"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="129" pin=10"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="129" pin=11"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="129" pin=12"/></net>

<net id="155"><net_src comp="120" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="120" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="116" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="171"><net_src comp="68" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="129" pin=6"/></net>

<net id="176"><net_src comp="74" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="129" pin=5"/></net>

<net id="181"><net_src comp="80" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="186"><net_src comp="86" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="191"><net_src comp="92" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="196"><net_src comp="98" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="201"><net_src comp="151" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="157" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="210"><net_src comp="129" pin="13"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="111" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_234 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
		a_addr : 1
		stg_452 : 2
		empty_102 : 1
	State 215


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |   grp_BlackScholes_fu_129   |    74   | 37.4015 |  14930  |  21649  |
|----------|-----------------------------|---------|---------|---------|---------|
|   icmp   |       exitcond_fu_151       |    0    |    0    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|---------|
|    add   |          i_1_fu_157         |    0    |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      b_read_read_fu_68      |    0    |    0    |    0    |    0    |
|          |      r_read_read_fu_74      |    0    |    0    |    0    |    0    |
|   read   |      T_read_read_fu_80      |    0    |    0    |    0    |    0    |
|          |      X_read_read_fu_86      |    0    |    0    |    0    |    0    |
|          |      S_read_read_fu_92      |    0    |    0    |    0    |    0    |
|          | CallPutFlag_read_read_fu_98 |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   zext   |         tmp_s_fu_163        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    74   | 37.4015 |  14930  |  21687  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| mt_kk |    4   |    0   |    0   |
|mt_kkp1|    4   |    0   |    0   |
|mt_kkpm|    4   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   12   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|CallPutFlag_read_reg_193|    8   |
|     S_read_reg_188     |   64   |
|     T_read_reg_178     |   64   |
|     X_read_reg_183     |   64   |
|     b_read_reg_168     |   64   |
|    exitcond_reg_198    |    1   |
|       i_1_reg_202      |   17   |
|        i_reg_116       |   17   |
|     r_read_reg_173     |   64   |
|       tmp_reg_207      |   64   |
+------------------------+--------+
|          Total         |   427  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| i_reg_116 |  p0  |   2  |  17  |   34   ||    17   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   34   || 1.40156 ||    17   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   74   |   37   |  14930 |  21687 |
|   Memory  |   12   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   17   |
|  Register |    -   |    -   |    -   |   427  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |   74   |   38   |  15357 |  21704 |
+-----------+--------+--------+--------+--------+--------+
