// Seed: 3531487396
program module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  assign module_3.type_62 = 0;
endmodule
module module_1;
  wire id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign id_2 = id_2;
endmodule
module module_2;
  assign id_1 = id_1;
  parameter id_2 = 1;
  assign id_1 = id_2;
  assign id_1 = !id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_3 (
    output wire id_0,
    input wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    output logic id_4,
    input wand id_5,
    output tri id_6,
    output wire id_7,
    input tri0 id_8,
    output supply0 id_9,
    input tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    id_39,
    input tri1 id_13,
    input tri1 id_14,
    id_40 = 1 == 1 == id_1,
    output supply1 id_15,
    input supply1 id_16,
    input tri id_17,
    output wor id_18,
    output supply1 id_19,
    input wand id_20,
    input wor id_21,
    output wor id_22,
    input uwire id_23,
    output supply1 id_24,
    output tri id_25,
    input wand id_26,
    output supply0 id_27,
    output wor id_28,
    output tri id_29,
    input wire id_30,
    output wire id_31,
    input supply0 id_32,
    output supply0 id_33,
    input tri1 id_34,
    input wor id_35,
    input wand id_36,
    inout supply0 id_37
);
  always id_11 = 1'b0 != id_26 - -1;
  wire id_41, id_42;
  always id_4 <= 1;
  wire id_43;
  supply0 id_44 = 1 - -1;
  module_0 modCall_1 (
      id_40,
      id_39,
      id_42
  );
  wand id_45 = id_20;
endmodule
