
# read design 
read_verilog fifo.v

# generic synthesis
synth_xilinx -top fifo

# write synthesized design
write_verilog fifo_xilinx_synth.v
