
---------- Begin Simulation Statistics ----------
final_tick                               2542165960500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192224                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   192223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.83                       # Real time elapsed on the host
host_tick_rate                              556778328                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196791                       # Number of instructions simulated
sim_ops                                       4196791                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012156                       # Number of seconds simulated
sim_ticks                                 12156115500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.445920                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  368420                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               702476                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2629                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            113008                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            964277                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28614                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          181527                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           152913                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1168527                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71064                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28750                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196791                       # Number of instructions committed
system.cpu.committedOps                       4196791                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.789758                       # CPI: cycles per instruction
system.cpu.discardedOps                        316474                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618339                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1478596                       # DTB hits
system.cpu.dtb.data_misses                       8477                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416601                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874588                       # DTB read hits
system.cpu.dtb.read_misses                       7570                       # DTB read misses
system.cpu.dtb.write_accesses                  201738                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604008                       # DTB write hits
system.cpu.dtb.write_misses                       907                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18273                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3687911                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1158497                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           685433                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17086580                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172719                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  983443                       # ITB accesses
system.cpu.itb.fetch_acv                          334                       # ITB acv
system.cpu.itb.fetch_hits                      978158                       # ITB hits
system.cpu.itb.fetch_misses                      5285                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11198520500     92.09%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9447500      0.08%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19368000      0.16%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932841000      7.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12160177000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8198743500     67.42%     67.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3961433500     32.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24298403                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541942     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839492     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592661     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196791                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7211823                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318335                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22839458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22839458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22839458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22839458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117125.425641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117125.425641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117125.425641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117125.425641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13078483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13078483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13078483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13078483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67069.143590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67069.143590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67069.143590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67069.143590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22489961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22489961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117135.213542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117135.213542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12878986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12878986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67078.052083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67078.052083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.287567                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539667130000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.287567                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205473                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205473                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130893                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34914                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88872                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34557                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41326                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11409344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11409344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18144505                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160200                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002772                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052573                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159756     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160200                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836900028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378353250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474372750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5721536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10221760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5721536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5721536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470671408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370202471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840873879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470671408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470671408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183816615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183816615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183816615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470671408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370202471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024690494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196083250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7477                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7477                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414370                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159715                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123561                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159715                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123561                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10437                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1995                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2049530250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4848492750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13729.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32479.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82198                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123561                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.785621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.431653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.791720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35149     42.34%     42.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24612     29.65%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10165     12.25%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4764      5.74%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2467      2.97%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1471      1.77%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          976      1.18%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          609      0.73%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2799      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.964558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.373788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.598046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1348     18.03%     18.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5657     75.66%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.80%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.23%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.24%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           13      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6632     88.70%     88.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.26%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              509      6.81%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.30%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.87%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7477                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9553792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7778944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10221760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12156110500                       # Total gap between requests
system.mem_ctrls.avgGap                      42912.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5085376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7778944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418338901.107018947601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367585845.988383352757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639920211.353700995445                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89399                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123561                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2583918250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2264574500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298187895250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28903.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32205.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2413284.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318822420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169435365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568451100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314980020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5302507080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        202679520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7836328545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.640843                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    474644500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11275611000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273954660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145595175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497393820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319490100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5266403280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233082720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7695372795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.045383                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    553140500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11197115000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12148915500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1700110                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1700110                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1700110                       # number of overall hits
system.cpu.icache.overall_hits::total         1700110                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89463                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89463                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89463                       # number of overall misses
system.cpu.icache.overall_misses::total         89463                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5510675500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5510675500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5510675500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5510675500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1789573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1789573                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1789573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1789573                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049991                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61597.258084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61597.258084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61597.258084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61597.258084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88872                       # number of writebacks
system.cpu.icache.writebacks::total             88872                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5421213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5421213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5421213500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5421213500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049991                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049991                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049991                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049991                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60597.269262                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60597.269262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60597.269262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60597.269262                       # average overall mshr miss latency
system.cpu.icache.replacements                  88872                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1700110                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1700110                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89463                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89463                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5510675500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5510675500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1789573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1789573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61597.258084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61597.258084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5421213500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5421213500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60597.269262                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60597.269262                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.840076                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1754227                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88950                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.721495                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.840076                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3668608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3668608                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335418                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335418                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335418                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335418                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106067                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106067                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106067                       # number of overall misses
system.cpu.dcache.overall_misses::total        106067                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6802515500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6802515500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6802515500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6802515500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441485                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441485                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441485                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073582                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64134.136913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64134.136913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64134.136913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64134.136913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34738                       # number of writebacks
system.cpu.dcache.writebacks::total             34738                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36619                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36619                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4427277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4427277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4427277500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4427277500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048178                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048178                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048178                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048178                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63749.532024                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63749.532024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63749.532024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63749.532024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69292                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804461                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804461                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322251500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322251500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66979.526622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66979.526622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66836.700628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66836.700628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56466                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56466                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480264000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480264000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61634.682818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61634.682818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724535000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724535000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59446.225440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59446.225440                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63391000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63391000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079281                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079281                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71466.741826                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71466.741826                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62504000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62504000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70466.741826                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70466.741826                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542165960500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.374425                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.161967                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.374425                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997906                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997906                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2603067730500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 756036                       # Number of bytes of host memory used
host_op_rate                                   251869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   151.64                       # Real time elapsed on the host
host_tick_rate                              386425871                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38193827                       # Number of instructions simulated
sim_ops                                      38193827                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058598                       # Number of seconds simulated
sim_ticks                                 58598258000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.668165                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2804678                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4548016                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             114093                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            517504                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4614603                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             170404                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          815488                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           645084                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6557239                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1110906                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        80446                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33257767                       # Number of instructions committed
system.cpu.committedOps                      33257767                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.507066                       # CPI: cycles per instruction
system.cpu.discardedOps                       3040841                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6425500                       # DTB accesses
system.cpu.dtb.data_acv                            85                       # DTB access violations
system.cpu.dtb.data_hits                      9677071                       # DTB hits
system.cpu.dtb.data_misses                      12411                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3624255                       # DTB read accesses
system.cpu.dtb.read_acv                            52                       # DTB read access violations
system.cpu.dtb.read_hits                      5468517                       # DTB read hits
system.cpu.dtb.read_misses                      10896                       # DTB read misses
system.cpu.dtb.write_accesses                 2801245                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4208554                       # DTB write hits
system.cpu.dtb.write_misses                      1515                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4614088                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26827086                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7864267                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4490558                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62953328                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.285139                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10520094                       # ITB accesses
system.cpu.itb.fetch_acv                         1257                       # ITB acv
system.cpu.itb.fetch_hits                    10515822                       # ITB hits
system.cpu.itb.fetch_misses                      4272                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15714     27.94%     28.54% # number of callpals executed
system.cpu.kern.callpal::rdps                     721      1.28%     29.82% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rti                     1603      2.85%     32.68% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.54% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56235                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63493                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6968     39.81%     39.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     129      0.74%     40.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10347     59.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17504                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6597     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      129      0.96%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6599     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13385                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49332688500     84.18%     84.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               237356500      0.41%     84.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                70959000      0.12%     84.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8959810000     15.29%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58600814000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946757                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637769                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764682                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1098                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    24                      
system.cpu.kern.mode_switch::kernel              1878                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  50                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584665                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.480000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731512                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33150858500     56.57%     56.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24476412500     41.77%     98.34% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            973543000      1.66%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        116637174                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328022      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18476241     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533668      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456787     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429268     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184513      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33257767                       # Class of committed instruction
system.cpu.quiesceCycles                       559342                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53683846                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          761                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       757837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1515074                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15477914570                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15477914570                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15477914570                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15477914570                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118050.190065                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118050.190065                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118050.190065                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118050.190065                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1152                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   33                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    34.909091                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8914875572                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8914875572                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8914875572                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8914875572                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67993.834113                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67993.834113                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67993.834113                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67993.834113                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35004380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35004380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117859.865320                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117859.865320                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20154380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20154380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67859.865320                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67859.865320                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15442910190                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15442910190                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118050.622172                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118050.622172                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8894721192                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8894721192                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67994.138271                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67994.138271                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1528                       # Transaction distribution
system.membus.trans_dist::ReadResp             517252                       # Transaction distribution
system.membus.trans_dist::WriteReq               2247                       # Transaction distribution
system.membus.trans_dist::WriteResp              2247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267525                       # Transaction distribution
system.membus.trans_dist::WritebackClean       363908                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125799                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               47                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110761                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110761                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         363909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151815                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1091710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1091710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       786813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       794363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2148305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46579264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46579264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25535040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25542749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80494621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            761123                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001059                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032524                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  760317     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     806      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              761123                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7062000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4112491113                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1660877                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1409623750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1910784500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23289152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16785664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40075200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23289152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23289152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17121600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17121600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          363893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          262276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              626175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267525                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267525                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         397437617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         286453294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             683897463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    397437617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        397437617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      292186160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            292186160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      292186160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        397437617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        286453294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            976083624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    562817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    269417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    260100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000212463750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34436                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34435                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1539481                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             531589                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      626175                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     631092                       # Number of write requests accepted
system.mem_ctrls.readBursts                    626175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   631092                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96652                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68275                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30510                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7384396250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2647615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17312952500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13945.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32695.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       494                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   382397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  415200                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                626175                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               631092                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  493023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       294743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.185182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.970514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.849089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       123132     41.78%     41.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83236     28.24%     70.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34268     11.63%     81.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14334      4.86%     86.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8778      2.98%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4810      1.63%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2861      0.97%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2393      0.81%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20931      7.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       294743                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.377378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.873899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8408     24.42%     24.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4316     12.53%     36.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18412     53.47%     90.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1495      4.34%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           657      1.91%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           370      1.07%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           224      0.65%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           131      0.38%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           115      0.33%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            69      0.20%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            69      0.20%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            38      0.11%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           35      0.10%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           22      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           18      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           17      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           22      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34435                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.344262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.311529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.420461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30800     89.44%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3195      9.28%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           305      0.89%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            86      0.25%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            20      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             9      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34436                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33889472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6185728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36020928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40075200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40389888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       578.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       614.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    683.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    689.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58598258000                       # Total gap between requests
system.mem_ctrls.avgGap                      46607.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17242688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16646400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36020928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294252569.760691523552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 284076704.123184025288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6553.095827524429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 614709877.553015351295                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       363893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       262276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       631092                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9111791500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8200458000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       703000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1486978911500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25039.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31266.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    117166.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2356199.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1137173520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            604399290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2000428080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1514541240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4625166000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24114463890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2194924800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36191096820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.613869                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5474754250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1956500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51167291250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            967384320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            514154190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1780408980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1423436580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4625166000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24239856480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2089220640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35639627190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.202844                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5192964750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1956500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51449080750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1825                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1825                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133063                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133063                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269776                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3217                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7709                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382309                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               841500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5303000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683146570                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5509500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              530500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     812160.664820                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    325279.036971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       231500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2829500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60608580000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    293190000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14166651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14166651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14166651                       # number of overall hits
system.cpu.icache.overall_hits::total        14166651                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       363909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         363909                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       363909                       # number of overall misses
system.cpu.icache.overall_misses::total        363909                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20472793000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20472793000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20472793000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20472793000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14530560                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14530560                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14530560                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14530560                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56258.001314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56258.001314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56258.001314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56258.001314                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       363908                       # number of writebacks
system.cpu.icache.writebacks::total            363908                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       363909                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       363909                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       363909                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       363909                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20108884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20108884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20108884000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20108884000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55258.001314                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55258.001314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55258.001314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55258.001314                       # average overall mshr miss latency
system.cpu.icache.replacements                 363908                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14166651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14166651                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       363909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        363909                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20472793000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20472793000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14530560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14530560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56258.001314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56258.001314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       363909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       363909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20108884000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20108884000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55258.001314                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55258.001314                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999810                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14573564                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            363908                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.047386                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999810                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29425029                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29425029                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9054442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9054442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9054442                       # number of overall hits
system.cpu.dcache.overall_hits::total         9054442                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       368264                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       368264                       # number of overall misses
system.cpu.dcache.overall_misses::total        368264                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23349446500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23349446500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23349446500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23349446500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9422706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9422706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9422706                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9422706                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039083                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039083                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039083                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039083                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63404.097332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63404.097332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63404.097332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63404.097332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136709                       # number of writebacks
system.cpu.dcache.writebacks::total            136709                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107828                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107828                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107828                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107828                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3775                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3775                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16333380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16333380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16333380000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16333380000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    257389500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    257389500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027639                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027639                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027639                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027639                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62715.523200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62715.523200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62715.523200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62715.523200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68182.649007                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68182.649007                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 262211                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5185381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5185381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153065                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153065                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10145321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10145321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5338446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5338446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66281.128932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66281.128932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1528                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1528                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9775999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9775999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    257389500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    257389500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65330.122294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65330.122294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168448.625654                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168448.625654                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3869061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3869061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13204125500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13204125500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61357.745621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61357.745621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2247                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2247                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6557380500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6557380500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59184.271093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59184.271093                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106826                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106826                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147752500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147752500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017466                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017466                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77805.423907                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77805.423907                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145310500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145310500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017383                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017383                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76883.862434                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76883.862434                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108586                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108586                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108586                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108586                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60901770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.604393                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9308849                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            262279                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.492163                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.604393                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19542313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19542313                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3061690030500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289105                       # Simulator instruction rate (inst/s)
host_mem_usage                                 764228                       # Number of bytes of host memory used
host_op_rate                                   289105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1620.19                       # Real time elapsed on the host
host_tick_rate                              283066681                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   468406029                       # Number of instructions simulated
sim_ops                                     468406029                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.458622                       # Number of seconds simulated
sim_ticks                                458622300000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.952586                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                30607185                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             41387579                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              17467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6983908                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          50380076                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             518760                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2275977                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1757217                       # Number of indirect misses.
system.cpu.branchPred.lookups                58362197                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2775592                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       130306                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   430212202                       # Number of instructions committed
system.cpu.committedOps                     430212202                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.093969                       # CPI: cycles per instruction
system.cpu.discardedOps                      22447069                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                120429152                       # DTB accesses
system.cpu.dtb.data_acv                           136                       # DTB access violations
system.cpu.dtb.data_hits                    122850761                       # DTB hits
system.cpu.dtb.data_misses                     222494                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 86630506                       # DTB read accesses
system.cpu.dtb.read_acv                           134                       # DTB read access violations
system.cpu.dtb.read_hits                     87401351                       # DTB read hits
system.cpu.dtb.read_misses                     184016                       # DTB read misses
system.cpu.dtb.write_accesses                33798646                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    35449410                       # DTB write hits
system.cpu.dtb.write_misses                     38478                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            77497046                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          264632668                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         103566232                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         40197593                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       302311799                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.477562                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               122889764                       # ITB accesses
system.cpu.itb.fetch_acv                          679                       # ITB acv
system.cpu.itb.fetch_hits                   122881882                       # ITB hits
system.cpu.itb.fetch_misses                      7882                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   283      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17971     18.31%     18.60% # number of callpals executed
system.cpu.kern.callpal::rdps                    1145      1.17%     19.76% # number of callpals executed
system.cpu.kern.callpal::rti                     2169      2.21%     21.97% # number of callpals executed
system.cpu.kern.callpal::callsys                  470      0.48%     22.45% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.45% # number of callpals executed
system.cpu.kern.callpal::rdunique               76118     77.55%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  98159                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     193052                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7549     36.59%     36.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      22      0.11%     36.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     470      2.28%     38.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12591     61.03%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20632                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7548     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       22      0.14%     48.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      470      3.02%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7548     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15588                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             449185210500     97.98%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                42667500      0.01%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               649505000      0.14%     98.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8590459000      1.87%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         458467842000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999868                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.599476                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.755525                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2129                      
system.cpu.kern.mode_good::user                  2121                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2428                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2121                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.876853                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.931117                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25909762000      5.65%      5.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         424052480000     92.49%     98.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8505549000      1.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      283                       # number of times the context was actually changed
system.cpu.numCycles                        900851069                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30306340      7.04%      7.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu               212273060     49.34%     56.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                1560504      0.36%     56.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              43690229     10.16%     66.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               9974301      2.32%     69.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1824429      0.42%     69.65% # Class of committed instruction
system.cpu.op_class_0::FloatMult              9826805      2.28%     71.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                953757      0.22%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               228388      0.05%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.21% # Class of committed instruction
system.cpu.op_class_0::MemRead               55368827     12.87%     85.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite              30199371      7.02%     92.10% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          27928537      6.49%     98.59% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4970217      1.16%     99.74% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1107437      0.26%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                430212202                       # Class of committed instruction
system.cpu.quiesceCycles                     16393531                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       598539270                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3083033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6166009                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1464938616                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1464938616                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1464938616                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1464938616                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118273.745842                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118273.745842                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118273.745842                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118273.745842                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           193                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    96.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    844956342                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    844956342                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    844956342                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    844956342                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68218.661553                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68218.661553                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68218.661553                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68218.661553                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       115323                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       115323                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        65323                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        65323                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1461017634                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1461017634                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118281.868038                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118281.868038                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    842735360                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    842735360                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68226.632124                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68226.632124                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 245                       # Transaction distribution
system.membus.trans_dist::ReadResp            2008798                       # Transaction distribution
system.membus.trans_dist::WriteReq                821                       # Transaction distribution
system.membus.trans_dist::WriteResp               821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1538727                       # Transaction distribution
system.membus.trans_dist::WritebackClean       461273                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1082976                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1062071                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1062071                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         461273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1547280                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1383752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1383752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7827925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7830057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9238581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     59038656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     59038656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    264682624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    264687622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               324516806                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              127                       # Total snoops (count)
system.membus.snoopTraffic                       8128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3084042                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000060                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007745                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3083857     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     185      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3084042                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2271500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14915916494                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13859285750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2434220250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       29517184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      166994624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          196511808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     29517184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29517184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     98478528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        98478528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          461206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2609291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3070497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1538727                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1538727                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64360551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         364122338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428482889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64360551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64360551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214726863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214726863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214726863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64360551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        364122338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643209752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1866445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    366866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2373208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009767581000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       114045                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       114045                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7443268                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1754596                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3070497                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1999898                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3070497                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1999898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 330423                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                133453                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            193551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            126051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            158982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            198696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            245234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            133666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            173003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            189042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            135981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           173459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           151329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           237948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           146289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           154493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            152588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             94094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            125410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            161959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            156072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            125191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            104809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           126867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           156369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           108512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           134908                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32740751750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13700370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84117139250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11948.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30698.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        57                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2019867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1429123                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3070497                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1999898                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2636937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   99588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 102369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 114114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 115148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 115010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 115539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 114351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 114570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 114598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 115001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 114488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 114522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 114453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 114158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 114144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 114156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    207                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1157541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.694336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.716701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.064315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       461182     39.84%     39.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       319195     27.58%     67.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       121661     10.51%     77.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64073      5.54%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54587      4.72%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20918      1.81%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14929      1.29%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11200      0.97%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        89796      7.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1157541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       114045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.026174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.685260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        113790     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          189      0.17%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           47      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        114045                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       114045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.344501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        113191     99.25%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           842      0.74%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        114045                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              175364736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21147072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               119452544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               196511808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            127993472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       382.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       260.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    279.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  458621411000                       # Total gap between requests
system.mem_ctrls.avgGap                      90450.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     23479424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    151885312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    119452544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51195556.779511161149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 331177336.993861854076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 260459519.739881813526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       461206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2609291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1999898                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12207895750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  71909243500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11109462509500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26469.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27558.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5555014.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4327575420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2300179860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9762186420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4578206220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     36203525280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     155877039870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44846087520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       257894800590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.325034                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114850039500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15314520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 328457740500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3937188780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2092688235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9801941940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5164641900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36203525280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     154585195860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45933956160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       257719138155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.942012                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 117648393000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15314520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 325659387000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13173                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13173                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4998                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   795798                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1278500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1311000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64524616                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              822000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              100500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               32000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     128108898.437500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    320637389.649033                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974301500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    450423330500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8198969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    124293401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        124293401                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    124293401                       # number of overall hits
system.cpu.icache.overall_hits::total       124293401                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       461272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         461272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       461272                       # number of overall misses
system.cpu.icache.overall_misses::total        461272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  26823676500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26823676500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26823676500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26823676500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    124754673                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    124754673                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    124754673                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    124754673                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003697                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003697                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003697                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003697                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58151.538572                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58151.538572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58151.538572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58151.538572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       461273                       # number of writebacks
system.cpu.icache.writebacks::total            461273                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       461272                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       461272                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       461272                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       461272                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  26362403500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26362403500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  26362403500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26362403500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003697                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003697                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003697                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003697                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57151.536404                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57151.536404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57151.536404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57151.536404                       # average overall mshr miss latency
system.cpu.icache.replacements                 461273                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    124293401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       124293401                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       461272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        461272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26823676500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26823676500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    124754673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    124754673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58151.538572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58151.538572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       461272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       461272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  26362403500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26362403500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57151.536404                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57151.536404                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           124766826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            461785                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            270.183800                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         249970619                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        249970619                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110367767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110367767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110367767                       # number of overall hits
system.cpu.dcache.overall_hits::total       110367767                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3562962                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3562962                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3562962                       # number of overall misses
system.cpu.dcache.overall_misses::total       3562962                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 214425838500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 214425838500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 214425838500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 214425838500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    113930729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    113930729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    113930729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    113930729                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031273                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031273                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031273                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60181.904410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60181.904410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60181.904410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60181.904410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1526375                       # number of writebacks
system.cpu.dcache.writebacks::total           1526375                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       956475                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       956475                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       956475                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       956475                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2606487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2606487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2606487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2606487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 152106125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 152106125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 152106125500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 152106125500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     42018500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     42018500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022878                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022878                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58356.755856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58356.755856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58356.755856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58356.755856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 39416.979362                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 39416.979362                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2609317                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     77236139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77236139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1639404                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1639404                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  95237199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  95237199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     78875543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78875543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58092.574497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58092.574497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        94892                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        94892                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1544512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1544512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  88167237500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  88167237500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     42018500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     42018500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57084.203619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57084.203619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171504.081633                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171504.081633                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     33131628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       33131628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1923558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1923558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 119188639500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 119188639500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     35055186                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35055186                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.054872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.054872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61962.591978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61962.591978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       861583                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       861583                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1061975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1061975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  63938888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  63938888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60207.526543                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60207.526543                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        72022                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        72022                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2831                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2831                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    218111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    218111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        74853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        74853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77043.977393                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77043.977393                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2830                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2830                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    215224500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    215224500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037807                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037807                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76051.060071                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76051.060071                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        74753                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        74753                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        74753                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        74753                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 458622300000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113378565                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2610341                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.434388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         230769987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        230769987                       # Number of data accesses

---------- End Simulation Statistics   ----------
