{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 01:13:53 2008 " "Info: Processing started: Sun Aug 24 01:13:53 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalWatch EP1C4F324C7 " "Info: Selected device EP1C4F324C7 for design \"DigitalWatch\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324I7 " "Info: Device EP1C4F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C7 " "Info: Device EP1C12F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324I7 " "Info: Device EP1C12F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C7 " "Info: Device EP1C20F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324I7 " "Info: Device EP1C20F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS31p/INIT_DONE~ C3 " "Info: Pin ~LVDS31p/INIT_DONE~ is reserved at location C3" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~LVDS31p/INIT_DONE~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS31p/INIT_DONE~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN J3 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN J3" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 176 -40 128 192 "clk" "" } { 96 712 760 112 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "MasterSelect:inst\|clk100hz Global clock " "Info: Automatically promoted some destinations of signal \"MasterSelect:inst\|clk100hz\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MasterSelect:inst\|clk100hz " "Info: Destination \"MasterSelect:inst\|clk100hz\" may be non-global or may not use global clock" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 47 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/MasterSelect.vhd" 47 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DigitalClock:inst1\|timeClock Global clock " "Info: Automatically promoted signal \"DigitalClock:inst1\|timeClock\" to use Global clock" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalClock.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sw1 Global clock " "Info: Automatically promoted signal \"sw1\" to use Global clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 208 -40 128 224 "sw1" "" } { 280 344 424 296 "sw1" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "sw1 " "Info: Pin \"sw1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sw1 } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw1" } } } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 208 -40 128 224 "sw1" "" } { 280 344 424 296 "sw1" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sw0 Global clock " "Info: Automatically promoted signal \"sw0\" to use Global clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 192 -40 128 208 "sw0" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "sw0 " "Info: Pin \"sw0\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sw0 } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw0" } } } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 192 -40 128 208 "sw0" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TimerLogic:inst2\|min\[5\]~0 " "Info: Destination \"TimerLogic:inst2\|min\[5\]~0\" may be non-global or may not use global clock" {  } { { "TimerLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/TimerLogic.vhd" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 160 -40 128 176 "reset" "" } { 48 336 424 64 "reset" "" } { 216 384 424 232 "reset" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Info: Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/DigitalWatch.bdf" { { 160 -40 128 176 "reset" "" } { 48 336 424 64 "reset" "" } { 216 384 424 232 "reset" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "TimerLogic:inst2\|min\[5\]~0 Global clock " "Info: Automatically promoted signal \"TimerLogic:inst2\|min\[5\]~0\" to use Global clock" {  } { { "TimerLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/TimerLogic.vhd" 102 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alarm_on " "Warning: Node \"alarm_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_on" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alarm_out\[0\] " "Warning: Node \"alarm_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_out\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alarm_out\[1\] " "Warning: Node \"alarm_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_out\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alarm_out\[2\] " "Warning: Node \"alarm_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_out\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alarm_out\[3\] " "Warning: Node \"alarm_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_out\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alarm_out\[4\] " "Warning: Node \"alarm_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_out\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alarm_out\[5\] " "Warning: Node \"alarm_out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_out\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alarm_out\[6\] " "Warning: Node \"alarm_out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_out\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alarm_out\[7\] " "Warning: Node \"alarm_out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_out\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw3 " "Warning: Node \"sw3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "testout1 " "Warning: Node \"testout1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "testout1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "testout2 " "Warning: Node \"testout2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "testout2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "20.419 ns register register " "Info: Estimated most critical path is register to register delay of 20.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TimerLogic:inst2\|mmsec\[4\] 1 REG LAB_X23_Y6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y6; Fanout = 15; REG Node = 'TimerLogic:inst2\|mmsec\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimerLogic:inst2|mmsec[4] } "NODE_NAME" } } { "TimerLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/TimerLogic.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.509 ns) 1.459 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1 2 COMB LAB_X26_Y6 1 " "Info: 2: + IC(0.950 ns) + CELL(0.509 ns) = 1.459 ns; Loc. = LAB_X26_Y6; Fanout = 1; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { TimerLogic:inst2|mmsec[4] SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 1.997 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39 3 COMB LAB_X26_Y6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 1.997 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.509 ns) 2.845 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1 4 COMB LAB_X26_Y6 2 " "Info: 4: + IC(0.339 ns) + CELL(0.509 ns) = 2.845 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.916 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1 5 COMB LAB_X26_Y6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.916 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.987 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1 6 COMB LAB_X26_Y6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.987 ns; Loc. = LAB_X26_Y6; Fanout = 1; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 3.525 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31 7 COMB LAB_X26_Y6 9 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.525 ns; Loc. = LAB_X26_Y6; Fanout = 9; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.522 ns) 4.302 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[22\]~54 8 COMB LAB_X25_Y6 3 " "Info: 8: + IC(0.255 ns) + CELL(0.522 ns) = 4.302 ns; Loc. = LAB_X25_Y6; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[22\]~54'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~54 } "NODE_NAME" } } { "db/alt_u_div_aoe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/alt_u_div_aoe.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.382 ns) 5.155 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1 9 COMB LAB_X25_Y6 2 " "Info: 9: + IC(0.471 ns) + CELL(0.382 ns) = 5.155 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~54 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.226 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1 10 COMB LAB_X25_Y6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.226 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.297 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1 11 COMB LAB_X25_Y6 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.297 ns; Loc. = LAB_X25_Y6; Fanout = 1; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 5.835 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43 12 COMB LAB_X25_Y6 12 " "Info: 12: + IC(0.000 ns) + CELL(0.538 ns) = 5.835 ns; Loc. = LAB_X25_Y6; Fanout = 12; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.101 ns) 7.025 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[30\]~761 13 COMB LAB_X25_Y7 4 " "Info: 13: + IC(1.089 ns) + CELL(0.101 ns) = 7.025 ns; Loc. = LAB_X25_Y7; Fanout = 4; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[30\]~761'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761 } "NODE_NAME" } } { "db/alt_u_div_aoe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/alt_u_div_aoe.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.499 ns) 8.473 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~58 14 COMB LAB_X24_Y6 2 " "Info: 14: + IC(0.949 ns) + CELL(0.499 ns) = 8.473 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~58'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.240 ns) 8.713 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60 15 COMB LAB_X24_Y6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.240 ns) = 8.713 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.240 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 9.314 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53 16 COMB LAB_X24_Y6 11 " "Info: 16: + IC(0.000 ns) + CELL(0.601 ns) = 9.314 ns; Loc. = LAB_X24_Y6; Fanout = 11; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.101 ns) 10.504 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[36\]~19 17 COMB LAB_X23_Y5 3 " "Info: 17: + IC(1.089 ns) + CELL(0.101 ns) = 10.504 ns; Loc. = LAB_X23_Y5; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|StageOut\[36\]~19'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19 } "NODE_NAME" } } { "db/alt_u_div_aoe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/alt_u_div_aoe.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.509 ns) 11.979 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~74COUT1 18 COMB LAB_X24_Y7 2 " "Info: 18: + IC(0.966 ns) + CELL(0.509 ns) = 11.979 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~74COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74COUT1 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.050 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~72COUT1 19 COMB LAB_X24_Y7 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 12.050 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~72COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72COUT1 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.228 ns) 12.278 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~66 20 COMB LAB_X24_Y7 3 " "Info: 20: + IC(0.000 ns) + CELL(0.228 ns) = 12.278 ns; Loc. = LAB_X24_Y7; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~66'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 12.879 ns SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~63 21 COMB LAB_X24_Y7 3 " "Info: 21: + IC(0.000 ns) + CELL(0.601 ns) = 12.879 ns; Loc. = LAB_X24_Y7; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|lpm_divide:Mod5\|lpm_divide_ktl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_aoe:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[2\]~63'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.522 ns) 13.996 ns SegmentDisplay:inst3\|Mux35~240 22 COMB LAB_X22_Y7 3 " "Info: 22: + IC(0.595 ns) + CELL(0.522 ns) = 13.996 ns; Loc. = LAB_X22_Y7; Fanout = 3; COMB Node = 'SegmentDisplay:inst3\|Mux35~240'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63 SegmentDisplay:inst3|Mux35~240 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.258 ns) 15.119 ns SegmentDisplay:inst3\|Mux34~265 23 COMB LAB_X18_Y7 1 " "Info: 23: + IC(0.865 ns) + CELL(0.258 ns) = 15.119 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'SegmentDisplay:inst3\|Mux34~265'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { SegmentDisplay:inst3|Mux35~240 SegmentDisplay:inst3|Mux34~265 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.522 ns) 16.241 ns SegmentDisplay:inst3\|Mux34~267 24 COMB LAB_X21_Y7 5 " "Info: 24: + IC(0.600 ns) + CELL(0.522 ns) = 16.241 ns; Loc. = LAB_X21_Y7; Fanout = 5; COMB Node = 'SegmentDisplay:inst3\|Mux34~267'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { SegmentDisplay:inst3|Mux34~265 SegmentDisplay:inst3|Mux34~267 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.101 ns) 16.819 ns SegmentDisplay:inst3\|Equal40~267 25 COMB LAB_X21_Y7 7 " "Info: 25: + IC(0.477 ns) + CELL(0.101 ns) = 16.819 ns; Loc. = LAB_X21_Y7; Fanout = 7; COMB Node = 'SegmentDisplay:inst3\|Equal40~267'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { SegmentDisplay:inst3|Mux34~267 SegmentDisplay:inst3|Equal40~267 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.258 ns) 17.937 ns SegmentDisplay:inst3\|Selector31~17 26 COMB LAB_X23_Y7 2 " "Info: 26: + IC(0.860 ns) + CELL(0.258 ns) = 17.937 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|Selector31~17'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { SegmentDisplay:inst3|Equal40~267 SegmentDisplay:inst3|Selector31~17 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.522 ns) 19.057 ns SegmentDisplay:inst3\|Selector34~29 27 COMB LAB_X20_Y7 2 " "Info: 27: + IC(0.598 ns) + CELL(0.522 ns) = 19.057 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'SegmentDisplay:inst3\|Selector34~29'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { SegmentDisplay:inst3|Selector31~17 SegmentDisplay:inst3|Selector34~29 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.273 ns) 20.419 ns SegmentDisplay:inst3\|seg_sec1\[0\] 28 REG LAB_X21_Y6 2 " "Info: 28: + IC(1.089 ns) + CELL(0.273 ns) = 20.419 ns; Loc. = LAB_X21_Y6; Fanout = 2; REG Node = 'SegmentDisplay:inst3\|seg_sec1\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { SegmentDisplay:inst3|Selector34~29 SegmentDisplay:inst3|seg_sec1[0] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchBDF_Timer/SegmentDisplay.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.227 ns ( 45.19 % ) " "Info: Total cell delay = 9.227 ns ( 45.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.192 ns ( 54.81 % ) " "Info: Total interconnect delay = 11.192 ns ( 54.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.419 ns" { TimerLogic:inst2|mmsec[4] SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~54 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72COUT1 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66 SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63 SegmentDisplay:inst3|Mux35~240 SegmentDisplay:inst3|Mux34~265 SegmentDisplay:inst3|Mux34~267 SegmentDisplay:inst3|Equal40~267 SegmentDisplay:inst3|Selector31~17 SegmentDisplay:inst3|Selector34~29 SegmentDisplay:inst3|seg_sec1[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X10_Y9 X19_Y18 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X10_Y9 to location X19_Y18" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 01:14:23 2008 " "Info: Processing ended: Sun Aug 24 01:14:23 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
