{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@219:235@HdlIdDef", "  DMA_DATA_WIDTH_SRC > 128 ? 5 :\n  DMA_DATA_WIDTH_SRC > 64 ? 4 :\n  DMA_DATA_WIDTH_SRC > 32 ? 3 :\n  DMA_DATA_WIDTH_SRC > 16 ? 2 :\n  DMA_DATA_WIDTH_SRC > 8 ? 1 : 0;\nlocalparam ID_WIDTH = (FIFO_SIZE) > 64 ? 8 :\n  (FIFO_SIZE) > 32 ? 7 :\n  (FIFO_SIZE) > 16 ? 6 :\n  (FIFO_SIZE) > 8 ? 5 :\n  (FIFO_SIZE) > 4 ? 4 :\n  (FIFO_SIZE) > 2 ? 3 :\n  (FIFO_SIZE) > 1 ? 2 : 1;\n\n// Register interface signals\nreg  [31:0]  up_rdata = 'd0;\nreg          up_wack = 1'b0;\nreg          up_rack = 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[230, "localparam DBG_ID_PADDING = ID_WIDTH > 8 ? 0 : 8 - ID_WIDTH;\n"]]}}