/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-5.10" *)
(* top =  1  *)
module partsel_simple(idx, data, slice_up, slice_down);
  (* src = "dut.sv:1.35-1.38" *)
  input [2:0] idx;
  wire [2:0] idx;
  (* src = "dut.sv:1.53-1.57" *)
  input [31:0] data;
  wire [31:0] data;
  (* src = "dut.sv:1.72-1.80" *)
  output [3:0] slice_up;
  wire [3:0] slice_up;
  (* src = "dut.sv:1.82-1.92" *)
  output [3:0] slice_down;
  wire [3:0] slice_down;
  (* unused_bits = "2" *)
  wire [2:0] offset;
  assign offset = { idx[0], 2'h0 };
  assign slice_down = 4'h0;
  assign slice_up = 4'h0;
endmodule
