#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9f28047e40 .scope module, "top_tb" "top_tb" 2 6;
 .timescale -9 -12;
v0x7f9f2806c860_0 .var "clk", 0 0;
v0x7f9f2806c970_0 .var/i "i", 31 0;
S_0x7f9f2802e250 .scope module, "uut" "top" 2 13, 3 11 0, S_0x7f9f28047e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x7f9f2806b750_0 .net "alu_result", 31 0, v0x7f9f28066de0_0;  1 drivers
v0x7f9f2806b800_0 .net "c_ALUOp", 1 0, v0x7f9f28067b00_0;  1 drivers
v0x7f9f2806b8a0_0 .net "c_ALUSrc", 0 0, v0x7f9f28067bd0_0;  1 drivers
v0x7f9f2806b970_0 .net "c_ALUcontrol", 3 0, v0x7f9f280675d0_0;  1 drivers
v0x7f9f2806ba40_0 .net "c_Bne", 0 0, v0x7f9f28067c80_0;  1 drivers
v0x7f9f2806bb50_0 .net "c_Branch", 0 0, v0x7f9f28067d30_0;  1 drivers
v0x7f9f2806bc20_0 .net "c_Jump", 0 0, v0x7f9f28067dc0_0;  1 drivers
v0x7f9f2806bcf0_0 .net "c_MemRead", 0 0, v0x7f9f28067e90_0;  1 drivers
v0x7f9f2806bdc0_0 .net "c_MemWrite", 0 0, v0x7f9f28067f30_0;  1 drivers
v0x7f9f2806bed0_0 .net "c_MemtoReg", 0 0, v0x7f9f28067fd0_0;  1 drivers
v0x7f9f2806bfa0_0 .net "c_RegDst", 0 0, v0x7f9f28068070_0;  1 drivers
v0x7f9f2806c030_0 .net "c_RegWrite", 0 0, v0x7f9f28068180_0;  1 drivers
v0x7f9f2806c100_0 .net "c_zero", 0 0, v0x7f9f280671a0_0;  1 drivers
v0x7f9f2806c1d0_0 .net "clk", 0 0, v0x7f9f2806c860_0;  1 drivers
v0x7f9f2806c260_0 .net "im_ctr", 5 0, v0x7f9f280693f0_0;  1 drivers
v0x7f9f2806c2f0_0 .net "im_funcode", 5 0, v0x7f9f28069480_0;  1 drivers
v0x7f9f2806c3c0_0 .net "im_instruction", 31 0, v0x7f9f28069510_0;  1 drivers
v0x7f9f2806c550_0 .net "pc_in", 31 0, v0x7f9f28069e20_0;  1 drivers
v0x7f9f2806c620_0 .net "pc_out", 31 0, v0x7f9f2806a660_0;  1 drivers
v0x7f9f2806c6b0_0 .net "r_read1", 31 0, L_0x7f9f282042f0;  1 drivers
v0x7f9f2806c740_0 .net "r_read2", 31 0, L_0x7f9f282046d0;  1 drivers
v0x7f9f2806c7d0_0 .net "r_wbdata", 31 0, v0x7f9f28068cf0_0;  1 drivers
S_0x7f9f2802e3c0 .scope module, "u_ALU" "ALU" 3 57, 4 2 0, S_0x7f9f2802e250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "read2";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 4 "ALUcontrol";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 32 "ALUresult";
v0x7f9f2805b1f0_0 .net "ALUSrc", 0 0, v0x7f9f28067bd0_0;  alias, 1 drivers
v0x7f9f28066d30_0 .net "ALUcontrol", 3 0, v0x7f9f280675d0_0;  alias, 1 drivers
v0x7f9f28066de0_0 .var "ALUresult", 31 0;
v0x7f9f28066ea0_0 .net "data1", 31 0, L_0x7f9f282042f0;  alias, 1 drivers
v0x7f9f28066f50_0 .var "data2", 31 0;
v0x7f9f28067040_0 .net "instruction", 31 0, v0x7f9f28069510_0;  alias, 1 drivers
v0x7f9f280670f0_0 .net "read2", 31 0, L_0x7f9f282046d0;  alias, 1 drivers
v0x7f9f280671a0_0 .var "zero", 0 0;
E_0x7f9f2805a1e0 .event edge, v0x7f9f28066d30_0, v0x7f9f28066f50_0, v0x7f9f28066ea0_0;
E_0x7f9f28048450 .event edge, v0x7f9f28067040_0, v0x7f9f280670f0_0, v0x7f9f2805b1f0_0;
S_0x7f9f280672f0 .scope module, "u_ALU_control" "ALU_control" 3 68, 5 2 0, S_0x7f9f2802e250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "instruction";
    .port_info 2 /OUTPUT 4 "ALUcontrol";
v0x7f9f28067530_0 .net "ALUOp", 1 0, v0x7f9f28067b00_0;  alias, 1 drivers
v0x7f9f280675d0_0 .var "ALUcontrol", 3 0;
v0x7f9f28067690_0 .net "instruction", 5 0, v0x7f9f28069480_0;  alias, 1 drivers
E_0x7f9f28067500 .event edge, v0x7f9f28067690_0, v0x7f9f28067530_0;
S_0x7f9f28067790 .scope module, "u_Control" "Control" 3 74, 6 2 0, S_0x7f9f2802e250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Jump";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "Bne";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
v0x7f9f28067b00_0 .var "ALUOp", 1 0;
v0x7f9f28067bd0_0 .var "ALUSrc", 0 0;
v0x7f9f28067c80_0 .var "Bne", 0 0;
v0x7f9f28067d30_0 .var "Branch", 0 0;
v0x7f9f28067dc0_0 .var "Jump", 0 0;
v0x7f9f28067e90_0 .var "MemRead", 0 0;
v0x7f9f28067f30_0 .var "MemWrite", 0 0;
v0x7f9f28067fd0_0 .var "MemtoReg", 0 0;
v0x7f9f28068070_0 .var "RegDst", 0 0;
v0x7f9f28068180_0 .var "RegWrite", 0 0;
v0x7f9f28068210_0 .net "instruction", 31 0, v0x7f9f28069510_0;  alias, 1 drivers
E_0x7f9f28067ac0 .event edge, v0x7f9f28067040_0;
S_0x7f9f28068390 .scope module, "u_Data_memory" "Data_memory" 3 89, 7 2 0, S_0x7f9f2802e250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "wData";
    .port_info 3 /INPUT 32 "ALUresult";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 32 "rData";
P_0x7f9f28068550 .param/l "SIZE_DM" 0 7 13, +C4<00000000000000000000000010000000>;
v0x7f9f280687b0_0 .net "ALUresult", 31 0, v0x7f9f28066de0_0;  alias, 1 drivers
v0x7f9f28068880 .array "Dmem", 0 127, 31 0;
v0x7f9f28068910_0 .net "MemRead", 0 0, v0x7f9f28067e90_0;  alias, 1 drivers
v0x7f9f280689a0_0 .net "MemWrite", 0 0, v0x7f9f28067f30_0;  alias, 1 drivers
v0x7f9f28068a30_0 .net "MemtoReg", 0 0, v0x7f9f28067fd0_0;  alias, 1 drivers
v0x7f9f28068b00_0 .net "addr", 31 0, v0x7f9f28066de0_0;  alias, 1 drivers
v0x7f9f28068bd0_0 .net "clk", 0 0, v0x7f9f2806c860_0;  alias, 1 drivers
v0x7f9f28068c60_0 .var/i "i", 31 0;
v0x7f9f28068cf0_0 .var "rData", 31 0;
v0x7f9f28068e00_0 .net "wData", 31 0, L_0x7f9f282046d0;  alias, 1 drivers
E_0x7f9f28068730 .event posedge, v0x7f9f28068bd0_0;
E_0x7f9f28068760 .event edge, v0x7f9f28066de0_0, v0x7f9f28067fd0_0, v0x7f9f28067e90_0;
S_0x7f9f28068f10 .scope module, "u_Instruction_memory" "Instruction_memory" 3 38, 8 2 0, S_0x7f9f2802e250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 6 "ctr";
    .port_info 2 /OUTPUT 6 "funcode";
    .port_info 3 /OUTPUT 32 "instruction";
P_0x7f9f280690d0 .param/l "SIZE_IM" 0 8 10, +C4<00000000000000000000000010000000>;
v0x7f9f280692a0 .array "Imem", 0 127, 31 0;
v0x7f9f28069350_0 .net "addr", 31 0, v0x7f9f2806a660_0;  alias, 1 drivers
v0x7f9f280693f0_0 .var "ctr", 5 0;
v0x7f9f28069480_0 .var "funcode", 5 0;
v0x7f9f28069510_0 .var "instruction", 31 0;
v0x7f9f28069620_0 .var/i "n", 31 0;
E_0x7f9f28069250 .event edge, v0x7f9f28069350_0;
S_0x7f9f280696e0 .scope module, "u_Next_pc" "Next_pc" 3 101, 9 2 0, S_0x7f9f2802e250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "old";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 1 "Jump";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "Bne";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /OUTPUT 32 "next";
v0x7f9f28069a80_0 .net "Bne", 0 0, v0x7f9f28067c80_0;  alias, 1 drivers
v0x7f9f28069b40_0 .net "Branch", 0 0, v0x7f9f28067d30_0;  alias, 1 drivers
v0x7f9f28069bf0_0 .net "Jump", 0 0, v0x7f9f28067dc0_0;  alias, 1 drivers
v0x7f9f28069cc0_0 .net "instruction", 31 0, v0x7f9f28069510_0;  alias, 1 drivers
v0x7f9f28069d50_0 .var "jump", 31 0;
v0x7f9f28069e20_0 .var "next", 31 0;
v0x7f9f28069ec0_0 .net "old", 31 0, v0x7f9f2806a660_0;  alias, 1 drivers
v0x7f9f28069f60_0 .var "old_alter", 31 0;
v0x7f9f2806a000_0 .var "sign_ext", 31 0;
v0x7f9f2806a130_0 .net "zero", 0 0, v0x7f9f280671a0_0;  alias, 1 drivers
v0x7f9f2806a1e0_0 .var "zero_alter", 0 0;
E_0x7f9f28069990/0 .event edge, v0x7f9f28067dc0_0, v0x7f9f2806a1e0_0, v0x7f9f28067d30_0, v0x7f9f28069d50_0;
E_0x7f9f28069990/1 .event edge, v0x7f9f2806a000_0, v0x7f9f28069f60_0;
E_0x7f9f28069990 .event/or E_0x7f9f28069990/0, E_0x7f9f28069990/1;
E_0x7f9f28069a00 .event edge, v0x7f9f28069d50_0, v0x7f9f28069f60_0, v0x7f9f28067040_0;
E_0x7f9f28069a30 .event edge, v0x7f9f28067c80_0, v0x7f9f280671a0_0;
S_0x7f9f2806a2e0 .scope module, "u_Program_counter" "Program_counter" 3 32, 10 2 0, S_0x7f9f2802e250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next";
    .port_info 2 /OUTPUT 32 "out";
v0x7f9f2806a510_0 .net "clk", 0 0, v0x7f9f2806c860_0;  alias, 1 drivers
v0x7f9f2806a5d0_0 .net "next", 31 0, v0x7f9f28069e20_0;  alias, 1 drivers
v0x7f9f2806a660_0 .var "out", 31 0;
S_0x7f9f2806a750 .scope module, "u_Register" "Register" 3 46, 11 2 0, S_0x7f9f2802e250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 1 "RegDst";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData1";
    .port_info 6 /OUTPUT 32 "ReadData2";
L_0x7f9f282042f0 .functor BUFZ 32, L_0x7f9f2806ca00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9f282046d0 .functor BUFZ 32, L_0x7f9f282043c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9f2806aa00_0 .net "ReadData1", 31 0, L_0x7f9f282042f0;  alias, 1 drivers
v0x7f9f2806aab0_0 .net "ReadData2", 31 0, L_0x7f9f282046d0;  alias, 1 drivers
v0x7f9f2806ab80 .array "RegData", 0 31, 31 0;
v0x7f9f2806ac10_0 .net "RegDst", 0 0, v0x7f9f28068070_0;  alias, 1 drivers
v0x7f9f2806acc0_0 .net "RegWrite", 0 0, v0x7f9f28068180_0;  alias, 1 drivers
v0x7f9f2806ad90_0 .net "WriteData", 31 0, v0x7f9f28068cf0_0;  alias, 1 drivers
v0x7f9f2806ae40_0 .net *"_ivl_0", 31 0, L_0x7f9f2806ca00;  1 drivers
v0x7f9f2806aed0_0 .net *"_ivl_10", 31 0, L_0x7f9f282043c0;  1 drivers
v0x7f9f2806af80_0 .net *"_ivl_13", 4 0, L_0x7f9f28204480;  1 drivers
v0x7f9f2806b0b0_0 .net *"_ivl_14", 6 0, L_0x7f9f28204570;  1 drivers
L_0x7f9f28163050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9f2806b160_0 .net *"_ivl_17", 1 0, L_0x7f9f28163050;  1 drivers
v0x7f9f2806b210_0 .net *"_ivl_3", 4 0, L_0x7f9f28204080;  1 drivers
v0x7f9f2806b2c0_0 .net *"_ivl_4", 6 0, L_0x7f9f28204140;  1 drivers
L_0x7f9f28163008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9f2806b370_0 .net *"_ivl_7", 1 0, L_0x7f9f28163008;  1 drivers
v0x7f9f2806b420_0 .net "clk", 0 0, v0x7f9f2806c860_0;  alias, 1 drivers
v0x7f9f2806b4b0_0 .var/i "i", 31 0;
v0x7f9f2806b560_0 .net "instruction", 31 0, v0x7f9f28069510_0;  alias, 1 drivers
L_0x7f9f2806ca00 .array/port v0x7f9f2806ab80, L_0x7f9f28204140;
L_0x7f9f28204080 .part v0x7f9f28069510_0, 21, 5;
L_0x7f9f28204140 .concat [ 5 2 0 0], L_0x7f9f28204080, L_0x7f9f28163008;
L_0x7f9f282043c0 .array/port v0x7f9f2806ab80, L_0x7f9f28204570;
L_0x7f9f28204480 .part v0x7f9f28069510_0, 16, 5;
L_0x7f9f28204570 .concat [ 5 2 0 0], L_0x7f9f28204480, L_0x7f9f28163050;
    .scope S_0x7f9f2806a2e0;
T_0 ;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7f9f2806a660_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7f9f2806a2e0;
T_1 ;
    %wait E_0x7f9f28068730;
    %load/vec4 v0x7f9f2806a5d0_0;
    %store/vec4 v0x7f9f2806a660_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9f28068f10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f28069620_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f9f28069620_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 4227858432, 0, 32;
    %ix/getv/s 4, v0x7f9f28069620_0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %load/vec4 v0x7f9f28069620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9f28069620_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395211, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 16810016, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 126, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 127, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9f280692a0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %store/vec4 v0x7f9f28069510_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7f9f28068f10;
T_3 ;
    %wait E_0x7f9f28069250;
    %load/vec4 v0x7f9f28069350_0;
    %cmpi/e 4294967292, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %store/vec4 v0x7f9f28069510_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9f28069350_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x7f9f280692a0, 4;
    %store/vec4 v0x7f9f28069510_0, 0, 32;
T_3.1 ;
    %load/vec4 v0x7f9f28069510_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7f9f280693f0_0, 0, 6;
    %load/vec4 v0x7f9f28069510_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7f9f28069480_0, 0, 6;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9f2806a750;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f2806b4b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7f9f2806b4b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9f2806b4b0_0;
    %store/vec4a v0x7f9f2806ab80, 4, 0;
    %load/vec4 v0x7f9f2806b4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9f2806b4b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x7f9f2806a750;
T_5 ;
    %wait E_0x7f9f28068730;
    %load/vec4 v0x7f9f2806acc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f9f2806ac10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7f9f2806ad90_0;
    %load/vec4 v0x7f9f2806b560_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9f2806ab80, 4, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f9f2806ad90_0;
    %load/vec4 v0x7f9f2806b560_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9f2806ab80, 4, 0;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9f2802e3c0;
T_6 ;
    %wait E_0x7f9f28048450;
    %load/vec4 v0x7f9f2805b1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f9f280670f0_0;
    %store/vec4 v0x7f9f28066f50_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f9f28067040_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f9f28067040_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9f28066f50_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x7f9f28067040_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9f28066f50_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9f2802e3c0;
T_7 ;
    %wait E_0x7f9f2805a1e0;
    %load/vec4 v0x7f9f28066d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x7f9f28066ea0_0;
    %load/vec4 v0x7f9f28066f50_0;
    %and;
    %store/vec4 v0x7f9f28066de0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x7f9f28066ea0_0;
    %load/vec4 v0x7f9f28066f50_0;
    %or;
    %store/vec4 v0x7f9f28066de0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7f9f28066ea0_0;
    %load/vec4 v0x7f9f28066f50_0;
    %add;
    %store/vec4 v0x7f9f28066de0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7f9f28066ea0_0;
    %load/vec4 v0x7f9f28066f50_0;
    %sub;
    %store/vec4 v0x7f9f28066de0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7f9f28066ea0_0;
    %load/vec4 v0x7f9f28066f50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x7f9f28066de0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x7f9f28066ea0_0;
    %load/vec4 v0x7f9f28066f50_0;
    %inv;
    %or;
    %store/vec4 v0x7f9f28066de0_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9f28066de0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f280671a0_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f280671a0_0, 0, 1;
T_7.11 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9f280672f0;
T_8 ;
    %wait E_0x7f9f28067500;
    %load/vec4 v0x7f9f28067530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9f280675d0_0, 0, 4;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9f280675d0_0, 0, 4;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x7f9f28067690_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9f280675d0_0, 0, 4;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9f280675d0_0, 0, 4;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9f280675d0_0, 0, 4;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9f280675d0_0, 0, 4;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9f280675d0_0, 0, 4;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9f280675d0_0, 0, 4;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f9f28067790;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7f9f28067790;
T_10 ;
    %wait E_0x7f9f28067ac0;
    %load/vec4 v0x7f9f28068210_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067c80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %jmp T_10.9;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067c80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067c80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067c80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28068180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f28067c80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9f28067b00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f28067dc0_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9f28068390;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f28068c60_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7f9f28068c60_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9f28068c60_0;
    %store/vec4a v0x7f9f28068880, 4, 0;
    %load/vec4 v0x7f9f28068c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9f28068c60_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x7f9f28068390;
T_12 ;
    %wait E_0x7f9f28068760;
    %load/vec4 v0x7f9f28068910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7f9f28068a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %ix/getv 4, v0x7f9f28068b00_0;
    %load/vec4a v0x7f9f28068880, 4;
    %store/vec4 v0x7f9f28068cf0_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7f9f280687b0_0;
    %store/vec4 v0x7f9f28068cf0_0, 0, 32;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f9f280687b0_0;
    %store/vec4 v0x7f9f28068cf0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f9f28068390;
T_13 ;
    %wait E_0x7f9f28068730;
    %load/vec4 v0x7f9f280689a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7f9f28068e00_0;
    %ix/getv 4, v0x7f9f28068b00_0;
    %store/vec4a v0x7f9f28068880, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9f280696e0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f28069e20_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x7f9f280696e0;
T_15 ;
    %wait E_0x7f9f28069250;
    %load/vec4 v0x7f9f28069ec0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f9f28069f60_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f9f280696e0;
T_16 ;
    %wait E_0x7f9f28069a30;
    %load/vec4 v0x7f9f2806a130_0;
    %store/vec4 v0x7f9f2806a1e0_0, 0, 1;
    %load/vec4 v0x7f9f28069a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7f9f2806a1e0_0;
    %nor/r;
    %store/vec4 v0x7f9f2806a1e0_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f9f280696e0;
T_17 ;
    %wait E_0x7f9f28067ac0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7f9f28069cc0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f9f28069d50_0, 0, 32;
    %load/vec4 v0x7f9f28069cc0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f9f28069cc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9f2806a000_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x7f9f28069cc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9f2806a000_0, 0, 32;
T_17.1 ;
    %load/vec4 v0x7f9f2806a000_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f9f2806a000_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7f9f280696e0;
T_18 ;
    %wait E_0x7f9f28069a00;
    %load/vec4 v0x7f9f28069f60_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7f9f28069d50_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9f28069d50_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f9f280696e0;
T_19 ;
    %wait E_0x7f9f28069990;
    %load/vec4 v0x7f9f28069b40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f2806a1e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7f9f28069f60_0;
    %load/vec4 v0x7f9f2806a000_0;
    %add;
    %store/vec4 v0x7f9f28069e20_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f9f28069f60_0;
    %store/vec4 v0x7f9f28069e20_0, 0, 32;
T_19.1 ;
    %load/vec4 v0x7f9f28069bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x7f9f28069d50_0;
    %store/vec4 v0x7f9f28069e20_0, 0, 32;
T_19.2 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f9f28047e40;
T_20 ;
    %delay 10000, 0;
    %load/vec4 v0x7f9f2806c860_0;
    %inv;
    %store/vec4 v0x7f9f2806c860_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f9f28047e40;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f2806c970_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x7f9f2806c970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9f2806c970_0;
    %store/vec4a v0x7f9f28068880, 4, 0;
    %load/vec4 v0x7f9f2806c970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9f2806c970_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f2806c970_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x7f9f2806c970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9f2806c970_0;
    %store/vec4a v0x7f9f2806ab80, 4, 0;
    %load/vec4 v0x7f9f2806c970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9f2806c970_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f2806c860_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x7f9f28047e40;
T_22 ;
    %wait E_0x7f9f28068730;
    %vpi_call 2 30 "$display", "\000", $time {0 0 0};
    %load/vec4 v0x7f9f2806c550_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %vpi_call 2 31 "$display", "PC = ", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 32 "$display", "IM = %b", v0x7f9f2806c3c0_0 {0 0 0};
    %vpi_call 2 33 "$display", "ALU_control = %b", v0x7f9f2806b970_0 {0 0 0};
    %vpi_call 2 34 "$display", "ALU_Result = 0x%H", v0x7f9f2806b750_0 {0 0 0};
    %vpi_call 2 35 "$display", "ALUOp = %b", v0x7f9f2806b800_0 {0 0 0};
    %vpi_call 2 36 "$display", "ALU_In1 = 0x%H", v0x7f9f2806c6b0_0 {0 0 0};
    %vpi_call 2 37 "$display", "Alu_In2 = 0x%H", v0x7f9f2806c740_0 {0 0 0};
    %vpi_call 2 38 "$display", "WB = 0x%H", v0x7f9f2806c7d0_0 {0 0 0};
    %vpi_call 2 39 "$display", "MemRead = ", v0x7f9f2806bcf0_0 {0 0 0};
    %vpi_call 2 40 "$display", "MemWrite = ", v0x7f9f2806bdc0_0 {0 0 0};
    %vpi_call 2 41 "$display", "--------------------------------------------------" {0 0 0};
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f9f28047e40;
T_23 ;
    %delay 1800000, 0;
    %end;
    .thread T_23;
    .scope S_0x7f9f28047e40;
T_24 ;
    %delay 800000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "./top.v";
    "./ALU.v";
    "./ALU_control.v";
    "./Control.v";
    "./Data_memory.v";
    "./Instruction_memory.v";
    "./Next_pc.v";
    "./Program_counter.v";
    "./Register.v";
