

================================================================
== Synthesis Summary Report of 'glay_kernel'
================================================================
+ General Information: 
    * Date:           Mon Nov 14 23:17:03 2022
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        prj
    * Solution:       sol (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+------------+-------------+-----+
    |                 Modules                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |    |            |             |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|     FF     |     LUT     | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+------------+-------------+-----+
    |+ glay_kernel                            |     -|  0.00|    12440|  1.244e+05|         -|    12441|     -|        no|  32 (~0%)|   -|  7109 (~0%)|  10925 (~0%)|    -|
    | + glay_kernel_Pipeline_1                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|         -|   -|  1040 (~0%)|    117 (~0%)|    -|
    |  o Loop 1                               |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|           -|            -|    -|
    | + glay_kernel_Pipeline_VITIS_LOOP_74_1  |     -|  3.92|     4098|  4.098e+04|         -|     4098|     -|        no|         -|   -|    29 (~0%)|    109 (~0%)|    -|
    |  o VITIS_LOOP_74_1                      |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|         -|   -|           -|            -|    -|
    | + glay_kernel_Pipeline_3                |     -|  0.00|     4099|  4.099e+04|         -|     4099|     -|        no|         -|   -|   533 (~0%)|    509 (~0%)|    -|
    |  o Loop 1                               |     -|  7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|           -|            -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_m00_axi | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------+--------+-------+--------+-----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register             | Offset | Width | Access | Description                       | Bit Fields                                                                         |
+---------------+----------------------+--------+-------+--------+-----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL                 | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                 | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                                           |
| s_axi_control | IP_IER               | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR               | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | graph_csr_struct_1   | 0x10   | 32    | W      | Data signal of graph_csr_struct   |                                                                                    |
| s_axi_control | graph_csr_struct_2   | 0x14   | 32    | W      | Data signal of graph_csr_struct   |                                                                                    |
| s_axi_control | vertex_out_degree_1  | 0x1c   | 32    | W      | Data signal of vertex_out_degree  |                                                                                    |
| s_axi_control | vertex_out_degree_2  | 0x20   | 32    | W      | Data signal of vertex_out_degree  |                                                                                    |
| s_axi_control | vertex_in_degree_1   | 0x28   | 32    | W      | Data signal of vertex_in_degree   |                                                                                    |
| s_axi_control | vertex_in_degree_2   | 0x2c   | 32    | W      | Data signal of vertex_in_degree   |                                                                                    |
| s_axi_control | vertex_edges_idx_1   | 0x34   | 32    | W      | Data signal of vertex_edges_idx   |                                                                                    |
| s_axi_control | vertex_edges_idx_2   | 0x38   | 32    | W      | Data signal of vertex_edges_idx   |                                                                                    |
| s_axi_control | edges_array_weight_1 | 0x40   | 32    | W      | Data signal of edges_array_weight |                                                                                    |
| s_axi_control | edges_array_weight_2 | 0x44   | 32    | W      | Data signal of edges_array_weight |                                                                                    |
| s_axi_control | edges_array_src_1    | 0x4c   | 32    | W      | Data signal of edges_array_src    |                                                                                    |
| s_axi_control | edges_array_src_2    | 0x50   | 32    | W      | Data signal of edges_array_src    |                                                                                    |
| s_axi_control | edges_array_dest_1   | 0x58   | 32    | W      | Data signal of edges_array_dest   |                                                                                    |
| s_axi_control | edges_array_dest_2   | 0x5c   | 32    | W      | Data signal of edges_array_dest   |                                                                                    |
| s_axi_control | auxiliary_1_1        | 0x64   | 32    | W      | Data signal of auxiliary_1        |                                                                                    |
| s_axi_control | auxiliary_1_2        | 0x68   | 32    | W      | Data signal of auxiliary_1        |                                                                                    |
| s_axi_control | auxiliary_2_1        | 0x70   | 32    | W      | Data signal of auxiliary_2        |                                                                                    |
| s_axi_control | auxiliary_2_2        | 0x74   | 32    | W      | Data signal of auxiliary_2        |                                                                                    |
+---------------+----------------------+--------+-------+--------+-----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+----------+
| Argument           | Direction | Datatype |
+--------------------+-----------+----------+
| graph_csr_struct   | inout     | int*     |
| vertex_out_degree  | inout     | int*     |
| vertex_in_degree   | inout     | int*     |
| vertex_edges_idx   | inout     | int*     |
| edges_array_weight | inout     | int*     |
| edges_array_src    | inout     | int*     |
| edges_array_dest   | inout     | int*     |
| auxiliary_1        | inout     | int*     |
| auxiliary_2        | inout     | int*     |
+--------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------+---------------+-----------+----------+------------------------------------------------+
| Argument           | HW Interface  | HW Type   | HW Usage | HW Info                                        |
+--------------------+---------------+-----------+----------+------------------------------------------------+
| graph_csr_struct   | m_axi_m00_axi | interface |          |                                                |
| graph_csr_struct   | s_axi_control | register  | offset   | name=graph_csr_struct_1 offset=0x10 range=32   |
| graph_csr_struct   | s_axi_control | register  | offset   | name=graph_csr_struct_2 offset=0x14 range=32   |
| vertex_out_degree  | m_axi_m00_axi | interface |          |                                                |
| vertex_out_degree  | s_axi_control | register  | offset   | name=vertex_out_degree_1 offset=0x1c range=32  |
| vertex_out_degree  | s_axi_control | register  | offset   | name=vertex_out_degree_2 offset=0x20 range=32  |
| vertex_in_degree   | m_axi_m00_axi | interface |          |                                                |
| vertex_in_degree   | s_axi_control | register  | offset   | name=vertex_in_degree_1 offset=0x28 range=32   |
| vertex_in_degree   | s_axi_control | register  | offset   | name=vertex_in_degree_2 offset=0x2c range=32   |
| vertex_edges_idx   | m_axi_m00_axi | interface |          |                                                |
| vertex_edges_idx   | s_axi_control | register  | offset   | name=vertex_edges_idx_1 offset=0x34 range=32   |
| vertex_edges_idx   | s_axi_control | register  | offset   | name=vertex_edges_idx_2 offset=0x38 range=32   |
| edges_array_weight | m_axi_m00_axi | interface |          |                                                |
| edges_array_weight | s_axi_control | register  | offset   | name=edges_array_weight_1 offset=0x40 range=32 |
| edges_array_weight | s_axi_control | register  | offset   | name=edges_array_weight_2 offset=0x44 range=32 |
| edges_array_src    | m_axi_m00_axi | interface |          |                                                |
| edges_array_src    | s_axi_control | register  | offset   | name=edges_array_src_1 offset=0x4c range=32    |
| edges_array_src    | s_axi_control | register  | offset   | name=edges_array_src_2 offset=0x50 range=32    |
| edges_array_dest   | m_axi_m00_axi | interface |          |                                                |
| edges_array_dest   | s_axi_control | register  | offset   | name=edges_array_dest_1 offset=0x58 range=32   |
| edges_array_dest   | s_axi_control | register  | offset   | name=edges_array_dest_2 offset=0x5c range=32   |
| auxiliary_1        | m_axi_m00_axi | interface |          |                                                |
| auxiliary_1        | s_axi_control | register  | offset   | name=auxiliary_1_1 offset=0x64 range=32        |
| auxiliary_1        | s_axi_control | register  | offset   | name=auxiliary_1_2 offset=0x68 range=32        |
| auxiliary_2        | m_axi_m00_axi | interface |          |                                                |
| auxiliary_2        | s_axi_control | register  | offset   | name=auxiliary_2_1 offset=0x70 range=32        |
| auxiliary_2        | s_axi_control | register  | offset   | name=auxiliary_2_2 offset=0x74 range=32        |
+--------------------+---------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------+-----------+--------+-------+--------------------------------+
| HW Interface  | Direction | Length | Width | Location                       |
+---------------+-----------+--------+-------+--------------------------------+
| m_axi_m00_axi | read      | 256    | 512   | ../glay_kernel_cmodel.cpp:71:5 |
| m_axi_m00_axi | write     | 256    | 512   | ../glay_kernel_cmodel.cpp:79:5 |
+---------------+-----------+--------+-------+--------------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| + glay_kernel                           | 0   |        |          |     |        |         |
|  + glay_kernel_Pipeline_1               | 0   |        |          |     |        |         |
|    empty_32_fu_122_p2                   | -   |        | empty_32 | add | fabric | 0       |
|  + glay_kernel_Pipeline_VITIS_LOOP_74_1 | 0   |        |          |     |        |         |
|    add_ln74_fu_74_p2                    | -   |        | add_ln74 | add | fabric | 0       |
|    m00_axi_output_buffer_d0             | -   |        | add_ln75 | add | fabric | 0       |
|  + glay_kernel_Pipeline_3               | 0   |        |          |     |        |         |
|    empty_28_fu_122_p2                   | -   |        | empty_28 | add | fabric | 0       |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                      | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+---------------------------+------+------+--------+-----------------------+---------+------+---------+
| + glay_kernel             | 32   | 0    |        |                       |         |      |         |
|   m00_axi_input_buffer_U  | 16   | -    |        | m00_axi_input_buffer  | ram_1p  | auto | 1       |
|   m00_axi_output_buffer_U | 16   | -    |        | m00_axi_output_buffer | ram_1p  | auto | 1       |
+---------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------+-----------------------------------------------------------------+
| Type      | Options                                                   | Location                                                        |
+-----------+-----------------------------------------------------------+-----------------------------------------------------------------+
| interface | m_axi port=graph_csr_struct offset=slave bundle=m00_axi   | ../glay_kernel_cmodel.cpp:38 in glay_kernel, graph_csr_struct   |
| interface | m_axi port=vertex_out_degree offset=slave bundle=m00_axi  | ../glay_kernel_cmodel.cpp:39 in glay_kernel, vertex_out_degree  |
| interface | m_axi port=vertex_in_degree offset=slave bundle=m00_axi   | ../glay_kernel_cmodel.cpp:40 in glay_kernel, vertex_in_degree   |
| interface | m_axi port=vertex_edges_idx offset=slave bundle=m00_axi   | ../glay_kernel_cmodel.cpp:41 in glay_kernel, vertex_edges_idx   |
| interface | m_axi port=edges_array_weight offset=slave bundle=m00_axi | ../glay_kernel_cmodel.cpp:42 in glay_kernel, edges_array_weight |
| interface | m_axi port=edges_array_src offset=slave bundle=m00_axi    | ../glay_kernel_cmodel.cpp:43 in glay_kernel, edges_array_src    |
| interface | m_axi port=edges_array_dest offset=slave bundle=m00_axi   | ../glay_kernel_cmodel.cpp:44 in glay_kernel, edges_array_dest   |
| interface | m_axi port=auxiliary_1 offset=slave bundle=m00_axi        | ../glay_kernel_cmodel.cpp:45 in glay_kernel, auxiliary_1        |
| interface | m_axi port=auxiliary_2 offset=slave bundle=m00_axi        | ../glay_kernel_cmodel.cpp:46 in glay_kernel, auxiliary_2        |
| interface | s_axilite port=graph_csr_struct bundle=control            | ../glay_kernel_cmodel.cpp:47 in glay_kernel, graph_csr_struct   |
| interface | s_axilite port=vertex_out_degree bundle=control           | ../glay_kernel_cmodel.cpp:48 in glay_kernel, vertex_out_degree  |
| interface | s_axilite port=vertex_in_degree bundle=control            | ../glay_kernel_cmodel.cpp:49 in glay_kernel, vertex_in_degree   |
| interface | s_axilite port=vertex_edges_idx bundle=control            | ../glay_kernel_cmodel.cpp:50 in glay_kernel, vertex_edges_idx   |
| interface | s_axilite port=edges_array_weight bundle=control          | ../glay_kernel_cmodel.cpp:51 in glay_kernel, edges_array_weight |
| interface | s_axilite port=edges_array_src bundle=control             | ../glay_kernel_cmodel.cpp:52 in glay_kernel, edges_array_src    |
| interface | s_axilite port=edges_array_dest bundle=control            | ../glay_kernel_cmodel.cpp:53 in glay_kernel, edges_array_dest   |
| interface | s_axilite port=auxiliary_1 bundle=control                 | ../glay_kernel_cmodel.cpp:54 in glay_kernel, auxiliary_1        |
| interface | s_axilite port=auxiliary_2 bundle=control                 | ../glay_kernel_cmodel.cpp:55 in glay_kernel, auxiliary_2        |
| interface | s_axilite port=return bundle=control                      | ../glay_kernel_cmodel.cpp:56 in glay_kernel, return             |
| interface | ap_ctrl_chain port=return                                 | ../glay_kernel_cmodel.cpp:57 in glay_kernel, return             |
+-----------+-----------------------------------------------------------+-----------------------------------------------------------------+


