git clone --depth 1 --no-tags https://github.com/johnsariknanohmics/nanohmics_align_hello_analog.git f:/verilog_sva_gh_scraper/data/full_repos/776035430
git clone --depth 1 --no-tags https://github.com/Asilvaj12345/rania.git f:/verilog_sva_gh_scraper/data/full_repos/776185422
git clone --depth 1 --no-tags https://github.com/jujusf13/UrCPU.git f:/verilog_sva_gh_scraper/data/full_repos/776142504
git clone --depth 1 --no-tags https://github.com/ghassan-sys/TemplateAcceleratorProject.git f:/verilog_sva_gh_scraper/data/full_repos/773528835
git clone --depth 1 --no-tags https://github.com/Hasan0712/OpenLane_verification.git f:/verilog_sva_gh_scraper/data/full_repos/776482312
git clone --depth 1 --no-tags https://github.com/JubranK/Building-a-SimpleComputer-Using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/776550141
git clone --depth 1 --no-tags https://github.com/PatriChou/lab1-fsic-sim.git f:/verilog_sva_gh_scraper/data/full_repos/776058338
git clone --depth 1 --no-tags https://github.com/velmuruganvm/cordicn8.git f:/verilog_sva_gh_scraper/data/full_repos/776628677
git clone --depth 1 --no-tags https://github.com/rasgs/tt_rasgs_randomizer.git f:/verilog_sva_gh_scraper/data/full_repos/775095982
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/fmcomms2.git f:/verilog_sva_gh_scraper/data/full_repos/774898051
git clone --depth 1 --no-tags https://github.com/Lucaz97/tt06-monoibit-test.git f:/verilog_sva_gh_scraper/data/full_repos/774498609
git clone --depth 1 --no-tags https://github.com/MohammadAbuShams/ENCS2340-Digital_Project.git f:/verilog_sva_gh_scraper/data/full_repos/776399802
git clone --depth 1 --no-tags https://github.com/obriensp/tt06-spo-be8.git f:/verilog_sva_gh_scraper/data/full_repos/775764961
git clone --depth 1 --no-tags https://github.com/JoseKaisen/ALU_3bits.git f:/verilog_sva_gh_scraper/data/full_repos/775740292
git clone --depth 1 --no-tags https://github.com/b224hisl/Open3DFlow.git f:/verilog_sva_gh_scraper/data/full_repos/775304593
git clone --depth 1 --no-tags https://github.com/hhhesc/BUAA_CO.git f:/verilog_sva_gh_scraper/data/full_repos/772983622
git clone --depth 1 --no-tags https://github.com/crlarsen/abs16.git f:/verilog_sva_gh_scraper/data/full_repos/773072973
git clone --depth 1 --no-tags https://github.com/sumkin91/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/773384315
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/lz4_compression_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/773672107
git clone --depth 1 --no-tags https://github.com/ngzhenghanzh/Digital_Systems_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/773274015
git clone --depth 1 --no-tags https://github.com/yannickreiss/tt06_lights_out.git f:/verilog_sva_gh_scraper/data/full_repos/773717574
git clone --depth 1 --no-tags https://github.com/ZPNMiaoHeng/yosys-sta.git f:/verilog_sva_gh_scraper/data/full_repos/774379920
git clone --depth 1 --no-tags https://github.com/mogahed22/small_projects.git f:/verilog_sva_gh_scraper/data/full_repos/775231044
git clone --depth 1 --no-tags https://github.com/ClementKim/logic_circuit_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/775515367
git clone --depth 1 --no-tags https://github.com/harsh3002/single-port-SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/775553072
git clone --depth 1 --no-tags https://github.com/Pervigilent/nash_processor.git f:/verilog_sva_gh_scraper/data/full_repos/773471567
git clone --depth 1 --no-tags https://github.com/barrycoder123/zipline_emu.git f:/verilog_sva_gh_scraper/data/full_repos/775729711
git clone --depth 1 --no-tags https://github.com/Meow-pilli/Microprocessors.git f:/verilog_sva_gh_scraper/data/full_repos/775888820
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/indy_abm_manager.git f:/verilog_sva_gh_scraper/data/full_repos/775863322
git clone --depth 1 --no-tags https://github.com/AneetaP123/Simple-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/775897068
git clone --depth 1 --no-tags https://github.com/FelipeTrebino/LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/776099144
git clone --depth 1 --no-tags https://github.com/Tarakaprabu/combinational.git f:/verilog_sva_gh_scraper/data/full_repos/776720732
git clone --depth 1 --no-tags https://github.com/MRB-c/wbc.git f:/verilog_sva_gh_scraper/data/full_repos/776778910
git clone --depth 1 --no-tags https://github.com/AliYadollahi2002/Verilog-Works.git f:/verilog_sva_gh_scraper/data/full_repos/776926273
git clone --depth 1 --no-tags https://github.com/Vivekanandan97/Router.git f:/verilog_sva_gh_scraper/data/full_repos/776345133
git clone --depth 1 --no-tags https://github.com/zsy0720/Verilog-exercise.git f:/verilog_sva_gh_scraper/data/full_repos/773195254
git clone --depth 1 --no-tags https://github.com/eugene-soongsil/Digital_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/775823259
git clone --depth 1 --no-tags https://github.com/Foxlisic/Dendy.git f:/verilog_sva_gh_scraper/data/full_repos/775785927
git clone --depth 1 --no-tags https://github.com/briansune/Basic_EPP_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/774522636
git clone --depth 1 --no-tags https://github.com/NikhilRout/FPGAedgeDETECTION.git f:/verilog_sva_gh_scraper/data/full_repos/773104435
git clone --depth 1 --no-tags https://github.com/brtgio/UART_4-bits_ALU_System.git f:/verilog_sva_gh_scraper/data/full_repos/775195129
git clone --depth 1 --no-tags https://github.com/ryryry-3302/ee2026_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/774840708
git clone --depth 1 --no-tags https://github.com/ShivaKrishnaReddyKotha/Verilog-Implementation-of-32-bit-RISC-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/773022677
git clone --depth 1 --no-tags https://github.com/shun6-6/FLASH_spi.git f:/verilog_sva_gh_scraper/data/full_repos/773354543
git clone --depth 1 --no-tags https://github.com/soyak38/caravelv2.git f:/verilog_sva_gh_scraper/data/full_repos/773350644
git clone --depth 1 --no-tags https://github.com/MarwanKRyad/ALSU.git f:/verilog_sva_gh_scraper/data/full_repos/773366529
git clone --depth 1 --no-tags https://github.com/zz589633/Digital-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/773481514
git clone --depth 1 --no-tags https://github.com/charlesap/veriberon.git f:/verilog_sva_gh_scraper/data/full_repos/774004259
git clone --depth 1 --no-tags https://github.com/samatahkiran/multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/774285715
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/up_apb3.git f:/verilog_sva_gh_scraper/data/full_repos/774893127
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-vexiiriscv.git f:/verilog_sva_gh_scraper/data/full_repos/774781647
git clone --depth 1 --no-tags https://github.com/Captain-Rhino/Digital_Circuit_Course_Design.git f:/verilog_sva_gh_scraper/data/full_repos/774966156
git clone --depth 1 --no-tags https://github.com/kamarajvlsi/Prime-Field-ECC.git f:/verilog_sva_gh_scraper/data/full_repos/775280035
git clone --depth 1 --no-tags https://github.com/palomaarize/lab-i-eng-comp-ufba.git f:/verilog_sva_gh_scraper/data/full_repos/776245083
git clone --depth 1 --no-tags https://github.com/jamesjhkim/BitSnake_Odyssey.git f:/verilog_sva_gh_scraper/data/full_repos/776239105
git clone --depth 1 --no-tags https://github.com/AUDIY/FPGA-CI-CD.git f:/verilog_sva_gh_scraper/data/full_repos/776058663
git clone --depth 1 --no-tags https://github.com/martcoder/fpga_verilog_and_vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/776954742
git clone --depth 1 --no-tags https://github.com/mehmedsproject/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/776974314
git clone --depth 1 --no-tags https://github.com/harsh3002/Dual-flop-Synchronizer.git f:/verilog_sva_gh_scraper/data/full_repos/776635827
git clone --depth 1 --no-tags https://github.com/arkM12r/arkM12r.git f:/verilog_sva_gh_scraper/data/full_repos/776623052
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/ASoC_fsic_sim.git f:/verilog_sva_gh_scraper/data/full_repos/776609509
git clone --depth 1 --no-tags https://github.com/hrb-twek/xg_udp.git f:/verilog_sva_gh_scraper/data/full_repos/776758081
git clone --depth 1 --no-tags https://github.com/snehaa011/hw_lab.git f:/verilog_sva_gh_scraper/data/full_repos/776438011
git clone --depth 1 --no-tags https://github.com/Qyt0109/Verilog-Digital-Clock-with-Calendar.git f:/verilog_sva_gh_scraper/data/full_repos/776921882
git clone --depth 1 --no-tags https://github.com/binh04032003/Project-I-test.git f:/verilog_sva_gh_scraper/data/full_repos/774932307
git clone --depth 1 --no-tags https://github.com/wjdwlgjs/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/772945911
git clone --depth 1 --no-tags https://github.com/liyuan-chang/ASoC-fsic-sim.git f:/verilog_sva_gh_scraper/data/full_repos/772958017
git clone --depth 1 --no-tags https://github.com/gerikkub/usbFS.git f:/verilog_sva_gh_scraper/data/full_repos/773537040
git clone --depth 1 --no-tags https://github.com/blackheartez/arm.git f:/verilog_sva_gh_scraper/data/full_repos/774364075
git clone --depth 1 --no-tags https://github.com/DICyclee/HDL_Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/773988399
git clone --depth 1 --no-tags https://github.com/ayushkale1909/HDLBITS.git f:/verilog_sva_gh_scraper/data/full_repos/775572822
git clone --depth 1 --no-tags https://github.com/cs900529/Flappy-Bird-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/774901387
git clone --depth 1 --no-tags https://github.com/EatFruitWang/BASYS-3-2021.1.git f:/verilog_sva_gh_scraper/data/full_repos/775264512
git clone --depth 1 --no-tags https://github.com/mogahed22/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/775230118
git clone --depth 1 --no-tags https://github.com/ChaitanyaSadhan/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/775448271
git clone --depth 1 --no-tags https://github.com/DavidOrozco05/Proyecto2_Alu.git f:/verilog_sva_gh_scraper/data/full_repos/776450369
git clone --depth 1 --no-tags https://github.com/charlesap/20k.git f:/verilog_sva_gh_scraper/data/full_repos/776557643
git clone --depth 1 --no-tags https://github.com/zargham746/RISC-V-7-STAGE-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/776494863
git clone --depth 1 --no-tags https://github.com/samarthag06/Verilog-Winter-Project.git f:/verilog_sva_gh_scraper/data/full_repos/776426841
git clone --depth 1 --no-tags https://github.com/1mather/axi_stream_header.git f:/verilog_sva_gh_scraper/data/full_repos/775970026
git clone --depth 1 --no-tags https://github.com/Lofrin/Infineon-Summer-School-2023.git f:/verilog_sva_gh_scraper/data/full_repos/776074765
git clone --depth 1 --no-tags https://github.com/kalin11/schema-lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/775677428
git clone --depth 1 --no-tags https://github.com/sripavani25/Some-Verilog-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/776084198
git clone --depth 1 --no-tags https://github.com/ruei7916/ASoC-lab1_1.git f:/verilog_sva_gh_scraper/data/full_repos/776767417
git clone --depth 1 --no-tags https://github.com/stevenambrose/AG32VF407_PULSE.git f:/verilog_sva_gh_scraper/data/full_repos/773573016
git clone --depth 1 --no-tags https://github.com/HalfW-dev/DD-20232-Group-2.git f:/verilog_sva_gh_scraper/data/full_repos/773216889
git clone --depth 1 --no-tags https://github.com/MohammadAbuShams/ENCS3310-Advanced-Digital-Project.git f:/verilog_sva_gh_scraper/data/full_repos/776488596
git clone --depth 1 --no-tags https://github.com/JVollrath/tt06_jv_sigdel_v.git f:/verilog_sva_gh_scraper/data/full_repos/774994911
git clone --depth 1 --no-tags https://github.com/Lucaz97/tt06_RNG2.git f:/verilog_sva_gh_scraper/data/full_repos/775167070
git clone --depth 1 --no-tags https://github.com/Santiago-Robledo/tt06-CDMA-2024.git f:/verilog_sva_gh_scraper/data/full_repos/776016854
git clone --depth 1 --no-tags https://github.com/XieTangent/Homework.git f:/verilog_sva_gh_scraper/data/full_repos/775382835
git clone --depth 1 --no-tags https://github.com/manuarias20/tp8.git f:/verilog_sva_gh_scraper/data/full_repos/776107163
git clone --depth 1 --no-tags https://github.com/arizaga1/Latin_bomba.git f:/verilog_sva_gh_scraper/data/full_repos/774518419
git clone --depth 1 --no-tags https://github.com/jorgenkraghjakobsen/tt06-toi2s.git f:/verilog_sva_gh_scraper/data/full_repos/774883479
git clone --depth 1 --no-tags https://github.com/Scott-che/DIC_Image-Demosaicing.git f:/verilog_sva_gh_scraper/data/full_repos/772912271
git clone --depth 1 --no-tags https://github.com/pianoholic0120/SCLD_1.git f:/verilog_sva_gh_scraper/data/full_repos/773087991
git clone --depth 1 --no-tags https://github.com/AditiKulkarni454/Morse_Code_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/773348263
git clone --depth 1 --no-tags https://github.com/AniruthSuresh/Y-86-64-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/773497571
git clone --depth 1 --no-tags https://github.com/HAMZOO0/HDL-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/772946906
git clone --depth 1 --no-tags https://github.com/787533732/APB_SPI_Master.git f:/verilog_sva_gh_scraper/data/full_repos/773802674
