Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun  6 19:13:19 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (494)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (33)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (494)
--------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_CPU_core/U_DP/U_PC/q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.881     -126.842                    399                 1696        0.232        0.000                      0                 1696        3.750        0.000                       0                   545  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.881     -126.842                    399                 1696        0.232        0.000                      0                 1696        3.750        0.000                       0                   545  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          399  Failing Endpoints,  Worst Slack       -0.881ns,  Total Violation     -126.842ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.881ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.581ns  (logic 2.017ns (19.062%)  route 8.564ns (80.938%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=4 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.004     6.531    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X36Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.655 r  U_CPU_core/U_DP/U_PC/g0_b16/O
                         net (fo=78, routed)          1.389     8.044    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.196 f  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.922     9.118    U_CPU_core/U_DP/U_PC/RData20[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.348     9.466 f  U_CPU_core/U_DP/U_PC/i__carry_i_12/O
                         net (fo=42, routed)          0.904    10.371    U_CPU_core/U_DP/U_PC/w_AluSrcMuxOut[2]
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.495 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_22/O
                         net (fo=2, routed)           1.168    11.663    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_22_n_1
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.787 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=3, routed)           0.437    12.223    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_11_n_1
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.347 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_3_replica/O
                         net (fo=16, routed)          1.256    13.604    U_Data_RAM/ram_reg_0_63_29_29/A1
    SLICE_X34Y29         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    13.920 r  U_Data_RAM/ram_reg_0_63_29_29/SP/O
                         net (fo=1, routed)           0.682    14.602    U_CPU_core/U_DP/U_PC/rdata[29]
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.726 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11_comp/O
                         net (fo=1, routed)           0.154    14.881    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_1
    SLICE_X37Y38         LUT5 (Prop_lut5_I3_O)        0.124    15.005 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_5_comp/O
                         net (fo=2, routed)           0.647    15.652    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X34Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.439    14.780    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.771    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 -0.881    

Slack (VIOLATED) :        -0.857ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.621ns  (logic 3.243ns (30.534%)  route 7.378ns (69.466%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.015     6.543    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.667 f  U_CPU_core/U_DP/U_PC/g0_b15/O
                         net (fo=165, routed)         0.877     7.543    U_CPU_core/U_DP/U_PC/q_reg[2]_0[0]
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.124     7.667 r  U_CPU_core/U_DP/U_PC/i__carry__0_i_10/O
                         net (fo=52, routed)          1.349     9.017    U_CPU_core/U_DP/U_PC/i__carry__0_i_10_n_1
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.141 r  U_CPU_core/U_DP/U_PC/i__carry__5_i_12/O
                         net (fo=4, routed)           0.622     9.763    U_CPU_core/U_DP/U_PC/i__carry__5_i_12_n_1
    SLICE_X39Y37         LUT5 (Prop_lut5_I4_O)        0.124     9.887 f  U_CPU_core/U_DP/U_PC/Result2_carry__2_i_20/O
                         net (fo=3, routed)           0.750    10.637    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_31_n_1
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.761 r  U_CPU_core/U_DP/U_PC/y_carry_i_10/O
                         net (fo=1, routed)           0.000    10.761    U_CPU_core/U_DP/U_PC/y_carry_i_10_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.299 r  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=22, routed)          0.556    11.855    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_2
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.310    12.165 r  U_CPU_core/U_DP/U_PC/y_carry__6_i_1_comp_1_replica/O
                         net (fo=18, routed)          0.633    12.798    U_CPU_core/U_DP/U_PC/q_reg[2]_14[0]_repN_1
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.124    12.922 r  U_CPU_core/U_DP/U_PC/y_carry__3_i_3/O
                         net (fo=1, routed)           0.000    12.922    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_12_17_i_16[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.472 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.472    U_CPU_core/U_DP/U_PC_adder/y_carry__3_n_1
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.694 r  U_CPU_core/U_DP/U_PC_adder/y_carry__4/O[0]
                         net (fo=1, routed)           0.464    14.158    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_5_0[0]
    SLICE_X31Y34         LUT6 (Prop_lut6_I2_O)        0.299    14.457 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.479    14.936    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_10_n_1
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.124    15.060 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.633    15.692    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X34Y35         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.439    14.780    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y35         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.835    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -15.692    
  -------------------------------------------------------------------
                         slack                                 -0.857    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.436ns  (logic 1.678ns (16.078%)  route 8.758ns (83.922%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.004     6.531    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X36Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.655 r  U_CPU_core/U_DP/U_PC/g0_b16/O
                         net (fo=78, routed)          1.541     8.196    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/ADDRA0
    SLICE_X34Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.346 f  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/O
                         net (fo=3, routed)           0.834     9.180    U_CPU_core/U_DP/U_PC/RData20[30]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.328     9.508 r  U_CPU_core/U_DP/U_PC/i__carry__6_i_1/O
                         net (fo=7, routed)           0.932    10.440    U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_30_31
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    10.564 f  U_CPU_core/U_DP/U_PC/MODER[31]_i_12/O
                         net (fo=1, routed)           0.803    11.367    U_CPU_core/U_DP/U_PC/MODER[31]_i_12_n_1
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.491 r  U_CPU_core/U_DP/U_PC/MODER[31]_i_5_comp/O
                         net (fo=36, routed)          0.928    12.419    U_CPU_core/U_DP/U_PC/MODER[31]_i_5_n_1
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.543 r  U_CPU_core/U_DP/U_PC/MODER[31]_i_4_replica_2/O
                         net (fo=12, routed)          1.363    13.905    U_Data_RAM/ram_reg_0_63_13_13/A0
    SLICE_X38Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.029 r  U_Data_RAM/ram_reg_0_63_13_13/SP/O
                         net (fo=1, routed)           0.698    14.728    U_CPU_core/U_DP/U_PC/rdata[13]
    SLICE_X43Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.852 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.656    15.508    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/DIA1
    SLICE_X38Y34         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.439    14.780    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X38Y34         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X38Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.675    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.791ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.564ns  (logic 1.926ns (18.231%)  route 8.638ns (81.769%))
  Logic Levels:           10  (LUT4=3 LUT5=2 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.004     6.531    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X36Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.655 r  U_CPU_core/U_DP/U_PC/g0_b16/O
                         net (fo=78, routed)          1.541     8.196    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/ADDRA0
    SLICE_X34Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.346 f  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/O
                         net (fo=3, routed)           0.834     9.180    U_CPU_core/U_DP/U_PC/RData20[30]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.328     9.508 r  U_CPU_core/U_DP/U_PC/i__carry__6_i_1/O
                         net (fo=7, routed)           0.932    10.440    U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_30_31
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    10.564 f  U_CPU_core/U_DP/U_PC/MODER[31]_i_12/O
                         net (fo=1, routed)           0.803    11.367    U_CPU_core/U_DP/U_PC/MODER[31]_i_12_n_1
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.491 r  U_CPU_core/U_DP/U_PC/MODER[31]_i_5_comp/O
                         net (fo=36, routed)          0.555    12.045    U_CPU_core/U_DP/U_PC/MODER[31]_i_5_n_1
    SLICE_X43Y34         LUT4 (Prop_lut4_I3_O)        0.124    12.169 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_14/O
                         net (fo=1, routed)           0.264    12.434    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_14_n_1
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.558 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.282    13.839    U_Data_RAM/ram_reg_0_63_28_28/A2
    SLICE_X34Y29         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    13.963 r  U_Data_RAM/ram_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           0.637    14.600    U_CPU_core/U_DP/U_PC/rdata[28]
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.724 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_12_comp/O
                         net (fo=1, routed)           0.303    15.027    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_12_n_1
    SLICE_X33Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.151 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_6_comp/O
                         net (fo=2, routed)           0.485    15.636    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC0
    SLICE_X34Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.439    14.780    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y36         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.845    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -15.636    
  -------------------------------------------------------------------
                         slack                                 -0.791    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.390ns  (logic 1.700ns (16.363%)  route 8.690ns (83.637%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.004     6.531    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X36Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.655 r  U_CPU_core/U_DP/U_PC/g0_b16/O
                         net (fo=78, routed)          1.389     8.044    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.196 f  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.922     9.118    U_CPU_core/U_DP/U_PC/RData20[2]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.348     9.466 f  U_CPU_core/U_DP/U_PC/i__carry_i_12/O
                         net (fo=42, routed)          1.207    10.674    U_CPU_core/U_DP/U_PC/w_AluSrcMuxOut[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.798 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=2, routed)           0.436    11.233    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_23_n_1
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124    11.357 f  U_CPU_core/U_DP/U_PC/MODER[31]_i_6/O
                         net (fo=4, routed)           1.025    12.382    U_CPU_core/U_DP/U_PC/MODER[31]_i_6_n_1
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.506 r  U_CPU_core/U_DP/U_PC/MODER[31]_i_4_replica_comp/O
                         net (fo=13, routed)          1.404    13.910    U_Data_RAM/ram_reg_0_63_17_17/A0
    SLICE_X34Y28         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.034 r  U_Data_RAM/ram_reg_0_63_17_17/SP/O
                         net (fo=1, routed)           0.807    14.841    U_CPU_core/U_DP/U_PC/rdata[17]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.965 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_5_comp_1/O
                         net (fo=2, routed)           0.496    15.461    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/DIC1
    SLICE_X38Y34         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.439    14.780    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X38Y34         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X38Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.684    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.775ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.475ns  (logic 3.341ns (31.895%)  route 7.134ns (68.105%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.015     6.543    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.667 f  U_CPU_core/U_DP/U_PC/g0_b15/O
                         net (fo=165, routed)         0.877     7.543    U_CPU_core/U_DP/U_PC/q_reg[2]_0[0]
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.124     7.667 r  U_CPU_core/U_DP/U_PC/i__carry__0_i_10/O
                         net (fo=52, routed)          1.349     9.017    U_CPU_core/U_DP/U_PC/i__carry__0_i_10_n_1
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.141 r  U_CPU_core/U_DP/U_PC/i__carry__5_i_12/O
                         net (fo=4, routed)           0.622     9.763    U_CPU_core/U_DP/U_PC/i__carry__5_i_12_n_1
    SLICE_X39Y37         LUT5 (Prop_lut5_I4_O)        0.124     9.887 f  U_CPU_core/U_DP/U_PC/Result2_carry__2_i_20/O
                         net (fo=3, routed)           0.750    10.637    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_31_n_1
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.761 r  U_CPU_core/U_DP/U_PC/y_carry_i_10/O
                         net (fo=1, routed)           0.000    10.761    U_CPU_core/U_DP/U_PC/y_carry_i_10_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.299 r  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=22, routed)          0.556    11.855    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_2
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.310    12.165 r  U_CPU_core/U_DP/U_PC/y_carry__6_i_1_comp_1_replica/O
                         net (fo=18, routed)          0.633    12.798    U_CPU_core/U_DP/U_PC/q_reg[2]_14[0]_repN_1
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.124    12.922 r  U_CPU_core/U_DP/U_PC/y_carry__3_i_3/O
                         net (fo=1, routed)           0.000    12.922    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_12_17_i_16[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.472 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.472    U_CPU_core/U_DP/U_PC_adder/y_carry__3_n_1
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.785 r  U_CPU_core/U_DP/U_PC_adder/y_carry__4/O[3]
                         net (fo=1, routed)           0.564    14.349    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_5_0[3]
    SLICE_X33Y34         LUT6 (Prop_lut6_I2_O)        0.306    14.655 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.149    14.804    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_11_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.928 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.618    15.546    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X34Y35         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.439    14.780    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y35         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.771    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                 -0.775    

Slack (VIOLATED) :        -0.775ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 3.349ns (32.190%)  route 7.055ns (67.810%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.015     6.543    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.667 f  U_CPU_core/U_DP/U_PC/g0_b15/O
                         net (fo=165, routed)         0.877     7.543    U_CPU_core/U_DP/U_PC/q_reg[2]_0[0]
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.124     7.667 r  U_CPU_core/U_DP/U_PC/i__carry__0_i_10/O
                         net (fo=52, routed)          1.349     9.017    U_CPU_core/U_DP/U_PC/i__carry__0_i_10_n_1
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.141 r  U_CPU_core/U_DP/U_PC/i__carry__5_i_12/O
                         net (fo=4, routed)           0.622     9.763    U_CPU_core/U_DP/U_PC/i__carry__5_i_12_n_1
    SLICE_X39Y37         LUT5 (Prop_lut5_I4_O)        0.124     9.887 f  U_CPU_core/U_DP/U_PC/Result2_carry__2_i_20/O
                         net (fo=3, routed)           0.750    10.637    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_31_n_1
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.761 r  U_CPU_core/U_DP/U_PC/y_carry_i_10/O
                         net (fo=1, routed)           0.000    10.761    U_CPU_core/U_DP/U_PC/y_carry_i_10_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.299 r  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=22, routed)          0.825    12.124    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_2
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.310    12.434 r  U_CPU_core/U_DP/U_PC/y_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    12.434    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_10[1]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.984 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.984    U_CPU_core/U_DP/U_PC_adder/y_carry_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.098    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.432 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/O[1]
                         net (fo=1, routed)           0.719    14.151    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_5_0[1]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.303    14.454 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.394    14.848    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_9_n_1
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.972 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.503    15.475    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB1
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.434    14.775    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X38Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.700    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                 -0.775    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.399ns  (logic 3.349ns (32.204%)  route 7.050ns (67.796%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.015     6.543    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.667 f  U_CPU_core/U_DP/U_PC/g0_b15/O
                         net (fo=165, routed)         0.877     7.543    U_CPU_core/U_DP/U_PC/q_reg[2]_0[0]
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.124     7.667 r  U_CPU_core/U_DP/U_PC/i__carry__0_i_10/O
                         net (fo=52, routed)          1.349     9.017    U_CPU_core/U_DP/U_PC/i__carry__0_i_10_n_1
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.141 r  U_CPU_core/U_DP/U_PC/i__carry__5_i_12/O
                         net (fo=4, routed)           0.622     9.763    U_CPU_core/U_DP/U_PC/i__carry__5_i_12_n_1
    SLICE_X39Y37         LUT5 (Prop_lut5_I4_O)        0.124     9.887 f  U_CPU_core/U_DP/U_PC/Result2_carry__2_i_20/O
                         net (fo=3, routed)           0.750    10.637    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_31_n_1
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.761 r  U_CPU_core/U_DP/U_PC/y_carry_i_10/O
                         net (fo=1, routed)           0.000    10.761    U_CPU_core/U_DP/U_PC/y_carry_i_10_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.299 r  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=22, routed)          0.825    12.124    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_2
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.310    12.434 r  U_CPU_core/U_DP/U_PC/y_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    12.434    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_0_5_i_10[1]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.984 r  U_CPU_core/U_DP/U_PC_adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.984    U_CPU_core/U_DP/U_PC_adder/y_carry_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  U_CPU_core/U_DP/U_PC_adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.098    U_CPU_core/U_DP/U_PC_adder/y_carry__0_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.432 r  U_CPU_core/U_DP/U_PC_adder/y_carry__1/O[1]
                         net (fo=1, routed)           0.719    14.151    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_5_0[1]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.303    14.454 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.394    14.848    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_9_n_1
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.972 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.498    15.470    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB1
    SLICE_X38Y28         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.433    14.774    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X38Y28         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X38Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.699    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 3.263ns (30.976%)  route 7.271ns (69.024%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.015     6.543    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     6.667 f  U_CPU_core/U_DP/U_PC/g0_b15/O
                         net (fo=165, routed)         0.877     7.543    U_CPU_core/U_DP/U_PC/q_reg[2]_0[0]
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.124     7.667 r  U_CPU_core/U_DP/U_PC/i__carry__0_i_10/O
                         net (fo=52, routed)          1.349     9.017    U_CPU_core/U_DP/U_PC/i__carry__0_i_10_n_1
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.124     9.141 r  U_CPU_core/U_DP/U_PC/i__carry__5_i_12/O
                         net (fo=4, routed)           0.622     9.763    U_CPU_core/U_DP/U_PC/i__carry__5_i_12_n_1
    SLICE_X39Y37         LUT5 (Prop_lut5_I4_O)        0.124     9.887 f  U_CPU_core/U_DP/U_PC/Result2_carry__2_i_20/O
                         net (fo=3, routed)           0.750    10.637    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_31_n_1
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.761 r  U_CPU_core/U_DP/U_PC/y_carry_i_10/O
                         net (fo=1, routed)           0.000    10.761    U_CPU_core/U_DP/U_PC/y_carry_i_10_n_1
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    11.299 r  U_CPU_core/U_DP/U_PC/y_carry_i_6/CO[2]
                         net (fo=22, routed)          0.556    11.855    U_CPU_core/U_DP/U_PC/y_carry_i_6_n_2
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.310    12.165 r  U_CPU_core/U_DP/U_PC/y_carry__6_i_1_comp_1_replica/O
                         net (fo=18, routed)          0.633    12.798    U_CPU_core/U_DP/U_PC/q_reg[2]_14[0]_repN_1
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.124    12.922 r  U_CPU_core/U_DP/U_PC/y_carry__3_i_3/O
                         net (fo=1, routed)           0.000    12.922    U_CPU_core/U_DP/U_PC_adder/RegFile_reg_r1_0_31_12_17_i_16[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.472 r  U_CPU_core/U_DP/U_PC_adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.472    U_CPU_core/U_DP/U_PC_adder/y_carry__3_n_1
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.711 r  U_CPU_core/U_DP/U_PC_adder/y_carry__4/O[2]
                         net (fo=1, routed)           0.581    14.292    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_5_0[2]
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.302    14.594 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.402    14.996    U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_12_n_1
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.124    15.120 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.485    15.605    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X34Y35         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.439    14.780    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y35         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.845    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -15.605    
  -------------------------------------------------------------------
                         slack                                 -0.760    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.423ns  (logic 1.793ns (17.202%)  route 8.630ns (82.798%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.550     5.071    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          1.004     6.531    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X36Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.655 r  U_CPU_core/U_DP/U_PC/g0_b16/O
                         net (fo=78, routed)          1.541     8.196    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/ADDRA0
    SLICE_X34Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.346 f  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/O
                         net (fo=3, routed)           0.834     9.180    U_CPU_core/U_DP/U_PC/RData20[30]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.328     9.508 r  U_CPU_core/U_DP/U_PC/i__carry__6_i_1/O
                         net (fo=7, routed)           0.932    10.440    U_CPU_core/U_DP/U_PC/RegFile_reg_r2_0_31_30_31
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    10.564 f  U_CPU_core/U_DP/U_PC/MODER[31]_i_12/O
                         net (fo=1, routed)           0.803    11.367    U_CPU_core/U_DP/U_PC/MODER[31]_i_12_n_1
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.491 r  U_CPU_core/U_DP/U_PC/MODER[31]_i_5_comp/O
                         net (fo=36, routed)          0.555    12.045    U_CPU_core/U_DP/U_PC/MODER[31]_i_5_n_1
    SLICE_X43Y34         LUT4 (Prop_lut4_I3_O)        0.124    12.169 f  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_14/O
                         net (fo=1, routed)           0.264    12.434    U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_14_n_1
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.558 r  U_CPU_core/U_DP/U_PC/ram_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.075    13.633    U_Data_RAM/ram_reg_0_63_5_5/A2
    SLICE_X38Y36         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115    13.748 r  U_Data_RAM/ram_reg_0_63_5_5/SP/O
                         net (fo=1, routed)           0.994    14.742    U_CPU_core/U_DP/U_PC/rdata[5]
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.866 r  U_CPU_core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.629    15.494    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC1
    SLICE_X34Y30         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.433    14.774    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y30         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.765    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -0.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.812%)  route 0.564ns (75.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.552     1.435    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          0.275     1.851    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  U_CPU_core/U_DP/U_PC/g0_b6/O
                         net (fo=97, routed)          0.288     2.185    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD2
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.953    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.812%)  route 0.564ns (75.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.552     1.435    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          0.275     1.851    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  U_CPU_core/U_DP/U_PC/g0_b6/O
                         net (fo=97, routed)          0.288     2.185    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD2
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.953    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.812%)  route 0.564ns (75.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.552     1.435    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          0.275     1.851    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  U_CPU_core/U_DP/U_PC/g0_b6/O
                         net (fo=97, routed)          0.288     2.185    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD2
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.953    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.812%)  route 0.564ns (75.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.552     1.435    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          0.275     1.851    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  U_CPU_core/U_DP/U_PC/g0_b6/O
                         net (fo=97, routed)          0.288     2.185    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD2
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.953    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.812%)  route 0.564ns (75.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.552     1.435    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          0.275     1.851    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  U_CPU_core/U_DP/U_PC/g0_b6/O
                         net (fo=97, routed)          0.288     2.185    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD2
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.953    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.812%)  route 0.564ns (75.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.552     1.435    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          0.275     1.851    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  U_CPU_core/U_DP/U_PC/g0_b6/O
                         net (fo=97, routed)          0.288     2.185    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD2
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.953    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.812%)  route 0.564ns (75.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.552     1.435    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          0.275     1.851    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  U_CPU_core/U_DP/U_PC/g0_b6/O
                         net (fo=97, routed)          0.288     2.185    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD2
    SLICE_X38Y29         RAMS32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMS32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.953    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.812%)  route 0.564ns (75.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.552     1.435    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  U_CPU_core/U_DP/U_PC/q_reg[3]/Q
                         net (fo=35, routed)          0.275     1.851    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[1]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  U_CPU_core/U_DP/U_PC/g0_b6/O
                         net (fo=97, routed)          0.288     2.185    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD2
    SLICE_X38Y29         RAMS32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMS32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.953    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.370%)  route 0.610ns (76.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.554     1.437    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_CPU_core/U_DP/U_PC/q_reg[6]/Q
                         net (fo=35, routed)          0.361     1.939    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[4]
    SLICE_X36Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.984 r  U_CPU_core/U_DP/U_PC/g0_b7/O
                         net (fo=99, routed)          0.249     2.233    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.939    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 U_CPU_core/U_DP/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.370%)  route 0.610ns (76.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.554     1.437    U_CPU_core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  U_CPU_core/U_DP/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_CPU_core/U_DP/U_PC/q_reg[6]/Q
                         net (fo=35, routed)          0.361     1.939    U_CPU_core/U_DP/U_PC/w_InstrMemAddr[4]
    SLICE_X36Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.984 r  U_CPU_core/U_DP/U_PC/g0_b7/O
                         net (fo=99, routed)          0.249     2.233    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/ADDRD3
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.821     1.948    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y29         RAMD32                                       r  U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.249     1.699    
    SLICE_X38Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.939    U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y28   U_CPU_core/U_DP/U_PC/q_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y28   U_CPU_core/U_DP/U_PC/q_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y30   U_CPU_core/U_DP/U_PC/q_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y30   U_CPU_core/U_DP/U_PC/q_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y30   U_CPU_core/U_DP/U_PC/q_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y31   U_CPU_core/U_DP/U_PC/q_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y31   U_CPU_core/U_DP/U_PC/q_reg[9]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X28Y20   U_GPIO/GPIOC/MODER_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X43Y29   U_GPIO/GPIOC/MODER_reg[10]/C
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y40   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y40   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y28   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   U_Data_RAM/ram_reg_0_63_29_29/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   U_Data_RAM/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y29   U_Data_RAM/ram_reg_0_63_30_30/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y28   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y28   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y28   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y28   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y38   U_CPU_core/U_DP/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y36   U_Data_RAM/ram_reg_0_63_31_31/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y36   U_Data_RAM/ram_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y36   U_Data_RAM/ram_reg_0_63_4_4/SP/CLK



