(footprint "PCA9306_Module_Integrated" (version 20211014) (generator pcbnew)
  (descr "Integrated PCA9306 level shifter with passive components and power plane vias")
  (tags "PCA9306 level shifter I2C SOT-8")
  (attr smd)
  (fp_text reference "U**" (at 0 -4) (layer "F.SilkS")
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value "PCA9306_Module_Integrated" (at 0 4) (layer "F.Fab")
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -3 -2.5) (end 3 -2.5) (layer "F.SilkS") (width 0.12))
  (fp_line (start 3 -2.5) (end 3 2.5) (layer "F.SilkS") (width 0.12))
  (fp_line (start 3 2.5) (end -3 2.5) (layer "F.SilkS") (width 0.12))
  (fp_line (start -3 2.5) (end -3 -2.5) (layer "F.SilkS") (width 0.12))

  ; SMD pads (main IC)
  (pad "1" smd rect (at -2.9 -1.905) (size 1.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask") (net "GND"))
  (pad "2" smd rect (at -2.9 -0.635) (size 1.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask") (net "+3V3"))
  (pad "3" smd rect (at -2.9 0.635) (size 1.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask") (net "SDA1"))
  (pad "4" smd rect (at -2.9 1.905) (size 1.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask") (net "SCL1"))
  (pad "5" smd rect (at 2.9 1.905) (size 1.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask") (net "SDA2"))
  (pad "6" smd rect (at 2.9 0.635) (size 1.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask") (net "SCL2"))
  (pad "7" smd rect (at 2.9 -0.635) (size 1.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask") (net "VREF2"))
  (pad "8" smd rect (at 2.9 -1.905) (size 1.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask") (net "EN"))

  ; Thru-hole vias for power plane connection
  (pad "11" thru_hole circle (at -4.2 -1.905) (size 0.7 0.7) (drill 0.35) (layers *.Cu *.Mask) (net "GND"))
  (pad "12" thru_hole circle (at -4.2 -0.635) (size 0.7 0.7) (drill 0.35) (layers *.Cu *.Mask) (net "+3V3"))
  (pad "13" thru_hole circle (at -4.2 0.635) (size 0.7 0.7) (drill 0.35) (layers *.Cu *.Mask) (net "RC0_PULLUP"))
  (pad "14" thru_hole circle (at -4.2 1.905) (size 0.7 0.7) (drill 0.35) (layers *.Cu *.Mask) (net "RC1_PULLUP"))
  (pad "15" thru_hole circle (at 4.2 1.905) (size 0.7 0.7) (drill 0.35) (layers *.Cu *.Mask) (net "RD1_PULLUP"))
  (pad "16" thru_hole circle (at 4.2 0.635) (size 0.7 0.7) (drill 0.35) (layers *.Cu *.Mask) (net "RD0_PULLUP"))
  (pad "17" thru_hole circle (at 4.2 -0.635) (size 0.7 0.7) (drill 0.35) (layers *.Cu *.Mask) (net "VCAP"))
  (pad "18" thru_hole circle (at 4.2 -2.5) (size 0.7 0.7) (drill 0.35) (layers *.Cu *.Mask) (net "REN_PULLUP"))

  ; Bottom-side capacitor pads
  (pad "19" smd rect (at 4.5 -0.635) (size 1.2 0.7) (layers "B.Cu" "B.Mask") (net "VCAP"))
  (pad "20" smd rect (at 4.5 -1.635) (size 1.2 0.7) (layers "B.Cu" "B.Mask") (net "GND"))
)

