Wing Yee Au , Daniel Weise , Scott Seligman, Automatic generation of compiled simulations through program specialization, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.205-210, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127665]
Ching, D., Schaumont, P., and Verbauwhede, I. 2004. Integrated modelling and generation of a reconfigurable network-on-chip. In Proceedings of the 18th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2004). IEEE Computer Society Press, Los Alamitos, CA, 139.
Jason Cong , Yiping Fan , Guoling Han , Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968307]
Charles J. DeVane, Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.154-161, November 09-13, 1997, San Jose, California, USA
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Giovanni De Micheli , Wayne Wolf , Rolf Ernst, Readings in Hardware/Software Co-Design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
Edwards, S. 2004. Design and verification languages. Columbia University CS Tech. Rep. CUCS-046-04.
Franco Fummi , Stefano Martini , Giovanni Perbellini , Massimo Poncino, Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC, Proceedings of the conference on Design, automation and test in Europe, p.10564, February 16-20, 2004
Galiser, J. 2004. A structured VHDL design method. (Online copy at <http://www.estec.esa.nl/microelectronics/vhdl/vhdlpage.html>).
Gezel Homepage. 2004. <http://www.ee.ucla.edu/~schaum/gezel>.
Andreas Hoffmann , Oliver Schliebusch , Achim Nohl , Gunnar Braun , Oliver Wahlen , Heinrich Meyr, A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Neil D. Jones , Carsten K. Gomard , Peter Sestoft, Partial evaluation and automatic program generation, Prentice-Hall, Inc., Upper Saddle River, NJ, 1993
Kim, S., Kum, K., and Sung, W. 1998. Fixed-point optimization utility for C and C&plus;&plus; based digital signal processing programs. IEEE Trans. Circ. Syst. II 45, 11, (Nov.), 1455--1464.
Jan Madsen , Jørgen Steensgaard-Madsen , Lars Christensen, A Sophomore Course in Codesign, Computer, v.35 n.11, p.108-110, November 2002[doi>10.1109/MC.2002.1046983]
Yusuke Matsuoka , Patrick Schaumont , Kris Tiri , Ingrid Verbauwhede, Java cryptography on KVM and its performance and security optimization using HW/SW co-design techniques, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023874]
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513927]
Nist. 2001. Specification for the Advanced Encryption Standard. Federal Information Processing Standards publication 197, Nov. (Online copy at <http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf>.)
R. Pasko , P. Schaumont , V. Derudder , S. Vernalde , D. Durackova, A new algorithm for elimination of common subexpressions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.1, p.58-68, November 2006[doi>10.1109/43.739059]
Wei Qin , Sharad Malik, Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.10556, March 03-07, 2003
Rowen, C. 2004. Engineering the Complex SoC. Prentice-Hall Modern Semiconductor Series, Upper Saddle River, NJ.
Patrick Schaumont , Ingrid Verbauwhede, Interactive Cosimulation with Partial Evaluation, Proceedings of the conference on Design, automation and test in Europe, p.10642, February 16-20, 2004
Schaumont, P., Sakiyama, K., Hodjat, A., and Verbauwhede, I. 2004. Embedded software integration of coarse grain reconfigurable architectures. In Proceedings of the 11th Reconfigurable Architectures Workshop (Santa Fe, NM, Apr.). 137.
Luc Séméria , Abhijit Ghosh, Methodology for hardware/software co-verification in C/C++ (short paper), Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.405-408, January 2000, Yokohama, Japan[doi>10.1145/368434.368712]
S. P. Smith , M. R. Mercer , B. Brodk, Demand driven simulation: BACKSIM, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.181-187, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37915]
Stojanovic, V. and Ketaki, R. 1999. Baby Viterbi Decoder. <http://mos.stanford.edu/ee272/proj99/babyviterbi/>
Synopsys. 2002. Describing Synthesizable RTL in SystemC. v 1.2, Synopsys, Inc, Nov.
K. Tiri , D. Hwang , A. Hodjat , B. Lai , S. Yang , P. Schaumont , I. Verbauwhede, A side-channel leakage free coprocessor IC in 0.18µm CMOS for embedded AES-based cryptographic and biometric processing, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065639]
Usselman, R. 2003. Open Cores AES Core. <http://www.opencores.org/projects/aes_core/>.
Frank Vahid, The Softening of Hardware, Computer, v.36 n.4, p.27-34, April 2003[doi>10.1109/MC.2003.1193225]
Frank Vahid , Tony Givargis, Platform Tuning for Embedded Systems Design, Computer, v.34 n.3, p.112-114, March 2001[doi>10.1109/2.901171]
Xilinx 2004. Synthesis and Simulation Guide. (Online copy at <http://toolbox.xilinx.com/docsan/2_1i/data/common/sim/sim4_4.htm>.)
Yang, S., Sakiyama, K., and Verbauwhede, I. 2003. A compact and efficient fingerprint verification system for secure embedded systems. In Proceedings of the 37th IEEE Asilomar Conference on Signals, Systems, and Computers (Nov). IEEE Computer Society Press, Los Alamitos, CA, 405--408.
Zivojnovic, V. and Meyr, H. 1996. Compiled hardware-software cosimulation. In Proceedings of the 38th Design Automation Conference (Las Vegas, NV). ACM, New York, 127--136.
