# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlib work
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/Extenders/extender.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:19:30 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture behavior of extender
# End time: 15:19:30 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/Extenders/tb_extender.vhd /home/blevake/cpre381/Lab2/Extenders/extender.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:22:04 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/Extenders/tb_extender.vhd /home/blevake/cpre381/Lab2/Extenders/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# -- Compiling entity extender
# -- Compiling architecture behavior of extender
# End time: 15:22:04 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_extender -voptargs=+acc
# vsim work.tb_extender -voptargs="+acc" 
# Start time: 15:22:14 on Sep 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_extender(behavior)#1
# Loading work.extender(behavior)#1
add wave -position insertpoint  \
sim:/tb_extender/cCLK_PER \
sim:/tb_extender/gCLK_HPER \
sim:/tb_extender/s_C \
sim:/tb_extender/s_clk \
sim:/tb_extender/s_I \
sim:/tb_extender/s_O
run 2500
# End time: 15:47:41 on Sep 27,2024, Elapsed time: 0:25:27
# Errors: 0, Warnings: 1
