{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669186405597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669186405597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 01:53:25 2022 " "Processing started: Wed Nov 23 01:53:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669186405597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186405597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_SoC -c Lab3_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_SoC -c Lab3_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186405597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669186405877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669186405877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/div_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_sys/synthesis/div_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_sys-rtl " "Found design unit 1: div_sys-rtl" {  } { { "div_sys/synthesis/div_sys.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410288 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_sys " "Found entity 1: div_sys" {  } { { "div_sys/synthesis/div_sys.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "div_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "div_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_irq_mapper " "Found entity 1: div_sys_irq_mapper" {  } { { "div_sys/synthesis/submodules/div_sys_irq_mapper.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0 " "Found entity 1: div_sys_mm_interconnect_0" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: div_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_rsp_mux " "Found entity 1: div_sys_mm_interconnect_0_rsp_mux" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410294 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_rsp_demux " "Found entity 1: div_sys_mm_interconnect_0_rsp_demux" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_cmd_mux " "Found entity 1: div_sys_mm_interconnect_0_cmd_mux" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_cmd_demux " "Found entity 1: div_sys_mm_interconnect_0_cmd_demux" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel div_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at div_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669186410296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel div_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at div_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669186410296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: div_sys_mm_interconnect_0_router_002_default_decode" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410296 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_sys_mm_interconnect_0_router_002 " "Found entity 2: div_sys_mm_interconnect_0_router_002" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel div_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at div_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669186410297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel div_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at div_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669186410297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_mm_interconnect_0_router_default_decode " "Found entity 1: div_sys_mm_interconnect_0_router_default_decode" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410297 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_sys_mm_interconnect_0_router " "Found entity 2: div_sys_mm_interconnect_0_router" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "div_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "div_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "div_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "div_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_sysid " "Found entity 1: div_sys_sysid" {  } { { "div_sys/synthesis/submodules/div_sys_sysid.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_sseg " "Found entity 1: div_sys_sseg" {  } { { "div_sys/synthesis/submodules/div_sys_sseg.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_sseg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_onchip_mem " "Found entity 1: div_sys_onchip_mem" {  } { { "div_sys/synthesis/submodules/div_sys_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file div_sys/synthesis/submodules/div_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_jtag_uart_sim_scfifo_w " "Found entity 1: div_sys_jtag_uart_sim_scfifo_w" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410304 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_sys_jtag_uart_scfifo_w " "Found entity 2: div_sys_jtag_uart_scfifo_w" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410304 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_sys_jtag_uart_sim_scfifo_r " "Found entity 3: div_sys_jtag_uart_sim_scfifo_r" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410304 ""} { "Info" "ISGN_ENTITY_NAME" "4 div_sys_jtag_uart_scfifo_r " "Found entity 4: div_sys_jtag_uart_scfifo_r" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410304 ""} { "Info" "ISGN_ENTITY_NAME" "5 div_sys_jtag_uart " "Found entity 5: div_sys_jtag_uart" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_sys/synthesis/submodules/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-rtl " "Found design unit 1: divisor-rtl" {  } { { "div_sys/synthesis/submodules/divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410304 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "div_sys/synthesis/submodules/divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/divisor_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_sys/synthesis/submodules/divisor_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_avalon-avalonMMslave " "Found design unit 1: divisor_avalon-avalonMMslave" {  } { { "div_sys/synthesis/submodules/divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor_avalon.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410305 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_avalon " "Found entity 1: divisor_avalon" {  } { { "div_sys/synthesis/submodules/divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor_avalon.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu " "Found entity 1: div_sys_cpu" {  } { { "div_sys/synthesis/submodules/div_sys_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_register_bank_a_module " "Found entity 1: div_sys_cpu_cpu_register_bank_a_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_sys_cpu_cpu_register_bank_b_module " "Found entity 2: div_sys_cpu_cpu_register_bank_b_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_sys_cpu_cpu_nios2_oci_debug " "Found entity 3: div_sys_cpu_cpu_nios2_oci_debug" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "4 div_sys_cpu_cpu_nios2_oci_break " "Found entity 4: div_sys_cpu_cpu_nios2_oci_break" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "5 div_sys_cpu_cpu_nios2_oci_xbrk " "Found entity 5: div_sys_cpu_cpu_nios2_oci_xbrk" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "6 div_sys_cpu_cpu_nios2_oci_dbrk " "Found entity 6: div_sys_cpu_cpu_nios2_oci_dbrk" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "7 div_sys_cpu_cpu_nios2_oci_itrace " "Found entity 7: div_sys_cpu_cpu_nios2_oci_itrace" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "8 div_sys_cpu_cpu_nios2_oci_td_mode " "Found entity 8: div_sys_cpu_cpu_nios2_oci_td_mode" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "9 div_sys_cpu_cpu_nios2_oci_dtrace " "Found entity 9: div_sys_cpu_cpu_nios2_oci_dtrace" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "10 div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "11 div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "12 div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "13 div_sys_cpu_cpu_nios2_oci_fifo " "Found entity 13: div_sys_cpu_cpu_nios2_oci_fifo" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "14 div_sys_cpu_cpu_nios2_oci_pib " "Found entity 14: div_sys_cpu_cpu_nios2_oci_pib" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "15 div_sys_cpu_cpu_nios2_oci_im " "Found entity 15: div_sys_cpu_cpu_nios2_oci_im" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "16 div_sys_cpu_cpu_nios2_performance_monitors " "Found entity 16: div_sys_cpu_cpu_nios2_performance_monitors" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "17 div_sys_cpu_cpu_nios2_avalon_reg " "Found entity 17: div_sys_cpu_cpu_nios2_avalon_reg" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "18 div_sys_cpu_cpu_ociram_sp_ram_module " "Found entity 18: div_sys_cpu_cpu_ociram_sp_ram_module" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "19 div_sys_cpu_cpu_nios2_ocimem " "Found entity 19: div_sys_cpu_cpu_nios2_ocimem" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "20 div_sys_cpu_cpu_nios2_oci " "Found entity 20: div_sys_cpu_cpu_nios2_oci" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""} { "Info" "ISGN_ENTITY_NAME" "21 div_sys_cpu_cpu " "Found entity 21: div_sys_cpu_cpu" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_debug_slave_wrapper " "Found entity 1: div_sys_cpu_cpu_debug_slave_wrapper" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_debug_slave_sysclk " "Found entity 1: div_sys_cpu_cpu_debug_slave_sysclk" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_debug_slave_tck " "Found entity 1: div_sys_cpu_cpu_debug_slave_tck" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_sys_cpu_cpu_test_bench " "Found entity 1: div_sys_cpu_cpu_test_bench" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_avalon-avalonMMslave " "Found design unit 1: divisor_avalon-avalonMMslave" {  } { { "divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410315 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_avalon " "Found entity 1: divisor_avalon" {  } { { "divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_divisor_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_divisor_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_divisor_top-top " "Found design unit 1: nios_divisor_top-top" {  } { { "nios_divisor_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410315 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_divisor_top " "Found entity 1: nios_divisor_top" {  } { { "nios_divisor_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-rtl " "Found design unit 1: divisor-rtl" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410315 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_divisor_top " "Elaborating entity \"nios_divisor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669186410362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys div_sys:nios_unit " "Elaborating entity \"div_sys\" for hierarchy \"div_sys:nios_unit\"" {  } { { "nios_divisor_top.vhd" "nios_unit" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu div_sys:nios_unit\|div_sys_cpu:cpu " "Elaborating entity \"div_sys_cpu\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\"" {  } { { "div_sys/synthesis/div_sys.vhd" "cpu" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu " "Elaborating entity \"div_sys_cpu_cpu\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu.v" "cpu" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_test_bench div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_test_bench:the_div_sys_cpu_cpu_test_bench " "Elaborating entity \"div_sys_cpu_cpu_test_bench\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_test_bench:the_div_sys_cpu_cpu_test_bench\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_test_bench" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_register_bank_a_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a " "Elaborating entity \"div_sys_cpu_cpu_register_bank_a_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_register_bank_a" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 4074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410492 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669186410492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_register_bank_b_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b " "Elaborating entity \"div_sys_cpu_cpu_register_bank_b_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_register_bank_b" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_debug div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_debug\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_debug" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410557 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669186410557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_break div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_break\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_break" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_xbrk div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_xbrk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_dbrk div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_dbrk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_itrace div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_itrace:the_div_sys_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_itrace\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_itrace:the_div_sys_cpu_cpu_nios2_oci_itrace\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_itrace" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_dtrace div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_dtrace" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_td_mode div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace\|div_sys_cpu_cpu_nios2_oci_td_mode:div_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace\|div_sys_cpu_cpu_nios2_oci_td_mode:div_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_fifo div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_fifo\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_fifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo\|div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_pib div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_pib:the_div_sys_cpu_cpu_nios2_oci_pib " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_pib\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_pib:the_div_sys_cpu_cpu_nios2_oci_pib\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_pib" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_oci_im div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_im:the_div_sys_cpu_cpu_nios2_oci_im " "Elaborating entity \"div_sys_cpu_cpu_nios2_oci_im\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_oci_im:the_div_sys_cpu_cpu_nios2_oci_im\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_oci_im" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_avalon_reg div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"div_sys_cpu_cpu_nios2_avalon_reg\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_avalon_reg" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_nios2_ocimem div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem " "Elaborating entity \"div_sys_cpu_cpu_nios2_ocimem\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_nios2_ocimem" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_ociram_sp_ram_module div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram " "Elaborating entity \"div_sys_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "div_sys_cpu_cpu_ociram_sp_ram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410711 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669186410711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186410732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186410732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem\|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_debug_slave_wrapper div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"div_sys_cpu_cpu_debug_slave_wrapper\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu.v" "the_div_sys_cpu_cpu_debug_slave_wrapper" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_debug_slave_tck div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck " "Elaborating entity \"div_sys_cpu_cpu_debug_slave_tck\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "the_div_sys_cpu_cpu_debug_slave_tck" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_cpu_cpu_debug_slave_sysclk div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"div_sys_cpu_cpu_debug_slave_sysclk\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "the_div_sys_cpu_cpu_debug_slave_sysclk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "div_sys_cpu_cpu_debug_slave_phy" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\"" {  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186410806 ""}  } { { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669186410806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186410888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"div_sys:nios_unit\|div_sys_cpu:cpu\|div_sys_cpu_cpu:cpu\|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci\|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_avalon div_sys:nios_unit\|divisor_avalon:div32 " "Elaborating entity \"divisor_avalon\" for hierarchy \"div_sys:nios_unit\|divisor_avalon:div32\"" {  } { { "div_sys/synthesis/div_sys.vhd" "div32" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor div_sys:nios_unit\|divisor_avalon:div32\|divisor:div_unit " "Elaborating entity \"divisor\" for hierarchy \"div_sys:nios_unit\|divisor_avalon:div32\|divisor:div_unit\"" {  } { { "divisor_avalon.vhd" "div_unit" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411048 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rl_next divisor.vhd(55) " "VHDL Process Statement warning at divisor.vhd(55): inferring latch(es) for signal or variable \"rl_next\", which holds its previous value in one or more paths through the process" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669186411049 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_next divisor.vhd(55) " "VHDL Process Statement warning at divisor.vhd(55): inferring latch(es) for signal or variable \"n_next\", which holds its previous value in one or more paths through the process" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669186411049 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[0\] divisor.vhd(55) " "Inferred latch for \"n_next\[0\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[1\] divisor.vhd(55) " "Inferred latch for \"n_next\[1\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[2\] divisor.vhd(55) " "Inferred latch for \"n_next\[2\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[3\] divisor.vhd(55) " "Inferred latch for \"n_next\[3\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[4\] divisor.vhd(55) " "Inferred latch for \"n_next\[4\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[5\] divisor.vhd(55) " "Inferred latch for \"n_next\[5\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[0\] divisor.vhd(55) " "Inferred latch for \"rl_next\[0\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[1\] divisor.vhd(55) " "Inferred latch for \"rl_next\[1\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[2\] divisor.vhd(55) " "Inferred latch for \"rl_next\[2\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[3\] divisor.vhd(55) " "Inferred latch for \"rl_next\[3\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[4\] divisor.vhd(55) " "Inferred latch for \"rl_next\[4\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[5\] divisor.vhd(55) " "Inferred latch for \"rl_next\[5\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[6\] divisor.vhd(55) " "Inferred latch for \"rl_next\[6\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411050 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[7\] divisor.vhd(55) " "Inferred latch for \"rl_next\[7\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[8\] divisor.vhd(55) " "Inferred latch for \"rl_next\[8\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[9\] divisor.vhd(55) " "Inferred latch for \"rl_next\[9\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[10\] divisor.vhd(55) " "Inferred latch for \"rl_next\[10\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[11\] divisor.vhd(55) " "Inferred latch for \"rl_next\[11\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[12\] divisor.vhd(55) " "Inferred latch for \"rl_next\[12\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[13\] divisor.vhd(55) " "Inferred latch for \"rl_next\[13\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[14\] divisor.vhd(55) " "Inferred latch for \"rl_next\[14\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[15\] divisor.vhd(55) " "Inferred latch for \"rl_next\[15\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[16\] divisor.vhd(55) " "Inferred latch for \"rl_next\[16\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[17\] divisor.vhd(55) " "Inferred latch for \"rl_next\[17\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[18\] divisor.vhd(55) " "Inferred latch for \"rl_next\[18\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[19\] divisor.vhd(55) " "Inferred latch for \"rl_next\[19\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[20\] divisor.vhd(55) " "Inferred latch for \"rl_next\[20\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[21\] divisor.vhd(55) " "Inferred latch for \"rl_next\[21\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[22\] divisor.vhd(55) " "Inferred latch for \"rl_next\[22\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[23\] divisor.vhd(55) " "Inferred latch for \"rl_next\[23\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[24\] divisor.vhd(55) " "Inferred latch for \"rl_next\[24\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[25\] divisor.vhd(55) " "Inferred latch for \"rl_next\[25\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[26\] divisor.vhd(55) " "Inferred latch for \"rl_next\[26\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[27\] divisor.vhd(55) " "Inferred latch for \"rl_next\[27\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[28\] divisor.vhd(55) " "Inferred latch for \"rl_next\[28\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[29\] divisor.vhd(55) " "Inferred latch for \"rl_next\[29\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[30\] divisor.vhd(55) " "Inferred latch for \"rl_next\[30\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[31\] divisor.vhd(55) " "Inferred latch for \"rl_next\[31\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411051 "|nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_jtag_uart div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart " "Elaborating entity \"div_sys_jtag_uart\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\"" {  } { { "div_sys/synthesis/div_sys.vhd" "jtag_uart" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_jtag_uart_scfifo_w div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w " "Elaborating entity \"div_sys_jtag_uart_scfifo_w\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "the_div_sys_jtag_uart_scfifo_w" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "wfifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411146 ""}  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669186411146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186411165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186411168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186411171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186411191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186411212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186411234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_jtag_uart_scfifo_r div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r " "Elaborating entity \"div_sys_jtag_uart_scfifo_r\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "the_div_sys_jtag_uart_scfifo_r" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "div_sys_jtag_uart_alt_jtag_atlantic" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411421 ""}  } { { "div_sys/synthesis/submodules/div_sys_jtag_uart.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669186411421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"div_sys:nios_unit\|div_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_onchip_mem div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem " "Elaborating entity \"div_sys_onchip_mem\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\"" {  } { { "div_sys/synthesis/div_sys.vhd" "onchip_mem" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_onchip_mem.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "div_sys/synthesis/submodules/div_sys_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_sys_onchip_mem.hex " "Parameter \"init_file\" = \"div_sys_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 30000 " "Parameter \"maximum_depth\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30000 " "Parameter \"numwords_a\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669186411472 ""}  } { { "div_sys/synthesis/submodules/div_sys_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669186411472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptm1 " "Found entity 1: altsyncram_ptm1" {  } { { "db/altsyncram_ptm1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186411502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptm1 div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated " "Elaborating entity \"altsyncram_ptm1\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186411935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_ptm1.tdf" "decode3" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186411956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186411956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"div_sys:nios_unit\|div_sys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ptm1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_ptm1.tdf" "mux2" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_sseg div_sys:nios_unit\|div_sys_sseg:sseg " "Elaborating entity \"div_sys_sseg\" for hierarchy \"div_sys:nios_unit\|div_sys_sseg:sseg\"" {  } { { "div_sys/synthesis/div_sys.vhd" "sseg" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_sysid div_sys:nios_unit\|div_sys_sysid:sysid " "Elaborating entity \"div_sys_sysid\" for hierarchy \"div_sys:nios_unit\|div_sys_sysid:sysid\"" {  } { { "div_sys/synthesis/div_sys.vhd" "sysid" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0 div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"div_sys_mm_interconnect_0\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "div_sys/synthesis/div_sys.vhd" "mm_interconnect_0" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186411978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:div32_div_cpu_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:div32_div_cpu_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "div32_div_cpu_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sseg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sseg_s1_translator\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "sseg_s1_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_router div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router:router " "Elaborating entity \"div_sys_mm_interconnect_0_router\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router:router\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "router" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_router_default_decode div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router:router\|div_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"div_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router:router\|div_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_router_002 div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"div_sys_mm_interconnect_0_router_002\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "router_002" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_router_002_default_decode div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router_002:router_002\|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"div_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_router_002:router_002\|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_cmd_demux div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"div_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cmd_demux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_cmd_mux div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"div_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "cmd_mux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_rsp_demux div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"div_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "rsp_demux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_rsp_mux div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"div_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "rsp_mux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_avalon_st_adapter div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"div_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"div_sys:nios_unit\|div_sys_mm_interconnect_0:mm_interconnect_0\|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_sys_irq_mapper div_sys:nios_unit\|div_sys_irq_mapper:irq_mapper " "Elaborating entity \"div_sys_irq_mapper\" for hierarchy \"div_sys:nios_unit\|div_sys_irq_mapper:irq_mapper\"" {  } { { "div_sys/synthesis/div_sys.vhd" "irq_mapper" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller div_sys:nios_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"div_sys:nios_unit\|altera_reset_controller:rst_controller\"" {  } { { "div_sys/synthesis/div_sys.vhd" "rst_controller" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer div_sys:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"div_sys:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "div_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer div_sys:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"div_sys:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "div_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186412274 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669186413025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.23.01:53:34 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2022.11.23.01:53:34 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186414458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186415289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186415337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186415969 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186416075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186416182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186416301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186416303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186416303 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669186416941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186417133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186417133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186417214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186417214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186417215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186417215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186417283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186417283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186417364 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186417364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186417364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669186417434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186417434 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669186419484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186420244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669186421164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186421327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/output_files/Lab3_SoC.map.smsg " "Generated suppressed messages file /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/output_files/Lab3_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186421703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669186423480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669186423480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2501 " "Implemented 2501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669186423640 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669186423640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2219 " "Implemented 2219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669186423640 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669186423640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669186423640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "880 " "Peak virtual memory: 880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669186423661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 01:53:43 2022 " "Processing ended: Wed Nov 23 01:53:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669186423661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669186423661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669186423661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669186423661 ""}
