// Seed: 314163291
module module_0 ();
  tri0 id_2;
  always @(posedge 0) begin : LABEL_0
    #1;
  end
  tri id_4;
  assign id_2 = !id_3 - id_2;
  assign id_4 = id_2;
  wire id_5;
  wire id_6;
  wand id_7 = 1;
  wire id_8, id_9, id_10;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input tri id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wand id_5
    , id_39,
    input supply0 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output wand id_9,
    input tri id_10,
    output wor id_11,
    input supply0 id_12
    , id_40,
    input supply0 id_13,
    input uwire id_14,
    input tri0 id_15,
    output wor id_16,
    input tri id_17,
    input supply1 id_18,
    output supply1 id_19
    , id_41,
    input wire id_20,
    input wire id_21,
    output supply1 id_22,
    output supply0 id_23,
    output supply0 id_24,
    output supply0 id_25,
    input supply0 id_26,
    input wand id_27,
    input wor id_28,
    input wire id_29,
    input uwire id_30,
    input supply0 id_31,
    input wand id_32,
    input supply1 id_33,
    output wand id_34,
    input tri id_35,
    input tri id_36,
    input wand id_37
);
  tri0 id_42 = 1;
  module_0 modCall_1 ();
endmodule
