module us (
    input clk, 
    input rst,
    output [3:0] q, 
	 output carry);
	 
	 
	 wire reset = rst | (q3 & q1);
	 
	 decrescente d0 (.clk(clk), .mode(0), .rst(reset), .q0(q[0]), q1(q[1]), q2(q[2]), q3(q[3]));
	 
	 assign carry = q3 & q0;
	 
endmodule
