#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May  6 14:54:29 2024
# Process ID: 19444
# Current directory: C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.runs/synth_3
# Command line: vivado.exe -log Display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Display.tcl
# Log file: C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.runs/synth_3/Display.vds
# Journal file: C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source Display.tcl -notrace
Command: synth_design -top Display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 358.715 ; gain = 99.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Display.vhd:19]
INFO: [Synth 8-3491] module 'Processor' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:4' bound to instance 'component_inst' of component 'Processor' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Display.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Processor' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:23]
INFO: [Synth 8-3491] module 'Instruction_Decoder_15' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Instruction_Decoder_15.vhd:4' bound to instance 'Instruc_Dec' of component 'Instruction_Decoder_15' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder_15' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Instruction_Decoder_15.vhd:26]
INFO: [Synth 8-3491] module 'Mux_4_to_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_4_to_1.vhd:4' bound to instance 'JumpSel_Mux' of component 'Mux_4_to_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Instruction_Decoder_15.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux_4_to_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_4_to_1.vhd:13]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_0' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_4_to_1.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_1' (1#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:14]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_1' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_4_to_1.vhd:37]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_2' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_4_to_1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Mux_4_to_1' (2#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_4_to_1.vhd:13]
INFO: [Synth 8-3491] module 'Mux_2_way_3' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Mux_2_way_3.vhd:4' bound to instance 'RegSel_1' of component 'Mux_2_way_3' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Instruction_Decoder_15.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Mux_2_way_3.vhd:14]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_0' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Mux_2_way_3.vhd:27]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_1' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Mux_2_way_3.vhd:36]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_2' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Mux_2_way_3.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3' (3#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Mux_2_way_3.vhd:14]
INFO: [Synth 8-3491] module 'Mux_2_way_3' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Mux_2_way_3.vhd:4' bound to instance 'RegSel_2' of component 'Mux_2_way_3' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Instruction_Decoder_15.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder_15' (4#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Instruction_Decoder_15.vhd:26]
INFO: [Synth 8-3491] module 'Program_ROM_15' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Program_ROM_15.vhd:5' bound to instance 'PR' of component 'Program_ROM_15' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Program_ROM_15' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Program_ROM_15.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM_15' (5#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Program_ROM_15.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank_8' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:4' bound to instance 'RB' of component 'Register_Bank_8' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Register_Bank_8' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:23]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:5' bound to instance 'Decoder_0' of component 'Decoder_3_to_8' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:11]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:5' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (6#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:11]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:5' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (7#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:11]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'Register0' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:15]
INFO: [Synth 8-3491] module 'Register_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_1.vhd:4' bound to instance 'Reg_0' of component 'Register_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Register_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_1.vhd:15]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'Mux_0' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_1.vhd:44]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:4' bound to instance 'DFF_0' of component 'D_FF' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_1.vhd:53]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (8#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Register_1' (9#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_1.vhd:15]
INFO: [Synth 8-3491] module 'Register_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_1.vhd:4' bound to instance 'Reg_1' of component 'Register_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:41]
INFO: [Synth 8-3491] module 'Register_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_1.vhd:4' bound to instance 'Reg_2' of component 'Register_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:51]
INFO: [Synth 8-3491] module 'Register_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_1.vhd:4' bound to instance 'Reg_3' of component 'Register_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:61]
INFO: [Synth 8-3491] module 'Register_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_1.vhd:4' bound to instance 'Reg_4' of component 'Register_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Register_5' (10#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:15]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'Register1' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:64]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'Register2' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:74]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'Register3' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:84]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'Register4' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:94]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'Register5' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:104]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'Register6' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:114]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'Register7' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank_8' (11#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_Bank_8.vhd:23]
INFO: [Synth 8-3491] module 'Mux_2_way_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:4' bound to instance 'Load_Sel_Mux' of component 'Mux_2_way_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:187]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:14]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_0' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:27]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_1' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:36]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_2' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_3' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:54]
INFO: [Synth 8-3491] module 'Mux_2_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_to_1.vhd:4' bound to instance 'MUX_4' of component 'Mux_2_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_5' (12#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:14]
INFO: [Synth 8-3491] module 'Mux_2_way_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:4' bound to instance 'Copy_Sel_Mux' of component 'Mux_2_way_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:196]
INFO: [Synth 8-3491] module 'Mux_8_way_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:4' bound to instance 'Mux85_0' of component 'Mux_8_way_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:21]
INFO: [Synth 8-3491] module 'Mux_8_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:4' bound to instance 'MUX_0' of component 'Mux_8_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:11]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:5' bound to instance 'DC1' of component 'Decoder_3_to_8' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_1' (13#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:11]
INFO: [Synth 8-3491] module 'Mux_8_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:4' bound to instance 'MUX_1' of component 'Mux_8_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:4' bound to instance 'MUX_2' of component 'Mux_8_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:64]
INFO: [Synth 8-3491] module 'Mux_8_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:4' bound to instance 'MUX_3' of component 'Mux_8_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:79]
INFO: [Synth 8-3491] module 'Mux_8_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:4' bound to instance 'MUX_4' of component 'Mux_8_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_5' (14#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:21]
INFO: [Synth 8-3491] module 'Mux_8_way_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:4' bound to instance 'Mux85_1' of component 'Mux_8_way_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:222]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:4' bound to instance 'ALU0' of component 'ALU' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:239]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:17]
INFO: [Synth 8-3491] module 'ADD_SUB' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Add_Sub_5.vhd:4' bound to instance 'AddSub' of component 'ADD_SUB' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ADD_SUB' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Add_Sub_5.vhd:15]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_0' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Add_Sub_5.vhd:37]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:33]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/HA.vhd:25' bound to instance 'HA_0' of component 'HA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:46]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/HA.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'HA' (15#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/HA.vhd:32]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/HA.vhd:25' bound to instance 'HA_1' of component 'HA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'FA' (16#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:33]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_1' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Add_Sub_5.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_2' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Add_Sub_5.vhd:53]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_3' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Add_Sub_5.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_4' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Add_Sub_5.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'ADD_SUB' (17#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Add_Sub_5.vhd:15]
INFO: [Synth 8-3491] module 'Multiplier_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:4' bound to instance 'Multiplier' of component 'Multiplier_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Multiplier_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:16]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/HA.vhd:25' bound to instance 'HA_0_0' of component 'HA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:66]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_0_1' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:74]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_0_2' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:83]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_0_3' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:92]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_0_4' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:101]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/HA.vhd:25' bound to instance 'HA_1_0' of component 'HA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:112]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_1_1' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:120]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_1_2' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:129]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_1_3' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:138]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_1_4' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:147]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/HA.vhd:25' bound to instance 'HA_2_0' of component 'HA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:158]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_2_1' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:166]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_2_2' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:175]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_2_3' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:184]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_2_4' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:193]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/HA.vhd:25' bound to instance 'HA_3_0' of component 'HA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:203]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_3_1' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:211]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_3_2' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:220]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_3_3' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:229]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_3_4' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:238]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/HA.vhd:25' bound to instance 'HA_3_5' of component 'HA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_5' (18#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Multiplier_5.vhd:16]
INFO: [Synth 8-3491] module 'Comp_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_5.vhd:4' bound to instance 'Comp' of component 'Comp_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Comp_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_5.vhd:14]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_1.vhd:4' bound to instance 'Comp4' of component 'Comp_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_5.vhd:32]
INFO: [Synth 8-638] synthesizing module 'Comp_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_1.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Comp_1' (19#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_1.vhd:16]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_1.vhd:4' bound to instance 'Comp3' of component 'Comp_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_5.vhd:43]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_1.vhd:4' bound to instance 'Comp2' of component 'Comp_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_5.vhd:54]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_1.vhd:4' bound to instance 'Comp1' of component 'Comp_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_5.vhd:65]
INFO: [Synth 8-3491] module 'Comp_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_1.vhd:4' bound to instance 'Comp0' of component 'Comp_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_5.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Comp_5' (20#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Comp_5.vhd:14]
INFO: [Synth 8-3491] module 'AND_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/AND_5.vhd:4' bound to instance 'And_0' of component 'AND_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:149]
INFO: [Synth 8-638] synthesizing module 'AND_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/AND_5.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'AND_5' (21#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/AND_5.vhd:14]
INFO: [Synth 8-3491] module 'OR_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/OR_5.vhd:4' bound to instance 'Or_0' of component 'OR_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:158]
INFO: [Synth 8-638] synthesizing module 'OR_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/OR_5.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'OR_5' (22#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/OR_5.vhd:14]
INFO: [Synth 8-3491] module 'NOT_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/NOT_5.vhd:4' bound to instance 'Not_0' of component 'NOT_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:167]
INFO: [Synth 8-638] synthesizing module 'NOT_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/NOT_5.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'NOT_5' (23#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/NOT_5.vhd:13]
INFO: [Synth 8-3491] module 'Mux_8_way_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_5.vhd:4' bound to instance 'S_Selector' of component 'Mux_8_way_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:176]
INFO: [Synth 8-3491] module 'Mux_8_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:4' bound to instance 'O_Selector' of component 'Mux_8_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:192]
INFO: [Synth 8-3491] module 'Mux_8_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:4' bound to instance 'Z_Selector' of component 'Mux_8_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:208]
INFO: [Synth 8-3491] module 'Mux_8_way_1' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_8_way_1.vhd:4' bound to instance 'N_Selector' of component 'Mux_8_way_1' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'ALU' (24#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ALU.vhd:17]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'Flag_Reg' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:250]
INFO: [Synth 8-3491] module 'Register_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Register_5.vhd:4' bound to instance 'PC' of component 'Register_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:267]
INFO: [Synth 8-3491] module 'PC_ADD_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ADD_5.vhd:4' bound to instance 'PC_Add' of component 'PC_ADD_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:277]
INFO: [Synth 8-638] synthesizing module 'PC_ADD_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ADD_5.vhd:10]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_0' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ADD_5.vhd:25]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_1' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ADD_5.vhd:33]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_2' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ADD_5.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_3' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ADD_5.vhd:49]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/FA.vhd:25' bound to instance 'FA_4' of component 'FA' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ADD_5.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'PC_ADD_5' (25#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/ADD_5.vhd:10]
INFO: [Synth 8-3491] module 'Mux_2_way_5' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/Mux_2_way_5.vhd:4' bound to instance 'PC_Mux' of component 'Mux_2_way_5' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'Processor' (26#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Processor.vhd:23]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Slow_Clk.vhd:4' bound to instance 'slow_clk_inst' of component 'Slow_Clk' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Display.vhd:83]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Slow_Clk.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (27#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Slow_Clk.vhd:9]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/LUT_Display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (28#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/LUT_Display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Display' (29#1) [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/new/Display.vhd:19]
WARNING: [Synth 8-3917] design Display has port Anode_7Seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Display has port Anode_7Seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Display has port Anode_7Seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Display has port Anode_7Seg[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 414.879 ; gain = 155.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 414.879 ; gain = 155.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 414.879 ; gain = 155.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/constrs_1/imports/project_AdvancedNano/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/constrs_1/imports/project_AdvancedNano/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/constrs_1/imports/project_AdvancedNano/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 748.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 748.234 ; gain = 489.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 748.234 ; gain = 489.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 748.234 ; gain = 489.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 748.234 ; gain = 489.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 65    
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 102   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ADD_SUB 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module Multiplier_5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Comp_5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register0/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register0/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register0/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register0/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register0/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register1/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register1/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register1/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register1/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register1/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register2/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register2/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register2/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register2/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register2/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register3/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register3/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register3/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register3/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register3/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register4/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register4/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register4/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register4/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register4/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register5/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register5/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register5/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register5/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register5/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register6/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register6/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register6/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register6/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register6/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register7/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register7/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register7/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register7/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/RB/Register7/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/Flag_Reg/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/Flag_Reg/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/Flag_Reg/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/Flag_Reg/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/Flag_Reg/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/PC/Reg_0/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/PC/Reg_1/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/PC/Reg_2/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/PC/Reg_3/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element component_inst/PC/Reg_4/DFF_0/Qbar_reg_reg was removed.  [C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.srcs/sources_1/imports/new/D_FF.vhd:25]
INFO: [Synth 8-5545] ROM "slow_clk_inst/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clk_inst/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Display has port Anode_7Seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Display has port Anode_7Seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Display has port Anode_7Seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Display has port Anode_7Seg[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component_inst/RB/Register0/Reg_4/DFF_0/Q_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component_inst/RB/Register0/Reg_3/DFF_0/Q_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component_inst/RB/Register0/Reg_2/DFF_0/Q_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component_inst/RB/Register0/Reg_1/DFF_0/Q_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component_inst/RB/Register0/Reg_0/DFF_0/Q_reg_reg )
WARNING: [Synth 8-3332] Sequential element (component_inst/RB/Register0/Reg_4/DFF_0/Q_reg_reg) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (component_inst/RB/Register0/Reg_3/DFF_0/Q_reg_reg) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (component_inst/RB/Register0/Reg_2/DFF_0/Q_reg_reg) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (component_inst/RB/Register0/Reg_1/DFF_0/Q_reg_reg) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (component_inst/RB/Register0/Reg_0/DFF_0/Q_reg_reg) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (component_inst/Flag_Reg/Reg_3/DFF_0/Q_reg_reg) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (component_inst/Flag_Reg/Reg_4/DFF_0/Q_reg_reg) is unused and will be removed from module Display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 748.234 ; gain = 489.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|Program_ROM_15 | p_0_out    | 32x15         | LUT            | 
|LUT_16_7       | p_0_out    | 32x8          | LUT            | 
|Display        | p_0_out    | 32x15         | LUT            | 
|Display        | p_0_out    | 32x8          | LUT            | 
+---------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 748.234 ; gain = 489.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 765.840 ; gain = 506.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 775.426 ; gain = 516.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 775.426 ; gain = 516.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 775.426 ; gain = 516.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 775.426 ; gain = 516.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 775.426 ; gain = 516.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 775.426 ; gain = 516.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 775.426 ; gain = 516.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |    18|
|5     |LUT3   |     9|
|6     |LUT4   |    26|
|7     |LUT5   |    58|
|8     |LUT6   |    85|
|9     |FDRE   |    77|
|10    |IBUF   |     3|
|11    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   308|
|2     |  component_inst |Processor       |   229|
|3     |    Flag_Reg     |Register_5      |     3|
|4     |      Reg_0      |Register_1_86   |     1|
|5     |        DFF_0    |D_FF_91         |     1|
|6     |      Reg_1      |Register_1_87   |     1|
|7     |        DFF_0    |D_FF_90         |     1|
|8     |      Reg_2      |Register_1_88   |     1|
|9     |        DFF_0    |D_FF_89         |     1|
|10    |    PC           |Register_5_0    |   168|
|11    |      Reg_0      |Register_1_76   |   161|
|12    |        DFF_0    |D_FF_85         |   161|
|13    |      Reg_1      |Register_1_77   |     2|
|14    |        DFF_0    |D_FF_84         |     2|
|15    |      Reg_2      |Register_1_78   |     2|
|16    |        DFF_0    |D_FF_83         |     2|
|17    |      Reg_3      |Register_1_79   |     1|
|18    |        DFF_0    |D_FF_82         |     1|
|19    |      Reg_4      |Register_1_80   |     2|
|20    |        DFF_0    |D_FF_81         |     2|
|21    |    RB           |Register_Bank_8 |    58|
|22    |      Register1  |Register_5_1    |    13|
|23    |        Reg_0    |Register_1_66   |     8|
|24    |          DFF_0  |D_FF_75         |     8|
|25    |        Reg_1    |Register_1_67   |     1|
|26    |          DFF_0  |D_FF_74         |     1|
|27    |        Reg_2    |Register_1_68   |     1|
|28    |          DFF_0  |D_FF_73         |     1|
|29    |        Reg_3    |Register_1_69   |     1|
|30    |          DFF_0  |D_FF_72         |     1|
|31    |        Reg_4    |Register_1_70   |     2|
|32    |          DFF_0  |D_FF_71         |     2|
|33    |      Register2  |Register_5_2    |     5|
|34    |        Reg_0    |Register_1_56   |     1|
|35    |          DFF_0  |D_FF_65         |     1|
|36    |        Reg_1    |Register_1_57   |     1|
|37    |          DFF_0  |D_FF_64         |     1|
|38    |        Reg_2    |Register_1_58   |     1|
|39    |          DFF_0  |D_FF_63         |     1|
|40    |        Reg_3    |Register_1_59   |     1|
|41    |          DFF_0  |D_FF_62         |     1|
|42    |        Reg_4    |Register_1_60   |     1|
|43    |          DFF_0  |D_FF_61         |     1|
|44    |      Register3  |Register_5_3    |     5|
|45    |        Reg_0    |Register_1_46   |     1|
|46    |          DFF_0  |D_FF_55         |     1|
|47    |        Reg_1    |Register_1_47   |     1|
|48    |          DFF_0  |D_FF_54         |     1|
|49    |        Reg_2    |Register_1_48   |     1|
|50    |          DFF_0  |D_FF_53         |     1|
|51    |        Reg_3    |Register_1_49   |     1|
|52    |          DFF_0  |D_FF_52         |     1|
|53    |        Reg_4    |Register_1_50   |     1|
|54    |          DFF_0  |D_FF_51         |     1|
|55    |      Register4  |Register_5_4    |    10|
|56    |        Reg_0    |Register_1_36   |     1|
|57    |          DFF_0  |D_FF_45         |     1|
|58    |        Reg_1    |Register_1_37   |     1|
|59    |          DFF_0  |D_FF_44         |     1|
|60    |        Reg_2    |Register_1_38   |     1|
|61    |          DFF_0  |D_FF_43         |     1|
|62    |        Reg_3    |Register_1_39   |     3|
|63    |          DFF_0  |D_FF_42         |     3|
|64    |        Reg_4    |Register_1_40   |     4|
|65    |          DFF_0  |D_FF_41         |     4|
|66    |      Register5  |Register_5_5    |     5|
|67    |        Reg_0    |Register_1_26   |     1|
|68    |          DFF_0  |D_FF_35         |     1|
|69    |        Reg_1    |Register_1_27   |     1|
|70    |          DFF_0  |D_FF_34         |     1|
|71    |        Reg_2    |Register_1_28   |     1|
|72    |          DFF_0  |D_FF_33         |     1|
|73    |        Reg_3    |Register_1_29   |     1|
|74    |          DFF_0  |D_FF_32         |     1|
|75    |        Reg_4    |Register_1_30   |     1|
|76    |          DFF_0  |D_FF_31         |     1|
|77    |      Register6  |Register_5_6    |     5|
|78    |        Reg_0    |Register_1_16   |     1|
|79    |          DFF_0  |D_FF_25         |     1|
|80    |        Reg_1    |Register_1_17   |     1|
|81    |          DFF_0  |D_FF_24         |     1|
|82    |        Reg_2    |Register_1_18   |     1|
|83    |          DFF_0  |D_FF_23         |     1|
|84    |        Reg_3    |Register_1_19   |     1|
|85    |          DFF_0  |D_FF_22         |     1|
|86    |        Reg_4    |Register_1_20   |     1|
|87    |          DFF_0  |D_FF_21         |     1|
|88    |      Register7  |Register_5_7    |    15|
|89    |        Reg_0    |Register_1      |     3|
|90    |          DFF_0  |D_FF_15         |     3|
|91    |        Reg_1    |Register_1_8    |     3|
|92    |          DFF_0  |D_FF_14         |     3|
|93    |        Reg_2    |Register_1_9    |     3|
|94    |          DFF_0  |D_FF_13         |     3|
|95    |        Reg_3    |Register_1_10   |     3|
|96    |          DFF_0  |D_FF_12         |     3|
|97    |        Reg_4    |Register_1_11   |     3|
|98    |          DFF_0  |D_FF            |     3|
|99    |  slow_clk_inst  |Slow_Clk        |    54|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 775.426 ; gain = 516.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 775.426 ; gain = 182.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 775.426 ; gain = 516.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 775.426 ; gain = 529.168
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yutharsan/Documents/GitHub/CODD-Nano-Processor/project_AdvancedNano/project_AdvancedNano.runs/synth_3/Display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Display_utilization_synth.rpt -pb Display_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 775.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  6 14:55:02 2024...
