Sin_Rom.v,verilog,xil_defaultlib,../../../../DAC_Demo.srcs/sources_1/ip/Sin_Rom/sim/Sin_Rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
