// Seed: 761791560
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    input supply0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri0 id_6
);
  logic id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_7 = 32'd43
) (
    input wire id_0,
    input supply0 _id_1,
    output wand id_2,
    output supply0 id_3,
    output tri0 id_4,
    inout uwire id_5,
    output tri id_6,
    input uwire _id_7,
    output wire id_8
);
  wire id_10;
  wire [id_7 : id_1] id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_0,
      id_4,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
