<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">

<HTML>
<HEAD>
	<TITLE>Twice the Performance for Half the Price! VHDL</TITLE>
	<link rel=stylesheet href="../index.css" type="text/css">
<meta http-equiv="Keywords" name="Keywords" content="VHDL simulation, Verilog simulation, FPGA design, FPGA synthesis">
<META NAME=DESCRIPTION CONTENT="Twice the Performance for Half the Price! VHDL">
</HEAD>
<BODY BGCOLOR="White" TEXT="Black" LINK="#990033" ALINK="#666666" VLINK="#999999">
<h1>Simply the Highest Capacity</h1>

<img src="../../images/digital/best_cap.jpg" width=252 height=199 border=0 alt="Highest Capacity">
<P><i>Relative Memory Usage Measured from a Composite of Several Designs</i>
<p>*Does not include a booth multiplier design:
<ul>
<li>VB VHDL simulated in 17 Mbytes
<li>ModelSim required &gt;350 Mbytes and then failed to simulate
<li>Aldec failed to compile
</ul>
<h1>VB VHDL:  Simply the best choice in VHDL simulation.</h1>
</BODY>
</HTML>