// Seed: 1308978596
module module_0;
  assign id_1[1] = 1;
  wire id_2;
  wire id_3;
  assign id_3 = id_3;
endmodule
module module_1 (
    inout tri0 id_0
    , id_4,
    output tri1 id_1,
    output supply0 id_2
);
  wire id_5;
  module_0 modCall_1 ();
  logic [7:0] id_6 = id_6, id_7;
  initial begin : LABEL_0
    id_6 = id_7;
    id_7[1] <= 1 + 1;
  end
endmodule
module module_2 (
    output tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wire id_5
);
  wor id_7;
  module_0 modCall_1 ();
  assign id_7 = id_1;
endmodule
