;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-26
	SUB -207, <-120
	ADD 210, 30
	ADD 210, 30
	ADD 996, 202
	SLT 190, 200
	ADD 196, 202
	SUB @127, 106
	ADD 190, 200
	SUB @127, 106
	SUB -207, <-120
	ADD #270, <6
	ADD 210, 68
	SUB #72, @200
	ADD 210, 60
	SUB @9, @20
	MOV -1, <-26
	SUB #72, @200
	SPL 960, 20
	ADD 210, 30
	SUB @19, 20
	CMP 0, -2
	CMP @0, @2
	DAT #193, #200
	MOV 717, <-20
	ADD 6, -2
	CMP @-127, 100
	SUB @121, 103
	CMP @121, 103
	SPL 960, 20
	JMP -207, @-120
	CMP 22, @15
	ADD 190, 200
	SUB #12, @200
	CMP -207, <-120
	DJN -1, @-20
	SPL 0, 900
	SLT 121, 0
	SLT 196, 202
	ADD 210, 30
	SPL 900, 16
	CMP -207, <-120
	JMZ -1, @-326
	SUB @-127, 100
	MOV -1, <-26
