read_verilog top.v
hierarchy -top task_bug
proc
sat -verify -prove-asserts -show-ports -prove do in_data
