-- generated by newgenasym Thu May 25 12:31:23 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity usbdf01w5 is
    port (    
	\d+in\:    INOUT  STD_LOGIC;    
	\d+out\:   INOUT  STD_LOGIC;    
	\d-in\:    INOUT  STD_LOGIC;    
	\d-out\:   INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC);
end usbdf01w5;
