# do CPU_Design.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:17 on Aug 13,2021
# vlog -work work CPU_Design.vo 
# -- Compiling module CPU_Design
# 
# Top level modules:
# 	CPU_Design
# End time: 00:18:17 on Aug 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:17 on Aug 13,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module CPU_Design_vlg_vec_tst
# 
# Top level modules:
# 	CPU_Design_vlg_vec_tst
# End time: 00:18:17 on Aug 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclone10lp_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPU_Design_vlg_vec_tst 
# Start time: 00:18:18 on Aug 13,2021
# Loading work.CPU_Design_vlg_vec_tst
# Loading work.CPU_Design
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclone10lp_ver.cyclone10lp_ram_block
# Loading cyclone10lp_ver.cyclone10lp_ram_register
# Loading cyclone10lp_ver.cyclone10lp_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform.vwf.vt(54)
#    Time: 1 us  Iteration: 0  Instance: /CPU_Design_vlg_vec_tst
# End time: 00:18:19 on Aug 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
