// Seed: 570913799
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0();
  reg id_4;
  initial begin
    if (1) begin
      $display;
      id_4 <= id_1;
      cover (id_4);
    end else begin
      id_1 <= 1;
    end
    id_1 <= 1;
  end
  wire id_5;
endmodule
module module_2 (
    input supply1 id_0,
    output logic id_1,
    output supply0 id_2,
    input wire id_3
);
  always @(posedge 1'h0);
  string id_5 = "";
  generate
    always @(posedge 1) begin
      id_1 <= 1;
    end
  endgenerate
  id_6(
      .id_0(1), .id_1(1'b0)
  ); module_0();
  genvar id_7;
  assign id_2 = id_7;
endmodule
