#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  2 19:01:24 2020
# Process ID: 18728
# Current directory: C:/VIVADO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12820 C:\VIVADO\tmp_edit_project.xpr
# Log file: C:/VIVADO/vivado.log
# Journal file: C:/VIVADO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VIVADO/tmp_edit_project.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/VGA.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/cake.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/cake_create.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/game_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/random.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/snake_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/snake.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/VGA.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/cake.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/cake_create.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/game_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/random.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/snake_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/snake.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/VGA.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/cake.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/cake_create.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/game_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/random.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/snake_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/snake.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 825.277 ; gain = 209.434
update_compile_order -fileset sources_1
create_ip -name Driver_HDMI -vendor xilinx.com -library user -version 1.0 -module_name Driver_HDMI_0 -dir c:/VIVADO/tmp_edit_project.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_2/Driver_HDMI_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_HDMI_0'...
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_2/Driver_HDMI_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_HDMI_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_HDMI_0'...
catch { config_ip_cache -export [get_ips -all Driver_HDMI_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Driver_HDMI_0, cache-ID = ec1f032b6480d591; cache size = 0.522 MB.
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_2/Driver_HDMI_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_2/Driver_HDMI_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_2/Driver_HDMI_0.xci'
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_2/Driver_HDMI_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_2/Driver_HDMI_0.xci] -no_script -reset -force -quiet
remove_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_2/Driver_HDMI_0.xci
set_property  ip_repo_paths  {{c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP} {C:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP/Driver_HDMI_IP}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP/Driver_HDMI_IP'. The path is contained within another repository.
set_property  ip_repo_paths  {{c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP'.
set_property  ip_repo_paths  {{c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP} {C:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/Driver_HDMI}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/Driver_HDMI'.
set_property  ip_repo_paths  {{c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP'.
set_property  ip_repo_paths  {{c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP} {C:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'.
create_ip -name Driver_HDMI -vendor xilinx.com -library user -version 1.0 -module_name Driver_HDMI_0 -dir c:/VIVADO/tmp_edit_project.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_3/Driver_HDMI_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_HDMI_0'...
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_3/Driver_HDMI_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_HDMI_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_HDMI_0'...
catch { config_ip_cache -export [get_ips -all Driver_HDMI_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Driver_HDMI_0, cache-ID = ec1f032b6480d591; cache size = 0.522 MB.
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_3/Driver_HDMI_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_3/Driver_HDMI_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_3/Driver_HDMI_0.xci'
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_3/Driver_HDMI_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug  2 19:18:54 2020...
