
LR111x_L552VE_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  0c000000  0c000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001904  0c0001f4  0c0001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0c001af8  0c001af8  00011af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c001b48  0c001b48  0002e040  2**0
                  CONTENTS
  4 .ARM          00000000  0c001b48  0c001b48  0002e040  2**0
                  CONTENTS
  5 .preinit_array 00000000  0c001b48  0c001b48  0002e040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0c001b48  0c001b48  00011b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0c001b4c  0c001b4c  00011b4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  30000000  0c001b50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .gnu.sgstubs  00000040  0c03e000  0c03e000  0002e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .bss          0000009c  3000000c  3000000c  0003000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  300000a8  300000a8  0003000c  2**0
                  ALLOC
 12 .ARM.attributes 00000036  00000000  00000000  0002e040  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dd72  00000000  00000000  0002e076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028cb  00000000  00000000  0003bde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000930  00000000  00000000  0003e6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a58  00000000  00000000  0003efe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009312  00000000  00000000  0003fa40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000040dc  00000000  00000000  00048d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0004ce2e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001648  00000000  00000000  0004ce84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00004cb5  00000000  00000000  0004e4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c0001f4 <__do_global_dtors_aux>:
 c0001f4:	b510      	push	{r4, lr}
 c0001f6:	4c05      	ldr	r4, [pc, #20]	; (c00020c <__do_global_dtors_aux+0x18>)
 c0001f8:	7823      	ldrb	r3, [r4, #0]
 c0001fa:	b933      	cbnz	r3, c00020a <__do_global_dtors_aux+0x16>
 c0001fc:	4b04      	ldr	r3, [pc, #16]	; (c000210 <__do_global_dtors_aux+0x1c>)
 c0001fe:	b113      	cbz	r3, c000206 <__do_global_dtors_aux+0x12>
 c000200:	4804      	ldr	r0, [pc, #16]	; (c000214 <__do_global_dtors_aux+0x20>)
 c000202:	e000      	b.n	c000206 <__do_global_dtors_aux+0x12>
 c000204:	bf00      	nop
 c000206:	2301      	movs	r3, #1
 c000208:	7023      	strb	r3, [r4, #0]
 c00020a:	bd10      	pop	{r4, pc}
 c00020c:	3000000c 	.word	0x3000000c
 c000210:	00000000 	.word	0x00000000
 c000214:	0c001ae0 	.word	0x0c001ae0

0c000218 <frame_dummy>:
 c000218:	b508      	push	{r3, lr}
 c00021a:	4b03      	ldr	r3, [pc, #12]	; (c000228 <frame_dummy+0x10>)
 c00021c:	b11b      	cbz	r3, c000226 <frame_dummy+0xe>
 c00021e:	4903      	ldr	r1, [pc, #12]	; (c00022c <frame_dummy+0x14>)
 c000220:	4803      	ldr	r0, [pc, #12]	; (c000230 <frame_dummy+0x18>)
 c000222:	e000      	b.n	c000226 <frame_dummy+0xe>
 c000224:	bf00      	nop
 c000226:	bd08      	pop	{r3, pc}
 c000228:	00000000 	.word	0x00000000
 c00022c:	30000010 	.word	0x30000010
 c000230:	0c001ae0 	.word	0x0c001ae0

0c000234 <__gnu_cmse_nonsecure_call>:
 c000234:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c000238:	4627      	mov	r7, r4
 c00023a:	46a0      	mov	r8, r4
 c00023c:	46a1      	mov	r9, r4
 c00023e:	46a2      	mov	sl, r4
 c000240:	46a3      	mov	fp, r4
 c000242:	46a4      	mov	ip, r4
 c000244:	ed2d 8b10 	vpush	{d8-d15}
 c000248:	f04f 0500 	mov.w	r5, #0
 c00024c:	ec45 5b18 	vmov	d8, r5, r5
 c000250:	ec45 5a19 	vmov	s18, s19, r5, r5
 c000254:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c000258:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c00025c:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c000260:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c000264:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c000268:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c00026c:	eef1 5a10 	vmrs	r5, fpscr
 c000270:	f64f 7660 	movw	r6, #65376	; 0xff60
 c000274:	f6c0 76ff 	movt	r6, #4095	; 0xfff
 c000278:	4035      	ands	r5, r6
 c00027a:	eee1 5a10 	vmsr	fpscr, r5
 c00027e:	f384 8800 	msr	CPSR_f, r4
 c000282:	4625      	mov	r5, r4
 c000284:	4626      	mov	r6, r4
 c000286:	47a4      	blxns	r4
 c000288:	ecbd 8b10 	vpop	{d8-d15}
 c00028c:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0c000290 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 c000290:	4b0f      	ldr	r3, [pc, #60]	; (c0002d0 <MX_DMA_Init+0x40>)
{
 c000292:	b084      	sub	sp, #16
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 c000294:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c000296:	f042 0204 	orr.w	r2, r2, #4
 c00029a:	649a      	str	r2, [r3, #72]	; 0x48
 c00029c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c00029e:	f002 0204 	and.w	r2, r2, #4
 c0002a2:	9201      	str	r2, [sp, #4]
 c0002a4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 c0002a6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c0002a8:	f042 0201 	orr.w	r2, r2, #1
 c0002ac:	649a      	str	r2, [r3, #72]	; 0x48
 c0002ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c0002b0:	f002 0201 	and.w	r2, r2, #1
 c0002b4:	9202      	str	r2, [sp, #8]
 c0002b6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 c0002b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c0002ba:	f042 0202 	orr.w	r2, r2, #2
 c0002be:	649a      	str	r2, [r3, #72]	; 0x48
 c0002c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c0002c2:	f003 0302 	and.w	r3, r3, #2
 c0002c6:	9303      	str	r3, [sp, #12]
 c0002c8:	9b03      	ldr	r3, [sp, #12]

}
 c0002ca:	b004      	add	sp, #16
 c0002cc:	4770      	bx	lr
 c0002ce:	bf00      	nop
 c0002d0:	50021000 	.word	0x50021000

0c0002d4 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 c0002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 c0002d6:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c0002d8:	2214      	movs	r2, #20
 c0002da:	2100      	movs	r1, #0
 c0002dc:	a807      	add	r0, sp, #28
 c0002de:	f001 fbf7 	bl	c001ad0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 c0002e2:	4b3b      	ldr	r3, [pc, #236]	; (c0003d0 <MX_GPIO_Init+0xfc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MB1_TX_Pin|MB1_RX_Pin, GPIO_PIN_SET);
 c0002e4:	4f3b      	ldr	r7, [pc, #236]	; (c0003d4 <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 c0002e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WP_GPIO_Port, WP_Pin, GPIO_PIN_RESET);
 c0002e8:	4d3b      	ldr	r5, [pc, #236]	; (c0003d8 <MX_GPIO_Init+0x104>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 c0002ea:	f042 0210 	orr.w	r2, r2, #16
 c0002ee:	64da      	str	r2, [r3, #76]	; 0x4c
 c0002f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  HAL_GPIO_WritePin(GPIOA, MB1_TX_Pin|MB1_RX_Pin, GPIO_PIN_SET);
 c0002f2:	4638      	mov	r0, r7
  __HAL_RCC_GPIOE_CLK_ENABLE();
 c0002f4:	f002 0210 	and.w	r2, r2, #16
 c0002f8:	9201      	str	r2, [sp, #4]
 c0002fa:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 c0002fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  HAL_GPIO_WritePin(GPIOA, MB1_TX_Pin|MB1_RX_Pin, GPIO_PIN_SET);
 c0002fe:	210c      	movs	r1, #12
  __HAL_RCC_GPIOC_CLK_ENABLE();
 c000300:	f042 0204 	orr.w	r2, r2, #4
 c000304:	64da      	str	r2, [r3, #76]	; 0x4c
 c000306:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  HAL_GPIO_ConfigPinAttributes(GPIOD, LR_RFSW2_Pin|LR_RFSW3_Pin|LR_IRQ_Pin|LR_NSS_Pin
                          |LR_BUSY_Pin|LR_NRST_Pin, GPIO_PIN_NSEC);

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = MB1_TX_Pin|MB1_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 c000308:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 c00030a:	f002 0204 	and.w	r2, r2, #4
 c00030e:	9202      	str	r2, [sp, #8]
 c000310:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 c000312:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 c000314:	2400      	movs	r4, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 c000316:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 c00031a:	64da      	str	r2, [r3, #76]	; 0x4c
 c00031c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c00031e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 c000322:	9203      	str	r2, [sp, #12]
 c000324:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c000326:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c000328:	f042 0201 	orr.w	r2, r2, #1
 c00032c:	64da      	str	r2, [r3, #76]	; 0x4c
 c00032e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c000330:	f002 0201 	and.w	r2, r2, #1
 c000334:	9204      	str	r2, [sp, #16]
 c000336:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 c000338:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c00033a:	f042 0202 	orr.w	r2, r2, #2
 c00033e:	64da      	str	r2, [r3, #76]	; 0x4c
 c000340:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c000342:	f002 0202 	and.w	r2, r2, #2
 c000346:	9205      	str	r2, [sp, #20]
 c000348:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 c00034a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c00034c:	f042 0208 	orr.w	r2, r2, #8
 c000350:	64da      	str	r2, [r3, #76]	; 0x4c
 c000352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  HAL_GPIO_WritePin(GPIOA, MB1_TX_Pin|MB1_RX_Pin, GPIO_PIN_SET);
 c000354:	2201      	movs	r2, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 c000356:	f003 0308 	and.w	r3, r3, #8
 c00035a:	9306      	str	r3, [sp, #24]
 c00035c:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOA, MB1_TX_Pin|MB1_RX_Pin, GPIO_PIN_SET);
 c00035e:	f000 fda5 	bl	c000eac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(WP_GPIO_Port, WP_Pin, GPIO_PIN_RESET);
 c000362:	4628      	mov	r0, r5
 c000364:	2200      	movs	r2, #0
 c000366:	2101      	movs	r1, #1
 c000368:	f000 fda0 	bl	c000eac <HAL_GPIO_WritePin>
  HAL_GPIO_ConfigPinAttributes(GPIOE, GYO_INT2_Pin|ENCODER_P_Pin|ENCODER_N_Pin|GYO_DEN_Pin, GPIO_PIN_NSEC);
 c00036c:	4628      	mov	r0, r5
 c00036e:	2200      	movs	r2, #0
 c000370:	f640 210a 	movw	r1, #2570	; 0xa0a
 c000374:	f000 fda8 	bl	c000ec8 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOA, CURRENT_CS_Pin|CURRENT_SCK_Pin|CURRENT_MISO_Pin|CURRENT_AN_Pin
 c000378:	4638      	mov	r0, r7
 c00037a:	2200      	movs	r2, #0
 c00037c:	f248 01f0 	movw	r1, #33008	; 0x80f0
 c000380:	f000 fda2 	bl	c000ec8 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOC, EXT_TX_Pin|EXT_RX_Pin|LR_SCK_Pin|LR_MISO_Pin
 c000384:	2200      	movs	r2, #0
 c000386:	f641 4130 	movw	r1, #7216	; 0x1c30
 c00038a:	4814      	ldr	r0, [pc, #80]	; (c0003dc <MX_GPIO_Init+0x108>)
 c00038c:	f000 fd9c 	bl	c000ec8 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB, EXT_AN_Pin|DBG_RX_Pin|DBG_TX_Pin|GPIO_PIN_14
 c000390:	2200      	movs	r2, #0
 c000392:	f64c 7132 	movw	r1, #53042	; 0xcf32
 c000396:	4812      	ldr	r0, [pc, #72]	; (c0003e0 <MX_GPIO_Init+0x10c>)
 c000398:	f000 fd96 	bl	c000ec8 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOD, LR_RFSW2_Pin|LR_RFSW3_Pin|LR_IRQ_Pin|LR_NSS_Pin
 c00039c:	2200      	movs	r2, #0
 c00039e:	f247 0107 	movw	r1, #28679	; 0x7007
 c0003a2:	4810      	ldr	r0, [pc, #64]	; (c0003e4 <MX_GPIO_Init+0x110>)
 c0003a4:	f000 fd90 	bl	c000ec8 <HAL_GPIO_ConfigPinAttributes>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 c0003a8:	230c      	movs	r3, #12
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 c0003aa:	4638      	mov	r0, r7
 c0003ac:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 c0003ae:	e9cd 3607 	strd	r3, r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c0003b2:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 c0003b6:	f000 fcaf 	bl	c000d18 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(WP_GPIO_Port, &GPIO_InitStruct);
 c0003ba:	4628      	mov	r0, r5
 c0003bc:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 c0003be:	e9cd 6607 	strd	r6, r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c0003c2:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(WP_GPIO_Port, &GPIO_InitStruct);
 c0003c6:	f000 fca7 	bl	c000d18 <HAL_GPIO_Init>

}
 c0003ca:	b00d      	add	sp, #52	; 0x34
 c0003cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c0003ce:	bf00      	nop
 c0003d0:	50021000 	.word	0x50021000
 c0003d4:	52020000 	.word	0x52020000
 c0003d8:	52021000 	.word	0x52021000
 c0003dc:	52020800 	.word	0x52020800
 c0003e0:	52020400 	.word	0x52020400
 c0003e4:	52020c00 	.word	0x52020c00

0c0003e8 <MX_GTZC_S_Init>:

/* USER CODE END 0 */

/* GTZC_S init function */
void MX_GTZC_S_Init(void)
{
 c0003e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c0003ea:	f04f 33ff 	mov.w	r3, #4294967295
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c0003ee:	2400      	movs	r4, #0
{
 c0003f0:	b09c      	sub	sp, #112	; 0x70
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0003f2:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 c0003f6:	a901      	add	r1, sp, #4
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c0003f8:	e9cd 4401 	strd	r4, r4, [sp, #4]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c0003fc:	e9cd 3303 	strd	r3, r3, [sp, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c000400:	e9cd 3305 	strd	r3, r3, [sp, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c000404:	e9cd 3307 	strd	r3, r3, [sp, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c000408:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c00040c:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c000410:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 c000414:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 c000418:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 c00041c:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 c000420:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 c000424:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 c000428:	e9cd 4419 	strd	r4, r4, [sp, #100]	; 0x64
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c00042c:	941b      	str	r4, [sp, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c00042e:	f000 fd5f 	bl	c000ef0 <HAL_GTZC_MPCBB_ConfigMem>
 c000432:	b108      	cbz	r0, c000438 <MX_GTZC_S_Init+0x50>
  {
    Error_Handler();
 c000434:	f000 f81e 	bl	c000474 <Error_Handler>
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c000438:	4808      	ldr	r0, [pc, #32]	; (c00045c <MX_GTZC_S_Init+0x74>)
 c00043a:	a901      	add	r1, sp, #4
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c00043c:	e9cd 4403 	strd	r4, r4, [sp, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c000440:	e9cd 4405 	strd	r4, r4, [sp, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c000444:	e9cd 4407 	strd	r4, r4, [sp, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c000448:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c00044c:	941b      	str	r4, [sp, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c00044e:	f000 fd4f 	bl	c000ef0 <HAL_GTZC_MPCBB_ConfigMem>
 c000452:	b108      	cbz	r0, c000458 <MX_GTZC_S_Init+0x70>
  {
    Error_Handler();
 c000454:	f000 f80e 	bl	c000474 <Error_Handler>
  }
  /* USER CODE BEGIN GTZC_S_Init 2 */

  /* USER CODE END GTZC_S_Init 2 */

}
 c000458:	b01c      	add	sp, #112	; 0x70
 c00045a:	bd10      	pop	{r4, pc}
 c00045c:	30030000 	.word	0x30030000

0c000460 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 c000460:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ICACHE_Init 1 */

  /* USER CODE END ICACHE_Init 1 */
  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 c000462:	f000 fdc1 	bl	c000fe8 <HAL_ICACHE_Enable>
 c000466:	b118      	cbz	r0, c000470 <MX_ICACHE_Init+0x10>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 c000468:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 c00046c:	f000 b802 	b.w	c000474 <Error_Handler>
}
 c000470:	bd08      	pop	{r3, pc}
	...

0c000474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 c000474:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 c000476:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(MB1_RX_GPIO_Port, MB1_RX_Pin);
 c000478:	4c04      	ldr	r4, [pc, #16]	; (c00048c <Error_Handler+0x18>)
 c00047a:	4620      	mov	r0, r4
 c00047c:	2108      	movs	r1, #8
 c00047e:	f000 fd1a 	bl	c000eb6 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 c000482:	20c8      	movs	r0, #200	; 0xc8
 c000484:	f000 fbd0 	bl	c000c28 <HAL_Delay>
  while (1)
 c000488:	e7f7      	b.n	c00047a <Error_Handler+0x6>
 c00048a:	bf00      	nop
 c00048c:	52020000 	.word	0x52020000

0c000490 <SystemClock_Config>:
{
 c000490:	b500      	push	{lr}
 c000492:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 c000494:	2248      	movs	r2, #72	; 0x48
 c000496:	2100      	movs	r1, #0
 c000498:	a806      	add	r0, sp, #24
 c00049a:	f001 fb19 	bl	c001ad0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 c00049e:	2214      	movs	r2, #20
 c0004a0:	2100      	movs	r1, #0
 c0004a2:	a801      	add	r0, sp, #4
 c0004a4:	f001 fb14 	bl	c001ad0 <memset>
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 c0004a8:	2000      	movs	r0, #0
 c0004aa:	f000 fde7 	bl	c00107c <HAL_PWREx_ControlVoltageScaling>
 c0004ae:	b108      	cbz	r0, c0004b4 <SystemClock_Config+0x24>
    Error_Handler();
 c0004b0:	f7ff ffe0 	bl	c000474 <Error_Handler>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 c0004b4:	232a      	movs	r3, #42	; 0x2a
 c0004b6:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 c0004b8:	f44f 7380 	mov.w	r3, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 c0004bc:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 c0004be:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 c0004c0:	2301      	movs	r3, #1
  RCC_OscInitStruct.PLL.PLLN = 55;
 c0004c2:	2137      	movs	r1, #55	; 0x37
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 c0004c4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 55;
 c0004c8:	2204      	movs	r2, #4
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 c0004ca:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 55;
 c0004cc:	e9cd 2113 	strd	r2, r1, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 c0004d0:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 c0004d2:	2107      	movs	r1, #7
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 c0004d4:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 c0004d6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 c0004d8:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 c0004dc:	e9cd 1215 	strd	r1, r2, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 c0004e0:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 c0004e2:	f000 fea9 	bl	c001238 <HAL_RCC_OscConfig>
 c0004e6:	2800      	cmp	r0, #0
 c0004e8:	d1e2      	bne.n	c0004b0 <SystemClock_Config+0x20>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 c0004ea:	220f      	movs	r2, #15
 c0004ec:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 c0004ee:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 c0004f2:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 c0004f4:	2105      	movs	r1, #5
 c0004f6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 c0004f8:	e9cd 2301 	strd	r2, r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 c0004fc:	f001 f990 	bl	c001820 <HAL_RCC_ClockConfig>
 c000500:	2800      	cmp	r0, #0
 c000502:	d1d5      	bne.n	c0004b0 <SystemClock_Config+0x20>
}
 c000504:	b019      	add	sp, #100	; 0x64
 c000506:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0c00050c <main>:
	 SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c00050c:	4a22      	ldr	r2, [pc, #136]	; (c000598 <main+0x8c>)
{
 c00050e:	b508      	push	{r3, lr}
	 SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c000510:	6a53      	ldr	r3, [r2, #36]	; 0x24
 c000512:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 c000516:	6253      	str	r3, [r2, #36]	; 0x24
  HAL_Init();
 c000518:	f000 fb62 	bl	c000be0 <HAL_Init>
  SystemClock_Config();
 c00051c:	f7ff ffb8 	bl	c000490 <SystemClock_Config>
  MX_GTZC_S_Init();
 c000520:	f7ff ff62 	bl	c0003e8 <MX_GTZC_S_Init>
  MX_GPIO_Init();
 c000524:	f7ff fed6 	bl	c0002d4 <MX_GPIO_Init>
  MX_DMA_Init();
 c000528:	f7ff feb2 	bl	c000290 <MX_DMA_Init>
  MX_RTC_Init();
 c00052c:	f000 f83c 	bl	c0005a8 <MX_RTC_Init>
  MX_ICACHE_Init();
 c000530:	f7ff ff96 	bl	c000460 <MX_ICACHE_Init>
  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c000534:	4b19      	ldr	r3, [pc, #100]	; (c00059c <main+0x90>)
 c000536:	4a1a      	ldr	r2, [pc, #104]	; (c0005a0 <main+0x94>)
 c000538:	6093      	str	r3, [r2, #8]
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c00053a:	681b      	ldr	r3, [r3, #0]
 c00053c:	f383 8888 	msr	MSP_NS, r3
  NonSecure_ResetHandler();
 c000540:	4b18      	ldr	r3, [pc, #96]	; (c0005a4 <main+0x98>)
 c000542:	681c      	ldr	r4, [r3, #0]
 c000544:	0864      	lsrs	r4, r4, #1
 c000546:	0064      	lsls	r4, r4, #1
 c000548:	4620      	mov	r0, r4
 c00054a:	4621      	mov	r1, r4
 c00054c:	4622      	mov	r2, r4
 c00054e:	4623      	mov	r3, r4
 c000550:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000554:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000558:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00055c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000560:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000564:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000568:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00056c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000570:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000574:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000578:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00057c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000580:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000584:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000588:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00058c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000590:	f7ff fe50 	bl	c000234 <__gnu_cmse_nonsecure_call>
  while (1)
 c000594:	e7fe      	b.n	c000594 <main+0x88>
 c000596:	bf00      	nop
 c000598:	e000ed00 	.word	0xe000ed00
 c00059c:	08040000 	.word	0x08040000
 c0005a0:	e002ed00 	.word	0xe002ed00
 c0005a4:	08040004 	.word	0x08040004

0c0005a8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 c0005a8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_SecureStateTypeDef secureState = {0};
  RTC_PrivilegeStateTypeDef privilegeState = {0};
 c0005aa:	2218      	movs	r2, #24
  RTC_SecureStateTypeDef secureState = {0};
 c0005ac:	2400      	movs	r4, #0
{
 c0005ae:	b08c      	sub	sp, #48	; 0x30
  RTC_PrivilegeStateTypeDef privilegeState = {0};
 c0005b0:	4621      	mov	r1, r4
 c0005b2:	eb0d 0002 	add.w	r0, sp, r2
  RTC_SecureStateTypeDef secureState = {0};
 c0005b6:	9403      	str	r4, [sp, #12]
  RTC_PrivilegeStateTypeDef privilegeState = {0};
 c0005b8:	f001 fa8a 	bl	c001ad0 <memset>

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  secureState.rtcSecureFull = RTC_SECURE_FULL_NO;
  secureState.rtcNonSecureFeatures = RTC_NONSECURE_FEATURE_NONE|RTC_NONSECURE_FEATURE_ALRB
 c0005bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 c0005c0:	f246 030f 	movw	r3, #24591	; 0x600f
                              |RTC_NONSECURE_FEATURE_WUT|RTC_NONSECURE_FEATURE_INIT
                              |RTC_NONSECURE_FEATURE_CAL|RTC_NONSECURE_FEATURE_ALRA
                              |RTC_NONSECURE_FEATURE_TS;
  secureState.backupRegisterStartZone2 = RTC_BKP_DR0;
  secureState.backupRegisterStartZone3 = RTC_BKP_DR0;
  if (HAL_RTCEx_SecureModeSet(&hrtc, &secureState) != HAL_OK)
 c0005c4:	480b      	ldr	r0, [pc, #44]	; (c0005f4 <MX_RTC_Init+0x4c>)
 c0005c6:	a901      	add	r1, sp, #4
  secureState.rtcNonSecureFeatures = RTC_NONSECURE_FEATURE_NONE|RTC_NONSECURE_FEATURE_ALRB
 c0005c8:	e9cd 2301 	strd	r2, r3, [sp, #4]
  secureState.backupRegisterStartZone3 = RTC_BKP_DR0;
 c0005cc:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if (HAL_RTCEx_SecureModeSet(&hrtc, &secureState) != HAL_OK)
 c0005d0:	f001 fa2a 	bl	c001a28 <HAL_RTCEx_SecureModeSet>
 c0005d4:	b108      	cbz	r0, c0005da <MX_RTC_Init+0x32>
  {
    Error_Handler();
 c0005d6:	f7ff ff4d 	bl	c000474 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 c0005da:	4806      	ldr	r0, [pc, #24]	; (c0005f4 <MX_RTC_Init+0x4c>)
 c0005dc:	a906      	add	r1, sp, #24
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 c0005de:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 c0005e2:	9406      	str	r4, [sp, #24]
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 c0005e4:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 c0005e6:	f001 fa35 	bl	c001a54 <HAL_RTCEx_PrivilegeModeSet>
 c0005ea:	b108      	cbz	r0, c0005f0 <MX_RTC_Init+0x48>
  {
    Error_Handler();
 c0005ec:	f7ff ff42 	bl	c000474 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 c0005f0:	b00c      	add	sp, #48	; 0x30
 c0005f2:	bd10      	pop	{r4, pc}
 c0005f4:	30000030 	.word	0x30000030

0c0005f8 <__acle_se_SECURE_RegisterCallback>:
  * @param  func        pointer to non-secure function
  * @retval None
  */
CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
{
  if(func != NULL)
 c0005f8:	b111      	cbz	r1, c000600 <__acle_se_SECURE_RegisterCallback+0x8>
  {
    switch(CallbackId)
 c0005fa:	b3a8      	cbz	r0, c000668 <__acle_se_SECURE_RegisterCallback+0x70>
 c0005fc:	2801      	cmp	r0, #1
 c0005fe:	d036      	beq.n	c00066e <__acle_se_SECURE_RegisterCallback+0x76>
      default:
        /* unknown */
        break;
    }
  }
}
 c000600:	4670      	mov	r0, lr
 c000602:	4671      	mov	r1, lr
 c000604:	4672      	mov	r2, lr
 c000606:	4673      	mov	r3, lr
 c000608:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c00060c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000610:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000614:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000618:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c00061c:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000620:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c000624:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000628:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c00062c:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000630:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c000634:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000638:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c00063c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000640:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c000644:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000648:	f38e 8c00 	msr	CPSR_fs, lr
 c00064c:	b410      	push	{r4}
 c00064e:	eef1 ca10 	vmrs	ip, fpscr
 c000652:	f64f 7460 	movw	r4, #65376	; 0xff60
 c000656:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c00065a:	ea0c 0c04 	and.w	ip, ip, r4
 c00065e:	eee1 ca10 	vmsr	fpscr, ip
 c000662:	bc10      	pop	{r4}
 c000664:	46f4      	mov	ip, lr
 c000666:	4774      	bxns	lr
        pSecureFaultCallback = func;
 c000668:	4b02      	ldr	r3, [pc, #8]	; (c000674 <__acle_se_SECURE_RegisterCallback+0x7c>)
        pSecureErrorCallback = func;
 c00066a:	6019      	str	r1, [r3, #0]
}
 c00066c:	e7c8      	b.n	c000600 <__acle_se_SECURE_RegisterCallback+0x8>
        pSecureErrorCallback = func;
 c00066e:	4b02      	ldr	r3, [pc, #8]	; (c000678 <__acle_se_SECURE_RegisterCallback+0x80>)
 c000670:	e7fb      	b.n	c00066a <__acle_se_SECURE_RegisterCallback+0x72>
 c000672:	bf00      	nop
 c000674:	3000002c 	.word	0x3000002c
 c000678:	30000028 	.word	0x30000028

0c00067c <__acle_se_SECURE_LEDToggle_RED>:

/**
  * @}
  */
CMSE_NS_ENTRY/*secureportNON_SECURE_CALLABLE*/ void SECURE_LEDToggle_RED(void)
{
 c00067c:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(MB1_RX_GPIO_Port, MB1_RX_Pin);
 c00067e:	2108      	movs	r1, #8
 c000680:	481c      	ldr	r0, [pc, #112]	; (c0006f4 <__acle_se_SECURE_LEDToggle_RED+0x78>)
 c000682:	f000 fc18 	bl	c000eb6 <HAL_GPIO_TogglePin>
}
 c000686:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c00068a:	4670      	mov	r0, lr
 c00068c:	4671      	mov	r1, lr
 c00068e:	4672      	mov	r2, lr
 c000690:	4673      	mov	r3, lr
 c000692:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000696:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c00069a:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00069e:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0006a2:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0006a6:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0006aa:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0006ae:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0006b2:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0006b6:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0006ba:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0006be:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0006c2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0006c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0006ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0006ce:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0006d2:	f38e 8c00 	msr	CPSR_fs, lr
 c0006d6:	b410      	push	{r4}
 c0006d8:	eef1 ca10 	vmrs	ip, fpscr
 c0006dc:	f64f 7460 	movw	r4, #65376	; 0xff60
 c0006e0:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c0006e4:	ea0c 0c04 	and.w	ip, ip, r4
 c0006e8:	eee1 ca10 	vmsr	fpscr, ip
 c0006ec:	bc10      	pop	{r4}
 c0006ee:	46f4      	mov	ip, lr
 c0006f0:	4774      	bxns	lr
 c0006f2:	bf00      	nop
 c0006f4:	52020000 	.word	0x52020000

0c0006f8 <__acle_se_SECURE_LED_RED>:

CMSE_NS_ENTRY/*secureportNON_SECURE_CALLABLE*/ void SECURE_LED_RED(bool onoff)
{
 c0006f8:	b508      	push	{r3, lr}
 c0006fa:	4602      	mov	r2, r0
	HAL_GPIO_WritePin(MB1_RX_GPIO_Port, MB1_RX_Pin, onoff);
 c0006fc:	2108      	movs	r1, #8
 c0006fe:	481c      	ldr	r0, [pc, #112]	; (c000770 <__acle_se_SECURE_LED_RED+0x78>)
 c000700:	f000 fbd4 	bl	c000eac <HAL_GPIO_WritePin>
}
 c000704:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c000708:	4670      	mov	r0, lr
 c00070a:	4671      	mov	r1, lr
 c00070c:	4672      	mov	r2, lr
 c00070e:	4673      	mov	r3, lr
 c000710:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000714:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000718:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00071c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000720:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000724:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000728:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00072c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000730:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000734:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000738:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00073c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000740:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000744:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000748:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00074c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000750:	f38e 8c00 	msr	CPSR_fs, lr
 c000754:	b410      	push	{r4}
 c000756:	eef1 ca10 	vmrs	ip, fpscr
 c00075a:	f64f 7460 	movw	r4, #65376	; 0xff60
 c00075e:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c000762:	ea0c 0c04 	and.w	ip, ip, r4
 c000766:	eee1 ca10 	vmsr	fpscr, ip
 c00076a:	bc10      	pop	{r4}
 c00076c:	46f4      	mov	ip, lr
 c00076e:	4774      	bxns	lr
 c000770:	52020000 	.word	0x52020000

0c000774 <__acle_se_SECURE_LEDToggle_YELLOW>:

CMSE_NS_ENTRY/*secureportNON_SECURE_CALLABLE*/ void SECURE_LEDToggle_YELLOW(void)
{
 c000774:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(MB1_TX_GPIO_Port, MB1_TX_Pin);
 c000776:	2104      	movs	r1, #4
 c000778:	481c      	ldr	r0, [pc, #112]	; (c0007ec <__acle_se_SECURE_LEDToggle_YELLOW+0x78>)
 c00077a:	f000 fb9c 	bl	c000eb6 <HAL_GPIO_TogglePin>
}
 c00077e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c000782:	4670      	mov	r0, lr
 c000784:	4671      	mov	r1, lr
 c000786:	4672      	mov	r2, lr
 c000788:	4673      	mov	r3, lr
 c00078a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c00078e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000792:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000796:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c00079a:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c00079e:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0007a2:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0007a6:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0007aa:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0007ae:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0007b2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0007b6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0007ba:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0007be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0007c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0007c6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0007ca:	f38e 8c00 	msr	CPSR_fs, lr
 c0007ce:	b410      	push	{r4}
 c0007d0:	eef1 ca10 	vmrs	ip, fpscr
 c0007d4:	f64f 7460 	movw	r4, #65376	; 0xff60
 c0007d8:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c0007dc:	ea0c 0c04 	and.w	ip, ip, r4
 c0007e0:	eee1 ca10 	vmsr	fpscr, ip
 c0007e4:	bc10      	pop	{r4}
 c0007e6:	46f4      	mov	ip, lr
 c0007e8:	4774      	bxns	lr
 c0007ea:	bf00      	nop
 c0007ec:	52020000 	.word	0x52020000

0c0007f0 <__acle_se_SECURE_LED_YELLOW>:

CMSE_NS_ENTRY/*secureportNON_SECURE_CALLABLE*/ void SECURE_LED_YELLOW(bool onoff)
{
 c0007f0:	b508      	push	{r3, lr}
 c0007f2:	4602      	mov	r2, r0
	HAL_GPIO_WritePin(MB1_TX_GPIO_Port, MB1_TX_Pin, onoff);
 c0007f4:	2104      	movs	r1, #4
 c0007f6:	481c      	ldr	r0, [pc, #112]	; (c000868 <__acle_se_SECURE_LED_YELLOW+0x78>)
 c0007f8:	f000 fb58 	bl	c000eac <HAL_GPIO_WritePin>
}
 c0007fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c000800:	4670      	mov	r0, lr
 c000802:	4671      	mov	r1, lr
 c000804:	4672      	mov	r2, lr
 c000806:	4673      	mov	r3, lr
 c000808:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c00080c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000810:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000814:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000818:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c00081c:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000820:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c000824:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000828:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c00082c:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000830:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c000834:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000838:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c00083c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000840:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c000844:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000848:	f38e 8c00 	msr	CPSR_fs, lr
 c00084c:	b410      	push	{r4}
 c00084e:	eef1 ca10 	vmrs	ip, fpscr
 c000852:	f64f 7460 	movw	r4, #65376	; 0xff60
 c000856:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c00085a:	ea0c 0c04 	and.w	ip, ip, r4
 c00085e:	eee1 ca10 	vmsr	fpscr, ip
 c000862:	bc10      	pop	{r4}
 c000864:	46f4      	mov	ip, lr
 c000866:	4774      	bxns	lr
 c000868:	52020000 	.word	0x52020000

0c00086c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c00086c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c00086e:	4b1c      	ldr	r3, [pc, #112]	; (c0008e0 <HAL_MspInit+0x74>)

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c000870:	2008      	movs	r0, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c000872:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 c000874:	f042 0201 	orr.w	r2, r2, #1
 c000878:	661a      	str	r2, [r3, #96]	; 0x60
 c00087a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 c00087c:	f002 0201 	and.w	r2, r2, #1
 c000880:	9201      	str	r2, [sp, #4]
 c000882:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 c000884:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 c000886:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 c00088a:	659a      	str	r2, [r3, #88]	; 0x58
 c00088c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 c00088e:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 c000892:	9202      	str	r2, [sp, #8]
 c000894:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c000896:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c000898:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 c00089c:	649a      	str	r2, [r3, #72]	; 0x48
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c00089e:	2200      	movs	r2, #0
  __HAL_RCC_GTZC_CLK_ENABLE();
 c0008a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c0008a2:	4611      	mov	r1, r2
  __HAL_RCC_GTZC_CLK_ENABLE();
 c0008a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c0008a8:	9303      	str	r3, [sp, #12]
 c0008aa:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c0008ac:	f000 f9e0 	bl	c000c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(GTZC_IRQn);
 c0008b0:	2008      	movs	r0, #8
 c0008b2:	f000 fa0d 	bl	c000cd0 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 c0008b6:	2200      	movs	r2, #0
 c0008b8:	205f      	movs	r0, #95	; 0x5f
 c0008ba:	4611      	mov	r1, r2
 c0008bc:	f000 f9d8 	bl	c000c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 c0008c0:	205f      	movs	r0, #95	; 0x5f
 c0008c2:	f000 fa05 	bl	c000cd0 <HAL_NVIC_EnableIRQ>
  /* ICACHE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ICACHE_IRQn, 0, 0);
 c0008c6:	2200      	movs	r2, #0
 c0008c8:	206b      	movs	r0, #107	; 0x6b
 c0008ca:	4611      	mov	r1, r2
 c0008cc:	f000 f9d0 	bl	c000c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ICACHE_IRQn);
 c0008d0:	206b      	movs	r0, #107	; 0x6b
 c0008d2:	f000 f9fd 	bl	c000cd0 <HAL_NVIC_EnableIRQ>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c0008d6:	b005      	add	sp, #20
 c0008d8:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 c0008dc:	f000 bbb6 	b.w	c00104c <HAL_PWREx_DisableUCPDDeadBattery>
 c0008e0:	50021000 	.word	0x50021000

0c0008e4 <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 c0008e4:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 c0008e8:	4905      	ldr	r1, [pc, #20]	; (c000900 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 c0008ea:	4b06      	ldr	r3, [pc, #24]	; (c000904 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 c0008ec:	68ca      	ldr	r2, [r1, #12]
 c0008ee:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 c0008f2:	4313      	orrs	r3, r2
 c0008f4:	60cb      	str	r3, [r1, #12]
 c0008f6:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 c0008fa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 c0008fc:	e7fd      	b.n	c0008fa <__NVIC_SystemReset+0x16>
 c0008fe:	bf00      	nop
 c000900:	e000ed00 	.word	0xe000ed00
 c000904:	05fa0004 	.word	0x05fa0004

0c000908 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 c000908:	e7fe      	b.n	c000908 <NMI_Handler>

0c00090a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 c00090a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */
	NVIC_SystemReset();
 c00090c:	f7ff ffea 	bl	c0008e4 <__NVIC_SystemReset>

0c000910 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c000910:	e7fe      	b.n	c000910 <MemManage_Handler>

0c000912 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c000912:	e7fe      	b.n	c000912 <BusFault_Handler>

0c000914 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c000914:	e7fe      	b.n	c000914 <UsageFault_Handler>

0c000916 <SecureFault_Handler>:
 c000916:	b508      	push	{r3, lr}
 c000918:	f7ff ffe4 	bl	c0008e4 <__NVIC_SystemReset>

0c00091c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 c00091c:	4770      	bx	lr

0c00091e <DebugMon_Handler>:
 c00091e:	4770      	bx	lr

0c000920 <PendSV_Handler>:
 c000920:	4770      	bx	lr

0c000922 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c000922:	f000 b96f 	b.w	c000c04 <HAL_IncTick>

0c000926 <GTZC_IRQHandler>:
void GTZC_IRQHandler(void)
{
  /* USER CODE BEGIN GTZC_IRQn 0 */

  /* USER CODE END GTZC_IRQn 0 */
  HAL_GTZC_IRQHandler();
 c000926:	f000 bb25 	b.w	c000f74 <HAL_GTZC_IRQHandler>

0c00092a <FPU_IRQHandler>:
 c00092a:	4770      	bx	lr

0c00092c <ICACHE_IRQHandler>:
void ICACHE_IRQHandler(void)
{
  /* USER CODE BEGIN ICACHE_IRQn 0 */

  /* USER CODE END ICACHE_IRQn 0 */
  HAL_ICACHE_IRQHandler();
 c00092c:	f000 bb68 	b.w	c001000 <HAL_ICACHE_IRQHandler>

0c000930 <SystemInit>:
{

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c000930:	2200      	movs	r2, #0
 c000932:	4b2d      	ldr	r3, [pc, #180]	; (c0009e8 <SystemInit+0xb8>)
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c000934:	492d      	ldr	r1, [pc, #180]	; (c0009ec <SystemInit+0xbc>)
    SAU_INIT_REGION(0);
 c000936:	609a      	str	r2, [r3, #8]
 c000938:	4a2d      	ldr	r2, [pc, #180]	; (c0009f0 <SystemInit+0xc0>)
  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c00093a:	f04f 40c0 	mov.w	r0, #1610612736	; 0x60000000
    SAU_INIT_REGION(0);
 c00093e:	60da      	str	r2, [r3, #12]
 c000940:	f502 52ff 	add.w	r2, r2, #8160	; 0x1fe0
 c000944:	3203      	adds	r2, #3
 c000946:	611a      	str	r2, [r3, #16]
    SAU_INIT_REGION(1);
 c000948:	2201      	movs	r2, #1
 c00094a:	609a      	str	r2, [r3, #8]
 c00094c:	60d9      	str	r1, [r3, #12]
 c00094e:	f501 317f 	add.w	r1, r1, #261120	; 0x3fc00
 c000952:	f201 31e1 	addw	r1, r1, #993	; 0x3e1
 c000956:	6119      	str	r1, [r3, #16]
    SAU_INIT_REGION(2);
 c000958:	2102      	movs	r1, #2
 c00095a:	6099      	str	r1, [r3, #8]
 c00095c:	4925      	ldr	r1, [pc, #148]	; (c0009f4 <SystemInit+0xc4>)
 c00095e:	60d9      	str	r1, [r3, #12]
 c000960:	f501 311f 	add.w	r1, r1, #162816	; 0x27c00
 c000964:	f201 31e1 	addw	r1, r1, #993	; 0x3e1
 c000968:	6119      	str	r1, [r3, #16]
    SAU_INIT_REGION(3);
 c00096a:	2103      	movs	r1, #3
 c00096c:	6099      	str	r1, [r3, #8]
 c00096e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 c000972:	60d9      	str	r1, [r3, #12]
 c000974:	4920      	ldr	r1, [pc, #128]	; (c0009f8 <SystemInit+0xc8>)
 c000976:	6119      	str	r1, [r3, #16]
    SAU_INIT_REGION(4);
 c000978:	2104      	movs	r1, #4
 c00097a:	6099      	str	r1, [r3, #8]
 c00097c:	60d8      	str	r0, [r3, #12]
 c00097e:	481f      	ldr	r0, [pc, #124]	; (c0009fc <SystemInit+0xcc>)
 c000980:	6118      	str	r0, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c000982:	2005      	movs	r0, #5
 c000984:	6098      	str	r0, [r3, #8]
 c000986:	481e      	ldr	r0, [pc, #120]	; (c000a00 <SystemInit+0xd0>)
 c000988:	60d8      	str	r0, [r3, #12]
 c00098a:	f500 30c7 	add.w	r0, r0, #101888	; 0x18e00
 c00098e:	f200 10e1 	addw	r0, r0, #481	; 0x1e1
 c000992:	6118      	str	r0, [r3, #16]
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c000994:	601a      	str	r2, [r3, #0]
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c000996:	4a1b      	ldr	r2, [pc, #108]	; (c000a04 <SystemInit+0xd4>)
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c000998:	481b      	ldr	r0, [pc, #108]	; (c000a08 <SystemInit+0xd8>)
    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c00099a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 c00099e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 c0009a2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c0009a6:	6843      	ldr	r3, [r0, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c0009a8:	f023 53e0 	bic.w	r3, r3, #469762048	; 0x1c000000
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c0009ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c0009b0:	6043      	str	r3, [r0, #4]
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c0009b2:	4b16      	ldr	r3, [pc, #88]	; (c000a0c <SystemInit+0xdc>)
 c0009b4:	f8c3 1280 	str.w	r1, [r3, #640]	; 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c0009b8:	4915      	ldr	r1, [pc, #84]	; (c000a10 <SystemInit+0xe0>)
 c0009ba:	f8c3 1284 	str.w	r1, [r3, #644]	; 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c0009be:	4915      	ldr	r1, [pc, #84]	; (c000a14 <SystemInit+0xe4>)
 c0009c0:	f8c3 1288 	str.w	r1, [r3, #648]	; 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c0009c4:	2108      	movs	r1, #8
 c0009c6:	f8c3 128c 	str.w	r1, [r3, #652]	; 0x28c
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c0009ca:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 c0009ce:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c0009d2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c0009d6:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 c0009da:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 c0009de:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c0009e2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 c0009e6:	4770      	bx	lr
 c0009e8:	e000edd0 	.word	0xe000edd0
 c0009ec:	08040000 	.word	0x08040000
 c0009f0:	0c03e000 	.word	0x0c03e000
 c0009f4:	20018000 	.word	0x20018000
 c0009f8:	4fffffe1 	.word	0x4fffffe1
 c0009fc:	9fffffe1 	.word	0x9fffffe1
 c000a00:	0bf90000 	.word	0x0bf90000
 c000a04:	e000ed00 	.word	0xe000ed00
 c000a08:	e000ef30 	.word	0xe000ef30
 c000a0c:	e000e100 	.word	0xe000e100
 c000a10:	89821e26 	.word	0x89821e26
 c000a14:	c0260004 	.word	0xc0260004

0c000a18 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c000a18:	4a25      	ldr	r2, [pc, #148]	; (c000ab0 <SystemCoreClockUpdate+0x98>)
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 c000a1a:	4926      	ldr	r1, [pc, #152]	; (c000ab4 <SystemCoreClockUpdate+0x9c>)
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c000a1c:	6813      	ldr	r3, [r2, #0]
{
 c000a1e:	b510      	push	{r4, lr}
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c000a20:	071b      	lsls	r3, r3, #28
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c000a22:	bf54      	ite	pl
 c000a24:	f8d2 3094 	ldrpl.w	r3, [r2, #148]	; 0x94
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c000a28:	6813      	ldrmi	r3, [r2, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c000a2a:	6890      	ldr	r0, [r2, #8]
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c000a2c:	bf58      	it	pl
 c000a2e:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c000a32:	f000 000c 	and.w	r0, r0, #12
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c000a36:	bf48      	it	mi
 c000a38:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c000a3c:	2808      	cmp	r0, #8
  msirange = MSIRangeTable[msirange];
 c000a3e:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c000a42:	491d      	ldr	r1, [pc, #116]	; (c000ab8 <SystemCoreClockUpdate+0xa0>)
 c000a44:	d00f      	beq.n	c000a66 <SystemCoreClockUpdate+0x4e>
 c000a46:	280c      	cmp	r0, #12
 c000a48:	d00f      	beq.n	c000a6a <SystemCoreClockUpdate+0x52>
 c000a4a:	2804      	cmp	r0, #4
 c000a4c:	d12e      	bne.n	c000aac <SystemCoreClockUpdate+0x94>
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
      break;

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 c000a4e:	4b1b      	ldr	r3, [pc, #108]	; (c000abc <SystemCoreClockUpdate+0xa4>)
          pllvco = (msirange / pllm);
          break;
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
      SystemCoreClock = pllvco/pllr;
 c000a50:	600b      	str	r3, [r1, #0]
      SystemCoreClock = msirange;
      break;
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c000a52:	4b17      	ldr	r3, [pc, #92]	; (c000ab0 <SystemCoreClockUpdate+0x98>)
 c000a54:	4a1a      	ldr	r2, [pc, #104]	; (c000ac0 <SystemCoreClockUpdate+0xa8>)
 c000a56:	689b      	ldr	r3, [r3, #8]
 c000a58:	f3c3 1303 	ubfx	r3, r3, #4, #4
 c000a5c:	5cd2      	ldrb	r2, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c000a5e:	680b      	ldr	r3, [r1, #0]
 c000a60:	40d3      	lsrs	r3, r2
 c000a62:	600b      	str	r3, [r1, #0]
}
 c000a64:	bd10      	pop	{r4, pc}
      SystemCoreClock = HSE_VALUE;
 c000a66:	4b17      	ldr	r3, [pc, #92]	; (c000ac4 <SystemCoreClockUpdate+0xac>)
 c000a68:	e7f2      	b.n	c000a50 <SystemCoreClockUpdate+0x38>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c000a6a:	68d0      	ldr	r0, [r2, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c000a6c:	68d3      	ldr	r3, [r2, #12]
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c000a6e:	f000 0003 	and.w	r0, r0, #3
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c000a72:	f3c3 1303 	ubfx	r3, r3, #4, #4
 c000a76:	2802      	cmp	r0, #2
 c000a78:	f103 0301 	add.w	r3, r3, #1
      switch (pllsource)
 c000a7c:	d004      	beq.n	c000a88 <SystemCoreClockUpdate+0x70>
 c000a7e:	2803      	cmp	r0, #3
 c000a80:	d012      	beq.n	c000aa8 <SystemCoreClockUpdate+0x90>
          pllvco = (msirange / pllm);
 c000a82:	fbb4 f3f3 	udiv	r3, r4, r3
          break;
 c000a86:	e002      	b.n	c000a8e <SystemCoreClockUpdate+0x76>
          pllvco = (HSI_VALUE / pllm);
 c000a88:	4a0c      	ldr	r2, [pc, #48]	; (c000abc <SystemCoreClockUpdate+0xa4>)
          pllvco = (HSE_VALUE / pllm);
 c000a8a:	fbb2 f3f3 	udiv	r3, r2, r3
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c000a8e:	4a08      	ldr	r2, [pc, #32]	; (c000ab0 <SystemCoreClockUpdate+0x98>)
 c000a90:	68d0      	ldr	r0, [r2, #12]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c000a92:	68d2      	ldr	r2, [r2, #12]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c000a94:	f3c0 2006 	ubfx	r0, r0, #8, #7
 c000a98:	4343      	muls	r3, r0
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c000a9a:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c000a9e:	3201      	adds	r2, #1
 c000aa0:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllr;
 c000aa2:	fbb3 f3f2 	udiv	r3, r3, r2
 c000aa6:	e7d3      	b.n	c000a50 <SystemCoreClockUpdate+0x38>
          pllvco = (HSE_VALUE / pllm);
 c000aa8:	4a06      	ldr	r2, [pc, #24]	; (c000ac4 <SystemCoreClockUpdate+0xac>)
 c000aaa:	e7ee      	b.n	c000a8a <SystemCoreClockUpdate+0x72>
      SystemCoreClock = msirange;
 c000aac:	600c      	str	r4, [r1, #0]
      break;
 c000aae:	e7d0      	b.n	c000a52 <SystemCoreClockUpdate+0x3a>
 c000ab0:	50021000 	.word	0x50021000
 c000ab4:	0c001b08 	.word	0x0c001b08
 c000ab8:	30000000 	.word	0x30000000
 c000abc:	00f42400 	.word	0x00f42400
 c000ac0:	0c001af8 	.word	0x0c001af8
 c000ac4:	007a1200 	.word	0x007a1200

0c000ac8 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c000ac8:	b508      	push	{r3, lr}
  SystemCoreClockUpdate();
 c000aca:	f7ff ffa5 	bl	c000a18 <SystemCoreClockUpdate>
  
  return SystemCoreClock;
}
 c000ace:	4b1b      	ldr	r3, [pc, #108]	; (c000b3c <__acle_se_SECURE_SystemCoreClockUpdate+0x74>)
 c000ad0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000ad4:	6818      	ldr	r0, [r3, #0]
 c000ad6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000ada:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c000ade:	4671      	mov	r1, lr
 c000ae0:	4672      	mov	r2, lr
 c000ae2:	4673      	mov	r3, lr
 c000ae4:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000ae8:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000aec:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000af0:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000af4:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c000af8:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000afc:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000b00:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000b04:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c000b08:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000b0c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000b10:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000b14:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c000b18:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000b1c:	f38e 8c00 	msr	CPSR_fs, lr
 c000b20:	b410      	push	{r4}
 c000b22:	eef1 ca10 	vmrs	ip, fpscr
 c000b26:	f64f 7460 	movw	r4, #65376	; 0xff60
 c000b2a:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c000b2e:	ea0c 0c04 	and.w	ip, ip, r4
 c000b32:	eee1 ca10 	vmsr	fpscr, ip
 c000b36:	bc10      	pop	{r4}
 c000b38:	46f4      	mov	ip, lr
 c000b3a:	4774      	bxns	lr
 c000b3c:	30000000 	.word	0x30000000

0c000b40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 c000b40:	f8df d034 	ldr.w	sp, [pc, #52]	; c000b78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 c000b44:	f7ff fef4 	bl	c000930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c000b48:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c000b4a:	e003      	b.n	c000b54 <LoopCopyDataInit>

0c000b4c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c000b4c:	4b0b      	ldr	r3, [pc, #44]	; (c000b7c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c000b4e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c000b50:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c000b52:	3104      	adds	r1, #4

0c000b54 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c000b54:	480a      	ldr	r0, [pc, #40]	; (c000b80 <LoopForever+0xa>)
	ldr	r3, =_edata
 c000b56:	4b0b      	ldr	r3, [pc, #44]	; (c000b84 <LoopForever+0xe>)
	adds	r2, r0, r1
 c000b58:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c000b5a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c000b5c:	d3f6      	bcc.n	c000b4c <CopyDataInit>
	ldr	r2, =_sbss
 c000b5e:	4a0a      	ldr	r2, [pc, #40]	; (c000b88 <LoopForever+0x12>)
	b	LoopFillZerobss
 c000b60:	e002      	b.n	c000b68 <LoopFillZerobss>

0c000b62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c000b62:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c000b64:	f842 3b04 	str.w	r3, [r2], #4

0c000b68 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c000b68:	4b08      	ldr	r3, [pc, #32]	; (c000b8c <LoopForever+0x16>)
	cmp	r2, r3
 c000b6a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c000b6c:	d3f9      	bcc.n	c000b62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 c000b6e:	f000 ff8b 	bl	c001a88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c000b72:	f7ff fccb 	bl	c00050c <main>

0c000b76 <LoopForever>:

LoopForever:
    b LoopForever
 c000b76:	e7fe      	b.n	c000b76 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c000b78:	30018000 	.word	0x30018000
	ldr	r3, =_sidata
 c000b7c:	0c001b50 	.word	0x0c001b50
	ldr	r0, =_sdata
 c000b80:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c000b84:	3000000c 	.word	0x3000000c
	ldr	r2, =_sbss
 c000b88:	3000000c 	.word	0x3000000c
	ldr	r3, = _ebss
 c000b8c:	300000a8 	.word	0x300000a8

0c000b90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c000b90:	e7fe      	b.n	c000b90 <ADC1_2_IRQHandler>
	...

0c000b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c000b94:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c000b96:	4b0f      	ldr	r3, [pc, #60]	; (c000bd4 <HAL_InitTick+0x40>)
{
 c000b98:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 c000b9a:	7818      	ldrb	r0, [r3, #0]
 c000b9c:	b908      	cbnz	r0, c000ba2 <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 c000b9e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 c000ba0:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c000ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 c000ba6:	fbb3 f3f0 	udiv	r3, r3, r0
 c000baa:	4a0b      	ldr	r2, [pc, #44]	; (c000bd8 <HAL_InitTick+0x44>)
 c000bac:	6810      	ldr	r0, [r2, #0]
 c000bae:	fbb0 f0f3 	udiv	r0, r0, r3
 c000bb2:	f000 f89b 	bl	c000cec <HAL_SYSTICK_Config>
 c000bb6:	4604      	mov	r4, r0
 c000bb8:	2800      	cmp	r0, #0
 c000bba:	d1f0      	bne.n	c000b9e <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c000bbc:	2d07      	cmp	r5, #7
 c000bbe:	d8ee      	bhi.n	c000b9e <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c000bc0:	4602      	mov	r2, r0
 c000bc2:	4629      	mov	r1, r5
 c000bc4:	f04f 30ff 	mov.w	r0, #4294967295
 c000bc8:	f000 f852 	bl	c000c70 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c000bcc:	4b03      	ldr	r3, [pc, #12]	; (c000bdc <HAL_InitTick+0x48>)
 c000bce:	4620      	mov	r0, r4
 c000bd0:	601d      	str	r5, [r3, #0]
  return status;
 c000bd2:	e7e5      	b.n	c000ba0 <HAL_InitTick+0xc>
 c000bd4:	30000004 	.word	0x30000004
 c000bd8:	30000000 	.word	0x30000000
 c000bdc:	30000008 	.word	0x30000008

0c000be0 <HAL_Init>:
{
 c000be0:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c000be2:	2004      	movs	r0, #4
 c000be4:	f000 f832 	bl	c000c4c <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClockUpdate();
 c000be8:	f7ff ff16 	bl	c000a18 <SystemCoreClockUpdate>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c000bec:	2000      	movs	r0, #0
 c000bee:	f7ff ffd1 	bl	c000b94 <HAL_InitTick>
 c000bf2:	4604      	mov	r4, r0
 c000bf4:	b918      	cbnz	r0, c000bfe <HAL_Init+0x1e>
    HAL_MspInit();
 c000bf6:	f7ff fe39 	bl	c00086c <HAL_MspInit>
}
 c000bfa:	4620      	mov	r0, r4
 c000bfc:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 c000bfe:	2401      	movs	r4, #1
 c000c00:	e7fb      	b.n	c000bfa <HAL_Init+0x1a>
	...

0c000c04 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 c000c04:	4a03      	ldr	r2, [pc, #12]	; (c000c14 <HAL_IncTick+0x10>)
 c000c06:	4b04      	ldr	r3, [pc, #16]	; (c000c18 <HAL_IncTick+0x14>)
 c000c08:	6811      	ldr	r1, [r2, #0]
 c000c0a:	781b      	ldrb	r3, [r3, #0]
 c000c0c:	440b      	add	r3, r1
 c000c0e:	6013      	str	r3, [r2, #0]
}
 c000c10:	4770      	bx	lr
 c000c12:	bf00      	nop
 c000c14:	300000a4 	.word	0x300000a4
 c000c18:	30000004 	.word	0x30000004

0c000c1c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 c000c1c:	4b01      	ldr	r3, [pc, #4]	; (c000c24 <HAL_GetTick+0x8>)
 c000c1e:	6818      	ldr	r0, [r3, #0]
}
 c000c20:	4770      	bx	lr
 c000c22:	bf00      	nop
 c000c24:	300000a4 	.word	0x300000a4

0c000c28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 c000c28:	b538      	push	{r3, r4, r5, lr}
 c000c2a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 c000c2c:	f7ff fff6 	bl	c000c1c <HAL_GetTick>
 c000c30:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 c000c32:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 c000c34:	bf1e      	ittt	ne
 c000c36:	4b04      	ldrne	r3, [pc, #16]	; (c000c48 <HAL_Delay+0x20>)
 c000c38:	781b      	ldrbne	r3, [r3, #0]
 c000c3a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 c000c3c:	f7ff ffee 	bl	c000c1c <HAL_GetTick>
 c000c40:	1b43      	subs	r3, r0, r5
 c000c42:	42a3      	cmp	r3, r4
 c000c44:	d3fa      	bcc.n	c000c3c <HAL_Delay+0x14>
  {
  }
}
 c000c46:	bd38      	pop	{r3, r4, r5, pc}
 c000c48:	30000004 	.word	0x30000004

0c000c4c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c000c4c:	4907      	ldr	r1, [pc, #28]	; (c000c6c <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c000c4e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c000c50:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c000c52:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c000c56:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 c000c5a:	0412      	lsls	r2, r2, #16
 c000c5c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c000c5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c000c60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 c000c64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 c000c68:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 c000c6a:	4770      	bx	lr
 c000c6c:	e000ed00 	.word	0xe000ed00

0c000c70 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c000c70:	4b15      	ldr	r3, [pc, #84]	; (c000cc8 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c000c72:	b530      	push	{r4, r5, lr}
 c000c74:	68dc      	ldr	r4, [r3, #12]
 c000c76:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c000c7a:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c000c7e:	1ce3      	adds	r3, r4, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c000c80:	2d03      	cmp	r5, #3
 c000c82:	bf28      	it	cs
 c000c84:	2503      	movcs	r5, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c000c86:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c000c88:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c000c8c:	bf94      	ite	ls
 c000c8e:	2400      	movls	r4, #0
 c000c90:	3c04      	subhi	r4, #4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c000c92:	fa03 f505 	lsl.w	r5, r3, r5
 c000c96:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c000c9a:	40a3      	lsls	r3, r4
 c000c9c:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c000ca0:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 c000ca2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c000ca4:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000ca8:	bfac      	ite	ge
 c000caa:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cae:	4a07      	ldrlt	r2, [pc, #28]	; (c000ccc <HAL_NVIC_SetPriority+0x5c>)
 c000cb0:	ea4f 1343 	mov.w	r3, r3, lsl #5
 c000cb4:	b2db      	uxtb	r3, r3
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cb6:	bfab      	itete	ge
 c000cb8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cbc:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cc0:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cc4:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 c000cc6:	bd30      	pop	{r4, r5, pc}
 c000cc8:	e000ed00 	.word	0xe000ed00
 c000ccc:	e000ed14 	.word	0xe000ed14

0c000cd0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c000cd0:	2800      	cmp	r0, #0
 c000cd2:	db08      	blt.n	c000ce6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c000cd4:	2301      	movs	r3, #1
 c000cd6:	0942      	lsrs	r2, r0, #5
 c000cd8:	f000 001f 	and.w	r0, r0, #31
 c000cdc:	fa03 f000 	lsl.w	r0, r3, r0
 c000ce0:	4b01      	ldr	r3, [pc, #4]	; (c000ce8 <HAL_NVIC_EnableIRQ+0x18>)
 c000ce2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 c000ce6:	4770      	bx	lr
 c000ce8:	e000e100 	.word	0xe000e100

0c000cec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c000cec:	3801      	subs	r0, #1
 c000cee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 c000cf2:	d20a      	bcs.n	c000d0a <HAL_SYSTICK_Config+0x1e>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cf4:	21e0      	movs	r1, #224	; 0xe0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c000cf6:	4b06      	ldr	r3, [pc, #24]	; (c000d10 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cf8:	4a06      	ldr	r2, [pc, #24]	; (c000d14 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c000cfa:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cfc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c000d00:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c000d02:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c000d04:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c000d06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c000d08:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 c000d0a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 c000d0c:	4770      	bx	lr
 c000d0e:	bf00      	nop
 c000d10:	e000e010 	.word	0xe000e010
 c000d14:	e000ed00 	.word	0xe000ed00

0c000d18 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0U;
 c000d18:	2300      	movs	r3, #0
{
 c000d1a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
        EXTI->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 c000d1e:	4c5f      	ldr	r4, [pc, #380]	; (c000e9c <HAL_GPIO_Init+0x184>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c000d20:	f8df 8180 	ldr.w	r8, [pc, #384]	; c000ea4 <HAL_GPIO_Init+0x18c>
 c000d24:	f8df 9180 	ldr.w	r9, [pc, #384]	; c000ea8 <HAL_GPIO_Init+0x190>
  while (((GPIO_Init->Pin) >> position) != 0U)
 c000d28:	680a      	ldr	r2, [r1, #0]
 c000d2a:	fa32 f503 	lsrs.w	r5, r2, r3
 c000d2e:	d101      	bne.n	c000d34 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 c000d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 c000d34:	f04f 0c01 	mov.w	ip, #1
 c000d38:	fa0c fc03 	lsl.w	ip, ip, r3
    if(iocurrent != 0U)
 c000d3c:	ea1c 0202 	ands.w	r2, ip, r2
 c000d40:	f000 809d 	beq.w	c000e7e <HAL_GPIO_Init+0x166>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c000d44:	2603      	movs	r6, #3
 c000d46:	684d      	ldr	r5, [r1, #4]
 c000d48:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 c000d4c:	f025 0a10 	bic.w	sl, r5, #16
 c000d50:	f10a 37ff 	add.w	r7, sl, #4294967295
 c000d54:	fa06 f60e 	lsl.w	r6, r6, lr
 c000d58:	2f01      	cmp	r7, #1
 c000d5a:	ea6f 0606 	mvn.w	r6, r6
 c000d5e:	d811      	bhi.n	c000d84 <HAL_GPIO_Init+0x6c>
        temp = GPIOx->OSPEEDR;
 c000d60:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c000d62:	ea07 0b06 	and.w	fp, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 c000d66:	68cf      	ldr	r7, [r1, #12]
 c000d68:	fa07 f70e 	lsl.w	r7, r7, lr
 c000d6c:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 c000d70:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 c000d72:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 c000d74:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 c000d78:	f3c5 1700 	ubfx	r7, r5, #4, #1
 c000d7c:	409f      	lsls	r7, r3
 c000d7e:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OTYPER = temp;
 c000d82:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 c000d84:	68c7      	ldr	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c000d86:	f1ba 0f02 	cmp.w	sl, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c000d8a:	ea07 0c06 	and.w	ip, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 c000d8e:	688f      	ldr	r7, [r1, #8]
 c000d90:	fa07 f70e 	lsl.w	r7, r7, lr
 c000d94:	ea47 070c 	orr.w	r7, r7, ip
      GPIOx->PUPDR = temp;
 c000d98:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c000d9a:	d116      	bne.n	c000dca <HAL_GPIO_Init+0xb2>
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c000d9c:	f04f 0c0f 	mov.w	ip, #15
        temp = GPIOx->AFR[position >> 3U];
 c000da0:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 c000da4:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c000da8:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 c000dac:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c000db0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 c000db4:	fa0c fc0b 	lsl.w	ip, ip, fp
 c000db8:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c000dbc:	690f      	ldr	r7, [r1, #16]
 c000dbe:	fa07 f70b 	lsl.w	r7, r7, fp
 c000dc2:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 c000dc6:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 c000dca:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c000dcc:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c000dce:	f005 0703 	and.w	r7, r5, #3
 c000dd2:	fa07 fe0e 	lsl.w	lr, r7, lr
 c000dd6:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 c000dda:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 c000ddc:	00ee      	lsls	r6, r5, #3
 c000dde:	d54e      	bpl.n	c000e7e <HAL_GPIO_Init+0x166>
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c000de0:	f04f 0c0f 	mov.w	ip, #15
 c000de4:	f023 0703 	bic.w	r7, r3, #3
 c000de8:	f107 47a0 	add.w	r7, r7, #1342177280	; 0x50000000
 c000dec:	f507 373d 	add.w	r7, r7, #193536	; 0x2f400
 c000df0:	f003 0e03 	and.w	lr, r3, #3
        temp = EXTI->EXTICR[position >> 2U];
 c000df4:	6e3e      	ldr	r6, [r7, #96]	; 0x60
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c000df6:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 c000dfa:	fa0c fc0e 	lsl.w	ip, ip, lr
 c000dfe:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c000e02:	4e27      	ldr	r6, [pc, #156]	; (c000ea0 <HAL_GPIO_Init+0x188>)
 c000e04:	42b0      	cmp	r0, r6
 c000e06:	d03c      	beq.n	c000e82 <HAL_GPIO_Init+0x16a>
 c000e08:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 c000e0c:	42b0      	cmp	r0, r6
 c000e0e:	d03a      	beq.n	c000e86 <HAL_GPIO_Init+0x16e>
 c000e10:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 c000e14:	42b0      	cmp	r0, r6
 c000e16:	d038      	beq.n	c000e8a <HAL_GPIO_Init+0x172>
 c000e18:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 c000e1c:	42b0      	cmp	r0, r6
 c000e1e:	d036      	beq.n	c000e8e <HAL_GPIO_Init+0x176>
 c000e20:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 c000e24:	42b0      	cmp	r0, r6
 c000e26:	d034      	beq.n	c000e92 <HAL_GPIO_Init+0x17a>
 c000e28:	4540      	cmp	r0, r8
 c000e2a:	d034      	beq.n	c000e96 <HAL_GPIO_Init+0x17e>
 c000e2c:	4548      	cmp	r0, r9
 c000e2e:	bf0c      	ite	eq
 c000e30:	2606      	moveq	r6, #6
 c000e32:	2607      	movne	r6, #7
 c000e34:	fa06 f60e 	lsl.w	r6, r6, lr
 c000e38:	ea46 060c 	orr.w	r6, r6, ip
        EXTI->EXTICR[position >> 2U] = temp;
 c000e3c:	663e      	str	r6, [r7, #96]	; 0x60
        temp &= ~(iocurrent);
 c000e3e:	43d7      	mvns	r7, r2
        temp = EXTI->IMR1;
 c000e40:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 c000e44:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp &= ~(iocurrent);
 c000e48:	bf0c      	ite	eq
 c000e4a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 c000e4c:	4316      	orrne	r6, r2
        EXTI->IMR1 = temp;
 c000e4e:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
        temp = EXTI->EMR1;
 c000e52:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 c000e56:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~(iocurrent);
 c000e5a:	bf0c      	ite	eq
 c000e5c:	403e      	andeq	r6, r7
          temp |= iocurrent;
 c000e5e:	4316      	orrne	r6, r2
        EXTI->EMR1 = temp;
 c000e60:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
        temp = EXTI->RTSR1;
 c000e64:	6826      	ldr	r6, [r4, #0]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 c000e66:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 c000e6a:	bf0c      	ite	eq
 c000e6c:	403e      	andeq	r6, r7
          temp |= iocurrent;
 c000e6e:	4316      	orrne	r6, r2
        EXTI->RTSR1 = temp;
 c000e70:	6026      	str	r6, [r4, #0]
        temp = EXTI->FTSR1;
 c000e72:	6866      	ldr	r6, [r4, #4]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 c000e74:	02ad      	lsls	r5, r5, #10
        temp &= ~(iocurrent);
 c000e76:	bf54      	ite	pl
 c000e78:	403e      	andpl	r6, r7
          temp |= iocurrent;
 c000e7a:	4316      	orrmi	r6, r2
        EXTI->FTSR1 = temp;
 c000e7c:	6066      	str	r6, [r4, #4]
    position++;
 c000e7e:	3301      	adds	r3, #1
 c000e80:	e752      	b.n	c000d28 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c000e82:	2600      	movs	r6, #0
 c000e84:	e7d6      	b.n	c000e34 <HAL_GPIO_Init+0x11c>
 c000e86:	2601      	movs	r6, #1
 c000e88:	e7d4      	b.n	c000e34 <HAL_GPIO_Init+0x11c>
 c000e8a:	2602      	movs	r6, #2
 c000e8c:	e7d2      	b.n	c000e34 <HAL_GPIO_Init+0x11c>
 c000e8e:	2603      	movs	r6, #3
 c000e90:	e7d0      	b.n	c000e34 <HAL_GPIO_Init+0x11c>
 c000e92:	2604      	movs	r6, #4
 c000e94:	e7ce      	b.n	c000e34 <HAL_GPIO_Init+0x11c>
 c000e96:	2605      	movs	r6, #5
 c000e98:	e7cc      	b.n	c000e34 <HAL_GPIO_Init+0x11c>
 c000e9a:	bf00      	nop
 c000e9c:	5002f400 	.word	0x5002f400
 c000ea0:	52020000 	.word	0x52020000
 c000ea4:	52021400 	.word	0x52021400
 c000ea8:	52021800 	.word	0x52021800

0c000eac <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 c000eac:	b10a      	cbz	r2, c000eb2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 c000eae:	6181      	str	r1, [r0, #24]
 c000eb0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 c000eb2:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 c000eb4:	4770      	bx	lr

0c000eb6 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 c000eb6:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 c000eb8:	ea01 0203 	and.w	r2, r1, r3
 c000ebc:	ea21 0103 	bic.w	r1, r1, r3
 c000ec0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 c000ec4:	6181      	str	r1, [r0, #24]
}
 c000ec6:	4770      	bx	lr

0c000ec8 <HAL_GPIO_ConfigPinAttributes>:
  * @param  GPIO_Pin specifies the pin(s) to configure the secure attribute
  * @param  PinAttributes specifies the pin(s) to be set in secure mode, other being set non secured.
  * @retval None
  */
void HAL_GPIO_ConfigPinAttributes(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t PinAttributes)
{
 c000ec8:	b570      	push	{r4, r5, r6, lr}
  uint32_t position = 0U;
 c000eca:	2400      	movs	r4, #0

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
 c000ecc:	2601      	movs	r6, #1
  temp = GPIOx->SECCFGR;
 c000ece:	6b03      	ldr	r3, [r0, #48]	; 0x30
  while ((GPIO_Pin >> position) != 0U)
 c000ed0:	fa51 f504 	asrs.w	r5, r1, r4
 c000ed4:	d101      	bne.n	c000eda <HAL_GPIO_ConfigPinAttributes+0x12>
    }
    position++;
  }

  /* Set secure attributes */
  GPIOx->SECCFGR = temp;
 c000ed6:	6303      	str	r3, [r0, #48]	; 0x30
}
 c000ed8:	bd70      	pop	{r4, r5, r6, pc}
    iocurrent = GPIO_Pin & (1UL << position);
 c000eda:	fa06 f504 	lsl.w	r5, r6, r4
    if(iocurrent != 0U)
 c000ede:	4229      	tst	r1, r5
      temp &= ~(GPIO_SECCFGR_SEC0 << position) ;
 c000ee0:	bf1e      	ittt	ne
 c000ee2:	43ab      	bicne	r3, r5
      temp |= (PinAttributes << position);
 c000ee4:	fa02 f504 	lslne.w	r5, r2, r4
 c000ee8:	432b      	orrne	r3, r5
    position++;
 c000eea:	3401      	adds	r4, #1
 c000eec:	e7f0      	b.n	c000ed0 <HAL_GPIO_ConfigPinAttributes+0x8>
	...

0c000ef0 <HAL_GTZC_MPCBB_ConfigMem>:
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if (   (     !(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c000ef0:	f020 5080 	bic.w	r0, r0, #268435456	; 0x10000000
 c000ef4:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
{
 c000ef8:	b530      	push	{r4, r5, lr}
  if (   (     !(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c000efa:	d002      	beq.n	c000f02 <HAL_GTZC_MPCBB_ConfigMem+0x12>
           &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c000efc:	4b19      	ldr	r3, [pc, #100]	; (c000f64 <HAL_GTZC_MPCBB_ConfigMem+0x74>)
 c000efe:	4298      	cmp	r0, r3
 c000f00:	d12d      	bne.n	c000f5e <HAL_GTZC_MPCBB_ConfigMem+0x6e>
      || (   (    pMPCBB_desc->SecureRWIllegalMode
 c000f02:	680a      	ldr	r2, [r1, #0]
 c000f04:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 c000f08:	d129      	bne.n	c000f5e <HAL_GTZC_MPCBB_ConfigMem+0x6e>
               != GTZC_MPCBB_SRWILADIS_ENABLE)
          && (    pMPCBB_desc->SecureRWIllegalMode
               != GTZC_MPCBB_SRWILADIS_DISABLE))
      || (   (    pMPCBB_desc->InvertSecureState
 c000f0a:	684d      	ldr	r5, [r1, #4]
 c000f0c:	f035 4480 	bics.w	r4, r5, #1073741824	; 0x40000000
 c000f10:	d125      	bne.n	c000f5e <HAL_GTZC_MPCBB_ConfigMem+0x6e>
  }

  /* write InvertSecureState and SecureRWIllegalMode properties */
  /* assume their Position/Mask is identical for all sub-blocks */
  reg_value = pMPCBB_desc->InvertSecureState;
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c000f12:	4315      	orrs	r5, r2
  }
  else
  {
    /* Here MemBaseAddress is inside SRAM2 (already tested) */
    mpcbb_ptr = GTZC_MPCBB2_S;
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c000f14:	4a14      	ldr	r2, [pc, #80]	; (c000f68 <HAL_GTZC_MPCBB_ConfigMem+0x78>)
 c000f16:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 c000f1a:	4b14      	ldr	r3, [pc, #80]	; (c000f6c <HAL_GTZC_MPCBB_ConfigMem+0x7c>)
 c000f1c:	bf08      	it	eq
 c000f1e:	4613      	moveq	r3, r2
  }

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c000f20:	681a      	ldr	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c000f22:	bf18      	it	ne
 c000f24:	2008      	movne	r0, #8
  MODIFY_REG(mpcbb_ptr->CR,
 c000f26:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 c000f2a:	ea42 0205 	orr.w	r2, r2, r5
 c000f2e:	601a      	str	r2, [r3, #0]
  /* limitation: code not portable with memory > 256K */
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c000f30:	bf12      	itee	ne
 c000f32:	f06f 02ff 	mvnne.w	r2, #255	; 0xff
 c000f36:	f04f 427f 	moveq.w	r2, #4278190080	; 0xff000000
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c000f3a:	2018      	moveq	r0, #24
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c000f3c:	691d      	ldr	r5, [r3, #16]
 c000f3e:	3108      	adds	r1, #8
 c000f40:	402a      	ands	r2, r5
 c000f42:	6e0d      	ldr	r5, [r1, #96]	; 0x60
 c000f44:	432a      	orrs	r2, r5
 c000f46:	611a      	str	r2, [r3, #16]

  /* write vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
  for (i = 0U; i < size_in_superblocks; i++)
  {
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c000f48:	f104 0240 	add.w	r2, r4, #64	; 0x40
 c000f4c:	f851 5b04 	ldr.w	r5, [r1], #4
  for (i = 0U; i < size_in_superblocks; i++)
 c000f50:	3401      	adds	r4, #1
 c000f52:	42a0      	cmp	r0, r4
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c000f54:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c000f58:	d1f6      	bne.n	c000f48 <HAL_GTZC_MPCBB_ConfigMem+0x58>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  return HAL_OK;
 c000f5a:	2000      	movs	r0, #0
}
 c000f5c:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 c000f5e:	2001      	movs	r0, #1
 c000f60:	e7fc      	b.n	c000f5c <HAL_GTZC_MPCBB_ConfigMem+0x6c>
 c000f62:	bf00      	nop
 c000f64:	20030000 	.word	0x20030000
 c000f68:	50032c00 	.word	0x50032c00
 c000f6c:	50033000 	.word	0x50033000

0c000f70 <HAL_GTZC_TZIC_Callback>:
  UNUSED(PeriphId);

  /* NOTE: This function should not be modified. When the callback is needed,
   * the HAL_GTZC_TZIC_Callback is to be implemented in the user file
   */
}
 c000f70:	4770      	bx	lr
	...

0c000f74 <HAL_GTZC_IRQHandler>:
{
 c000f74:	b538      	push	{r3, r4, r5, lr}
  ier_itsources = READ_REG(GTZC_TZIC->IER1);
 c000f76:	4b1b      	ldr	r3, [pc, #108]	; (c000fe4 <HAL_GTZC_IRQHandler+0x70>)
 c000f78:	681c      	ldr	r4, [r3, #0]
  sr_flags      = READ_REG(GTZC_TZIC->SR1);
 c000f7a:	691a      	ldr	r2, [r3, #16]
  if(flag != 0U)
 c000f7c:	4014      	ands	r4, r2
 c000f7e:	d10a      	bne.n	c000f96 <HAL_GTZC_IRQHandler+0x22>
  ier_itsources = READ_REG(GTZC_TZIC->IER2);
 c000f80:	4b18      	ldr	r3, [pc, #96]	; (c000fe4 <HAL_GTZC_IRQHandler+0x70>)
 c000f82:	685c      	ldr	r4, [r3, #4]
  sr_flags      = READ_REG(GTZC_TZIC->SR2);
 c000f84:	695a      	ldr	r2, [r3, #20]
  if(flag != 0U)
 c000f86:	4014      	ands	r4, r2
 c000f88:	d111      	bne.n	c000fae <HAL_GTZC_IRQHandler+0x3a>
  ier_itsources = READ_REG(GTZC_TZIC->IER3);
 c000f8a:	4b16      	ldr	r3, [pc, #88]	; (c000fe4 <HAL_GTZC_IRQHandler+0x70>)
 c000f8c:	689c      	ldr	r4, [r3, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR3);
 c000f8e:	699a      	ldr	r2, [r3, #24]
  if(flag != 0U)
 c000f90:	4014      	ands	r4, r2
 c000f92:	d119      	bne.n	c000fc8 <HAL_GTZC_IRQHandler+0x54>
}
 c000f94:	bd38      	pop	{r3, r4, r5, pc}
    position = 0U;
 c000f96:	2500      	movs	r5, #0
    WRITE_REG(GTZC_TZIC->FCR1, flag);
 c000f98:	621c      	str	r4, [r3, #32]
    while ((flag >> position) != 0U)
 c000f9a:	fa34 f305 	lsrs.w	r3, r4, r5
 c000f9e:	d0ef      	beq.n	c000f80 <HAL_GTZC_IRQHandler+0xc>
      if ((flag & (1UL << position)) != 0U)
 c000fa0:	07d9      	lsls	r1, r3, #31
 c000fa2:	d502      	bpl.n	c000faa <HAL_GTZC_IRQHandler+0x36>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG1 | position);
 c000fa4:	4628      	mov	r0, r5
 c000fa6:	f7ff ffe3 	bl	c000f70 <HAL_GTZC_TZIC_Callback>
      position++;
 c000faa:	3501      	adds	r5, #1
 c000fac:	e7f5      	b.n	c000f9a <HAL_GTZC_IRQHandler+0x26>
    position = 0U;
 c000fae:	2500      	movs	r5, #0
    WRITE_REG(GTZC_TZIC->FCR2, flag);
 c000fb0:	625c      	str	r4, [r3, #36]	; 0x24
    while ((flag >> position) != 0U)
 c000fb2:	fa34 f305 	lsrs.w	r3, r4, r5
 c000fb6:	d0e8      	beq.n	c000f8a <HAL_GTZC_IRQHandler+0x16>
      if ((flag & (1UL << position)) != 0U)
 c000fb8:	07da      	lsls	r2, r3, #31
 c000fba:	d503      	bpl.n	c000fc4 <HAL_GTZC_IRQHandler+0x50>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG2 | position);
 c000fbc:	f045 5080 	orr.w	r0, r5, #268435456	; 0x10000000
 c000fc0:	f7ff ffd6 	bl	c000f70 <HAL_GTZC_TZIC_Callback>
      position++;
 c000fc4:	3501      	adds	r5, #1
 c000fc6:	e7f4      	b.n	c000fb2 <HAL_GTZC_IRQHandler+0x3e>
    position = 0U;
 c000fc8:	2500      	movs	r5, #0
    WRITE_REG(GTZC_TZIC->FCR3, flag);
 c000fca:	629c      	str	r4, [r3, #40]	; 0x28
    while ((flag >> position) != 0U)
 c000fcc:	fa34 f305 	lsrs.w	r3, r4, r5
 c000fd0:	d0e0      	beq.n	c000f94 <HAL_GTZC_IRQHandler+0x20>
      if ((flag & (1UL << position)) != 0U)
 c000fd2:	07db      	lsls	r3, r3, #31
 c000fd4:	d503      	bpl.n	c000fde <HAL_GTZC_IRQHandler+0x6a>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG3 | position);
 c000fd6:	f045 5000 	orr.w	r0, r5, #536870912	; 0x20000000
 c000fda:	f7ff ffc9 	bl	c000f70 <HAL_GTZC_TZIC_Callback>
      position++;
 c000fde:	3501      	adds	r5, #1
 c000fe0:	e7f4      	b.n	c000fcc <HAL_GTZC_IRQHandler+0x58>
 c000fe2:	bf00      	nop
 c000fe4:	50032800 	.word	0x50032800

0c000fe8 <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 c000fe8:	4a03      	ldr	r2, [pc, #12]	; (c000ff8 <HAL_ICACHE_Enable+0x10>)

  return HAL_OK;
}
 c000fea:	2000      	movs	r0, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 c000fec:	6813      	ldr	r3, [r2, #0]
 c000fee:	f043 0301 	orr.w	r3, r3, #1
 c000ff2:	6013      	str	r3, [r2, #0]
}
 c000ff4:	4770      	bx	lr
 c000ff6:	bf00      	nop
 c000ff8:	50030400 	.word	0x50030400

0c000ffc <HAL_ICACHE_InvalidateCompleteCallback>:
__weak void HAL_ICACHE_InvalidateCompleteCallback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_ICACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 c000ffc:	4770      	bx	lr

0c000ffe <HAL_ICACHE_ErrorCallback>:
 c000ffe:	4770      	bx	lr

0c001000 <HAL_ICACHE_IRQHandler>:
  uint32_t itflags   = READ_REG(ICACHE->SR);
 c001000:	4b0d      	ldr	r3, [pc, #52]	; (c001038 <HAL_ICACHE_IRQHandler+0x38>)
{
 c001002:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(ICACHE->SR);
 c001004:	685c      	ldr	r4, [r3, #4]
  uint32_t itsources = READ_REG(ICACHE->IER);
 c001006:	689a      	ldr	r2, [r3, #8]
  if (((itflags & itsources) & ICACHE_FLAG_ERROR) != 0U)
 c001008:	4014      	ands	r4, r2
 c00100a:	0762      	lsls	r2, r4, #29
 c00100c:	d507      	bpl.n	c00101e <HAL_ICACHE_IRQHandler+0x1e>
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_ERRIE);
 c00100e:	689a      	ldr	r2, [r3, #8]
 c001010:	f022 0204 	bic.w	r2, r2, #4
 c001014:	609a      	str	r2, [r3, #8]
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CERRF);
 c001016:	2204      	movs	r2, #4
 c001018:	60da      	str	r2, [r3, #12]
    HAL_ICACHE_ErrorCallback();
 c00101a:	f7ff fff0 	bl	c000ffe <HAL_ICACHE_ErrorCallback>
  if (((itflags & itsources) & ICACHE_FLAG_BUSYEND) != 0U)
 c00101e:	07a3      	lsls	r3, r4, #30
 c001020:	d508      	bpl.n	c001034 <HAL_ICACHE_IRQHandler+0x34>
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
 c001022:	4b05      	ldr	r3, [pc, #20]	; (c001038 <HAL_ICACHE_IRQHandler+0x38>)
 c001024:	689a      	ldr	r2, [r3, #8]
 c001026:	f022 0202 	bic.w	r2, r2, #2
 c00102a:	609a      	str	r2, [r3, #8]
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 c00102c:	2202      	movs	r2, #2
 c00102e:	60da      	str	r2, [r3, #12]
    HAL_ICACHE_InvalidateCompleteCallback();
 c001030:	f7ff ffe4 	bl	c000ffc <HAL_ICACHE_InvalidateCompleteCallback>
}
 c001034:	bd10      	pop	{r4, pc}
 c001036:	bf00      	nop
 c001038:	50030400 	.word	0x50030400

0c00103c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 c00103c:	4b02      	ldr	r3, [pc, #8]	; (c001048 <HAL_PWREx_GetVoltageRange+0xc>)
 c00103e:	6818      	ldr	r0, [r3, #0]
}
 c001040:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 c001044:	4770      	bx	lr
 c001046:	bf00      	nop
 c001048:	50007000 	.word	0x50007000

0c00104c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c00104c:	4a02      	ldr	r2, [pc, #8]	; (c001058 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 c00104e:	6893      	ldr	r3, [r2, #8]
 c001050:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c001054:	6093      	str	r3, [r2, #8]
}
 c001056:	4770      	bx	lr
 c001058:	50007000 	.word	0x50007000

0c00105c <HAL_PWREx_SMPS_GetEffectiveMode>:
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c00105c:	4b06      	ldr	r3, [pc, #24]	; (c001078 <HAL_PWREx_SMPS_GetEffectiveMode+0x1c>)
 c00105e:	691b      	ldr	r3, [r3, #16]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 c001060:	f413 5080 	ands.w	r0, r3, #4096	; 0x1000
 c001064:	d105      	bne.n	c001072 <HAL_PWREx_SMPS_GetEffectiveMode+0x16>
  {
    mode = PWR_SMPS_BYPASS;
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 c001066:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  {
    mode = PWR_SMPS_LOW_POWER;
 c00106a:	bf08      	it	eq
 c00106c:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 c001070:	4770      	bx	lr
    mode = PWR_SMPS_BYPASS;
 c001072:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  {
    mode = PWR_SMPS_HIGH_POWER;
  }

  return mode;
}
 c001076:	4770      	bx	lr
 c001078:	50007000 	.word	0x50007000

0c00107c <HAL_PWREx_ControlVoltageScaling>:
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c00107c:	4a17      	ldr	r2, [pc, #92]	; (c0010dc <HAL_PWREx_ControlVoltageScaling+0x60>)
{
 c00107e:	b510      	push	{r4, lr}
 c001080:	4601      	mov	r1, r0
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c001082:	6814      	ldr	r4, [r2, #0]
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 c001084:	f7ff ffea 	bl	c00105c <HAL_PWREx_SMPS_GetEffectiveMode>
 c001088:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 c00108c:	d024      	beq.n	c0010d8 <HAL_PWREx_ControlVoltageScaling+0x5c>
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 c00108e:	68d3      	ldr	r3, [r2, #12]
 c001090:	041b      	lsls	r3, r3, #16
 c001092:	d421      	bmi.n	c0010d8 <HAL_PWREx_ControlVoltageScaling+0x5c>
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c001094:	f404 64c0 	and.w	r4, r4, #1536	; 0x600
  if (vos_old == VoltageScaling)
 c001098:	428c      	cmp	r4, r1
 c00109a:	d101      	bne.n	c0010a0 <HAL_PWREx_ControlVoltageScaling+0x24>
    return HAL_OK;
 c00109c:	2000      	movs	r0, #0
}
 c00109e:	bd10      	pop	{r4, pc}
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 c0010a0:	6813      	ldr	r3, [r2, #0]
 c0010a2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 c0010a6:	430b      	orrs	r3, r1
 c0010a8:	6013      	str	r3, [r2, #0]
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c0010aa:	4b0d      	ldr	r3, [pc, #52]	; (c0010e0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 c0010ac:	490d      	ldr	r1, [pc, #52]	; (c0010e4 <HAL_PWREx_ControlVoltageScaling+0x68>)
 c0010ae:	681b      	ldr	r3, [r3, #0]
 c0010b0:	fbb3 f1f1 	udiv	r1, r3, r1
 c0010b4:	2332      	movs	r3, #50	; 0x32
 c0010b6:	434b      	muls	r3, r1
 c0010b8:	210a      	movs	r1, #10
 c0010ba:	fbb3 f3f1 	udiv	r3, r3, r1
 c0010be:	4611      	mov	r1, r2
 c0010c0:	3301      	adds	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c0010c2:	6950      	ldr	r0, [r2, #20]
 c0010c4:	0540      	lsls	r0, r0, #21
 c0010c6:	d500      	bpl.n	c0010ca <HAL_PWREx_ControlVoltageScaling+0x4e>
 c0010c8:	b923      	cbnz	r3, c0010d4 <HAL_PWREx_ControlVoltageScaling+0x58>
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 c0010ca:	694b      	ldr	r3, [r1, #20]
 c0010cc:	055b      	lsls	r3, r3, #21
 c0010ce:	d5e5      	bpl.n	c00109c <HAL_PWREx_ControlVoltageScaling+0x20>
    return HAL_TIMEOUT;
 c0010d0:	2003      	movs	r0, #3
 c0010d2:	e7e4      	b.n	c00109e <HAL_PWREx_ControlVoltageScaling+0x22>
    wait_loop_index--;
 c0010d4:	3b01      	subs	r3, #1
 c0010d6:	e7f4      	b.n	c0010c2 <HAL_PWREx_ControlVoltageScaling+0x46>
    return HAL_ERROR;
 c0010d8:	2001      	movs	r0, #1
 c0010da:	e7e0      	b.n	c00109e <HAL_PWREx_ControlVoltageScaling+0x22>
 c0010dc:	50007000 	.word	0x50007000
 c0010e0:	30000000 	.word	0x30000000
 c0010e4:	000186a0 	.word	0x000186a0

0c0010e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 c0010e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c0010ea:	4d1d      	ldr	r5, [pc, #116]	; (c001160 <RCC_SetFlashLatencyFromMSIRange+0x78>)
{
 c0010ec:	4604      	mov	r4, r0
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c0010ee:	6dab      	ldr	r3, [r5, #88]	; 0x58
 c0010f0:	00d9      	lsls	r1, r3, #3
 c0010f2:	d518      	bpl.n	c001126 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 c0010f4:	f7ff ffa2 	bl	c00103c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 c0010f8:	f430 7300 	bics.w	r3, r0, #512	; 0x200
 c0010fc:	d123      	bne.n	c001146 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if (msirange > RCC_MSIRANGE_8)
 c0010fe:	2c80      	cmp	r4, #128	; 0x80
 c001100:	d903      	bls.n	c00110a <RCC_SetFlashLatencyFromMSIRange+0x22>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 c001102:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c001104:	bf8c      	ite	hi
 c001106:	2302      	movhi	r3, #2
 c001108:	2301      	movls	r3, #1
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 c00110a:	4916      	ldr	r1, [pc, #88]	; (c001164 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 c00110c:	680a      	ldr	r2, [r1, #0]
 c00110e:	f022 020f 	bic.w	r2, r2, #15
 c001112:	431a      	orrs	r2, r3
 c001114:	600a      	str	r2, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 c001116:	6808      	ldr	r0, [r1, #0]
 c001118:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 c00111c:	1ac0      	subs	r0, r0, r3
 c00111e:	bf18      	it	ne
 c001120:	2001      	movne	r0, #1
 c001122:	b003      	add	sp, #12
 c001124:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 c001126:	6dab      	ldr	r3, [r5, #88]	; 0x58
 c001128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c00112c:	65ab      	str	r3, [r5, #88]	; 0x58
 c00112e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 c001130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c001134:	9301      	str	r3, [sp, #4]
 c001136:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 c001138:	f7ff ff80 	bl	c00103c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 c00113c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 c00113e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c001142:	65ab      	str	r3, [r5, #88]	; 0x58
 c001144:	e7d8      	b.n	c0010f8 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if (msirange > RCC_MSIRANGE_8)
 c001146:	2c80      	cmp	r4, #128	; 0x80
 c001148:	d805      	bhi.n	c001156 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      if (msirange == RCC_MSIRANGE_8)
 c00114a:	d006      	beq.n	c00115a <RCC_SetFlashLatencyFromMSIRange+0x72>
      else if (msirange == RCC_MSIRANGE_7)
 c00114c:	f1a4 0270 	sub.w	r2, r4, #112	; 0x70
 c001150:	4253      	negs	r3, r2
 c001152:	4153      	adcs	r3, r2
 c001154:	e7d9      	b.n	c00110a <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 c001156:	2303      	movs	r3, #3
 c001158:	e7d7      	b.n	c00110a <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 c00115a:	2302      	movs	r3, #2
 c00115c:	e7d5      	b.n	c00110a <RCC_SetFlashLatencyFromMSIRange+0x22>
 c00115e:	bf00      	nop
 c001160:	50021000 	.word	0x50021000
 c001164:	50022000 	.word	0x50022000

0c001168 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c001168:	4a27      	ldr	r2, [pc, #156]	; (c001208 <HAL_RCC_GetSysClockFreq+0xa0>)
 c00116a:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c00116c:	68d1      	ldr	r1, [r2, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c00116e:	f013 030c 	ands.w	r3, r3, #12
 c001172:	d005      	beq.n	c001180 <HAL_RCC_GetSysClockFreq+0x18>
 c001174:	2b0c      	cmp	r3, #12
 c001176:	d117      	bne.n	c0011a8 <HAL_RCC_GetSysClockFreq+0x40>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c001178:	f001 0103 	and.w	r1, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c00117c:	2901      	cmp	r1, #1
 c00117e:	d11a      	bne.n	c0011b6 <HAL_RCC_GetSysClockFreq+0x4e>
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c001180:	6811      	ldr	r1, [r2, #0]
 c001182:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c001184:	bf54      	ite	pl
 c001186:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c00118a:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 c00118c:	491f      	ldr	r1, [pc, #124]	; (c00120c <HAL_RCC_GetSysClockFreq+0xa4>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c00118e:	bf54      	ite	pl
 c001190:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c001194:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 c001198:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c00119c:	2b00      	cmp	r3, #0
 c00119e:	d032      	beq.n	c001206 <HAL_RCC_GetSysClockFreq+0x9e>
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c0011a0:	2b0c      	cmp	r3, #12
 c0011a2:	d009      	beq.n	c0011b8 <HAL_RCC_GetSysClockFreq+0x50>
 c0011a4:	2000      	movs	r0, #0
  return sysclockfreq;
 c0011a6:	4770      	bx	lr
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c0011a8:	2b04      	cmp	r3, #4
 c0011aa:	d02b      	beq.n	c001204 <HAL_RCC_GetSysClockFreq+0x9c>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 c0011ac:	2b08      	cmp	r3, #8
 c0011ae:	4818      	ldr	r0, [pc, #96]	; (c001210 <HAL_RCC_GetSysClockFreq+0xa8>)
 c0011b0:	bf18      	it	ne
 c0011b2:	2000      	movne	r0, #0
 c0011b4:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c0011b6:	2000      	movs	r0, #0
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0011b8:	4a13      	ldr	r2, [pc, #76]	; (c001208 <HAL_RCC_GetSysClockFreq+0xa0>)
 c0011ba:	68d1      	ldr	r1, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0011bc:	68d3      	ldr	r3, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0011be:	f001 0103 	and.w	r1, r1, #3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0011c2:	f3c3 1303 	ubfx	r3, r3, #4, #4
    switch (pllsource)
 c0011c6:	2902      	cmp	r1, #2
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0011c8:	f103 0301 	add.w	r3, r3, #1
    switch (pllsource)
 c0011cc:	d005      	beq.n	c0011da <HAL_RCC_GetSysClockFreq+0x72>
 c0011ce:	2903      	cmp	r1, #3
 c0011d0:	d013      	beq.n	c0011fa <HAL_RCC_GetSysClockFreq+0x92>
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0011d2:	68d2      	ldr	r2, [r2, #12]
 c0011d4:	f3c2 2206 	ubfx	r2, r2, #8, #7
 c0011d8:	e003      	b.n	c0011e2 <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0011da:	68d2      	ldr	r2, [r2, #12]
 c0011dc:	480d      	ldr	r0, [pc, #52]	; (c001214 <HAL_RCC_GetSysClockFreq+0xac>)
 c0011de:	f3c2 2206 	ubfx	r2, r2, #8, #7
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0011e2:	fbb0 f0f3 	udiv	r0, r0, r3
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c0011e6:	4b08      	ldr	r3, [pc, #32]	; (c001208 <HAL_RCC_GetSysClockFreq+0xa0>)
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0011e8:	4350      	muls	r0, r2
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c0011ea:	68db      	ldr	r3, [r3, #12]
 c0011ec:	f3c3 6341 	ubfx	r3, r3, #25, #2
 c0011f0:	3301      	adds	r3, #1
 c0011f2:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 c0011f4:	fbb0 f0f3 	udiv	r0, r0, r3
 c0011f8:	4770      	bx	lr
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0011fa:	68d2      	ldr	r2, [r2, #12]
 c0011fc:	4804      	ldr	r0, [pc, #16]	; (c001210 <HAL_RCC_GetSysClockFreq+0xa8>)
 c0011fe:	f3c2 2206 	ubfx	r2, r2, #8, #7
 c001202:	e7ee      	b.n	c0011e2 <HAL_RCC_GetSysClockFreq+0x7a>
    sysclockfreq = HSI_VALUE;
 c001204:	4803      	ldr	r0, [pc, #12]	; (c001214 <HAL_RCC_GetSysClockFreq+0xac>)
}
 c001206:	4770      	bx	lr
 c001208:	50021000 	.word	0x50021000
 c00120c:	0c001b08 	.word	0x0c001b08
 c001210:	007a1200 	.word	0x007a1200
 c001214:	00f42400 	.word	0x00f42400

0c001218 <HAL_RCC_GetHCLKFreq>:
{
 c001218:	b508      	push	{r3, lr}
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c00121a:	f7ff ffa5 	bl	c001168 <HAL_RCC_GetSysClockFreq>
 c00121e:	4b04      	ldr	r3, [pc, #16]	; (c001230 <HAL_RCC_GetHCLKFreq+0x18>)
 c001220:	4a04      	ldr	r2, [pc, #16]	; (c001234 <HAL_RCC_GetHCLKFreq+0x1c>)
 c001222:	689b      	ldr	r3, [r3, #8]
 c001224:	f3c3 1303 	ubfx	r3, r3, #4, #4
 c001228:	5cd3      	ldrb	r3, [r2, r3]
}
 c00122a:	40d8      	lsrs	r0, r3
 c00122c:	bd08      	pop	{r3, pc}
 c00122e:	bf00      	nop
 c001230:	50021000 	.word	0x50021000
 c001234:	0c001af8 	.word	0x0c001af8

0c001238 <HAL_RCC_OscConfig>:
{
 c001238:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if (RCC_OscInitStruct == NULL)
 c00123c:	4604      	mov	r4, r0
 c00123e:	2800      	cmp	r0, #0
 c001240:	d05a      	beq.n	c0012f8 <HAL_RCC_OscConfig+0xc0>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c001242:	4b9c      	ldr	r3, [pc, #624]	; (c0014b4 <HAL_RCC_OscConfig+0x27c>)
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c001244:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c001246:	689d      	ldr	r5, [r3, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c001248:	68de      	ldr	r6, [r3, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c00124a:	06d2      	lsls	r2, r2, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c00124c:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c001250:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c001254:	d571      	bpl.n	c00133a <HAL_RCC_OscConfig+0x102>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c001256:	b11d      	cbz	r5, c001260 <HAL_RCC_OscConfig+0x28>
 c001258:	2d0c      	cmp	r5, #12
 c00125a:	d14f      	bne.n	c0012fc <HAL_RCC_OscConfig+0xc4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 c00125c:	2e01      	cmp	r6, #1
 c00125e:	d14d      	bne.n	c0012fc <HAL_RCC_OscConfig+0xc4>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c001260:	681b      	ldr	r3, [r3, #0]
 c001262:	079b      	lsls	r3, r3, #30
 c001264:	d502      	bpl.n	c00126c <HAL_RCC_OscConfig+0x34>
 c001266:	69e3      	ldr	r3, [r4, #28]
 c001268:	2b00      	cmp	r3, #0
 c00126a:	d045      	beq.n	c0012f8 <HAL_RCC_OscConfig+0xc0>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 c00126c:	4b91      	ldr	r3, [pc, #580]	; (c0014b4 <HAL_RCC_OscConfig+0x27c>)
 c00126e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 c001270:	681a      	ldr	r2, [r3, #0]
 c001272:	0717      	lsls	r7, r2, #28
 c001274:	bf56      	itet	pl
 c001276:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	; 0x94
 c00127a:	681a      	ldrmi	r2, [r3, #0]
 c00127c:	0912      	lsrpl	r2, r2, #4
 c00127e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 c001282:	4290      	cmp	r0, r2
 c001284:	d922      	bls.n	c0012cc <HAL_RCC_OscConfig+0x94>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c001286:	f7ff ff2f 	bl	c0010e8 <RCC_SetFlashLatencyFromMSIRange>
 c00128a:	2800      	cmp	r0, #0
 c00128c:	d134      	bne.n	c0012f8 <HAL_RCC_OscConfig+0xc0>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c00128e:	4b89      	ldr	r3, [pc, #548]	; (c0014b4 <HAL_RCC_OscConfig+0x27c>)
 c001290:	681a      	ldr	r2, [r3, #0]
 c001292:	f042 0208 	orr.w	r2, r2, #8
 c001296:	601a      	str	r2, [r3, #0]
 c001298:	681a      	ldr	r2, [r3, #0]
 c00129a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 c00129c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 c0012a0:	430a      	orrs	r2, r1
 c0012a2:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c0012a4:	685a      	ldr	r2, [r3, #4]
 c0012a6:	6a21      	ldr	r1, [r4, #32]
 c0012a8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 c0012ac:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 c0012b0:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c0012b2:	f7ff ffb1 	bl	c001218 <HAL_RCC_GetHCLKFreq>
 c0012b6:	4b80      	ldr	r3, [pc, #512]	; (c0014b8 <HAL_RCC_OscConfig+0x280>)
 c0012b8:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 c0012ba:	4b80      	ldr	r3, [pc, #512]	; (c0014bc <HAL_RCC_OscConfig+0x284>)
 c0012bc:	6818      	ldr	r0, [r3, #0]
 c0012be:	f7ff fc69 	bl	c000b94 <HAL_InitTick>
        if (status != HAL_OK)
 c0012c2:	2800      	cmp	r0, #0
 c0012c4:	d039      	beq.n	c00133a <HAL_RCC_OscConfig+0x102>
}
 c0012c6:	b002      	add	sp, #8
 c0012c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c0012cc:	681a      	ldr	r2, [r3, #0]
 c0012ce:	f042 0208 	orr.w	r2, r2, #8
 c0012d2:	601a      	str	r2, [r3, #0]
 c0012d4:	681a      	ldr	r2, [r3, #0]
 c0012d6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 c0012da:	4302      	orrs	r2, r0
 c0012dc:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c0012de:	685a      	ldr	r2, [r3, #4]
 c0012e0:	6a21      	ldr	r1, [r4, #32]
 c0012e2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 c0012e6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 c0012ea:	605a      	str	r2, [r3, #4]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c0012ec:	2d00      	cmp	r5, #0
 c0012ee:	d1e0      	bne.n	c0012b2 <HAL_RCC_OscConfig+0x7a>
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c0012f0:	f7ff fefa 	bl	c0010e8 <RCC_SetFlashLatencyFromMSIRange>
 c0012f4:	2800      	cmp	r0, #0
 c0012f6:	d0dc      	beq.n	c0012b2 <HAL_RCC_OscConfig+0x7a>
          return HAL_ERROR;
 c0012f8:	2001      	movs	r0, #1
 c0012fa:	e7e4      	b.n	c0012c6 <HAL_RCC_OscConfig+0x8e>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 c0012fc:	69e2      	ldr	r2, [r4, #28]
 c0012fe:	2a00      	cmp	r2, #0
 c001300:	d03b      	beq.n	c00137a <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_MSI_ENABLE();
 c001302:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c001304:	4f6b      	ldr	r7, [pc, #428]	; (c0014b4 <HAL_RCC_OscConfig+0x27c>)
        __HAL_RCC_MSI_ENABLE();
 c001306:	f042 0201 	orr.w	r2, r2, #1
 c00130a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 c00130c:	f7ff fc86 	bl	c000c1c <HAL_GetTick>
 c001310:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c001312:	683b      	ldr	r3, [r7, #0]
 c001314:	0798      	lsls	r0, r3, #30
 c001316:	d528      	bpl.n	c00136a <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c001318:	683b      	ldr	r3, [r7, #0]
 c00131a:	f043 0308 	orr.w	r3, r3, #8
 c00131e:	603b      	str	r3, [r7, #0]
 c001320:	683b      	ldr	r3, [r7, #0]
 c001322:	6a62      	ldr	r2, [r4, #36]	; 0x24
 c001324:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c001328:	4313      	orrs	r3, r2
 c00132a:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c00132c:	687b      	ldr	r3, [r7, #4]
 c00132e:	6a22      	ldr	r2, [r4, #32]
 c001330:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 c001334:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 c001338:	607b      	str	r3, [r7, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c00133a:	6823      	ldr	r3, [r4, #0]
 c00133c:	07da      	lsls	r2, r3, #31
 c00133e:	d42f      	bmi.n	c0013a0 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 c001340:	6823      	ldr	r3, [r4, #0]
 c001342:	079b      	lsls	r3, r3, #30
 c001344:	d472      	bmi.n	c00142c <HAL_RCC_OscConfig+0x1f4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c001346:	6823      	ldr	r3, [r4, #0]
 c001348:	0718      	lsls	r0, r3, #28
 c00134a:	f100 80b9 	bmi.w	c0014c0 <HAL_RCC_OscConfig+0x288>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 c00134e:	6823      	ldr	r3, [r4, #0]
 c001350:	0759      	lsls	r1, r3, #29
 c001352:	f100 80ee 	bmi.w	c001532 <HAL_RCC_OscConfig+0x2fa>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 c001356:	6823      	ldr	r3, [r4, #0]
 c001358:	069b      	lsls	r3, r3, #26
 c00135a:	f100 8198 	bmi.w	c00168e <HAL_RCC_OscConfig+0x456>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 c00135e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 c001360:	2800      	cmp	r0, #0
 c001362:	f040 81bf 	bne.w	c0016e4 <HAL_RCC_OscConfig+0x4ac>
  return HAL_OK;
 c001366:	2000      	movs	r0, #0
 c001368:	e7ad      	b.n	c0012c6 <HAL_RCC_OscConfig+0x8e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c00136a:	f7ff fc57 	bl	c000c1c <HAL_GetTick>
 c00136e:	eba0 0008 	sub.w	r0, r0, r8
 c001372:	2802      	cmp	r0, #2
 c001374:	d9cd      	bls.n	c001312 <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
 c001376:	2003      	movs	r0, #3
 c001378:	e7a5      	b.n	c0012c6 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_MSI_DISABLE();
 c00137a:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c00137c:	f8df 8134 	ldr.w	r8, [pc, #308]	; c0014b4 <HAL_RCC_OscConfig+0x27c>
        __HAL_RCC_MSI_DISABLE();
 c001380:	f022 0201 	bic.w	r2, r2, #1
 c001384:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 c001386:	f7ff fc49 	bl	c000c1c <HAL_GetTick>
 c00138a:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c00138c:	f8d8 3000 	ldr.w	r3, [r8]
 c001390:	0799      	lsls	r1, r3, #30
 c001392:	d5d2      	bpl.n	c00133a <HAL_RCC_OscConfig+0x102>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c001394:	f7ff fc42 	bl	c000c1c <HAL_GetTick>
 c001398:	1bc0      	subs	r0, r0, r7
 c00139a:	2802      	cmp	r0, #2
 c00139c:	d9f6      	bls.n	c00138c <HAL_RCC_OscConfig+0x154>
 c00139e:	e7ea      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 c0013a0:	2d08      	cmp	r5, #8
 c0013a2:	4b44      	ldr	r3, [pc, #272]	; (c0014b4 <HAL_RCC_OscConfig+0x27c>)
 c0013a4:	d003      	beq.n	c0013ae <HAL_RCC_OscConfig+0x176>
 c0013a6:	2d0c      	cmp	r5, #12
 c0013a8:	d108      	bne.n	c0013bc <HAL_RCC_OscConfig+0x184>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 c0013aa:	2e03      	cmp	r6, #3
 c0013ac:	d106      	bne.n	c0013bc <HAL_RCC_OscConfig+0x184>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c0013ae:	681b      	ldr	r3, [r3, #0]
 c0013b0:	039f      	lsls	r7, r3, #14
 c0013b2:	d5c5      	bpl.n	c001340 <HAL_RCC_OscConfig+0x108>
 c0013b4:	6863      	ldr	r3, [r4, #4]
 c0013b6:	2b00      	cmp	r3, #0
 c0013b8:	d1c2      	bne.n	c001340 <HAL_RCC_OscConfig+0x108>
 c0013ba:	e79d      	b.n	c0012f8 <HAL_RCC_OscConfig+0xc0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c0013bc:	6862      	ldr	r2, [r4, #4]
 c0013be:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 c0013c2:	d112      	bne.n	c0013ea <HAL_RCC_OscConfig+0x1b2>
 c0013c4:	681a      	ldr	r2, [r3, #0]
 c0013c6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 c0013ca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 c0013cc:	f7ff fc26 	bl	c000c1c <HAL_GetTick>
 c0013d0:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c0013d2:	f8df 80e0 	ldr.w	r8, [pc, #224]	; c0014b4 <HAL_RCC_OscConfig+0x27c>
 c0013d6:	f8d8 3000 	ldr.w	r3, [r8]
 c0013da:	0398      	lsls	r0, r3, #14
 c0013dc:	d4b0      	bmi.n	c001340 <HAL_RCC_OscConfig+0x108>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c0013de:	f7ff fc1d 	bl	c000c1c <HAL_GetTick>
 c0013e2:	1bc0      	subs	r0, r0, r7
 c0013e4:	2864      	cmp	r0, #100	; 0x64
 c0013e6:	d9f6      	bls.n	c0013d6 <HAL_RCC_OscConfig+0x19e>
 c0013e8:	e7c5      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c0013ea:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 c0013ee:	d104      	bne.n	c0013fa <HAL_RCC_OscConfig+0x1c2>
 c0013f0:	681a      	ldr	r2, [r3, #0]
 c0013f2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 c0013f6:	601a      	str	r2, [r3, #0]
 c0013f8:	e7e4      	b.n	c0013c4 <HAL_RCC_OscConfig+0x18c>
 c0013fa:	6819      	ldr	r1, [r3, #0]
 c0013fc:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 c001400:	6019      	str	r1, [r3, #0]
 c001402:	6819      	ldr	r1, [r3, #0]
 c001404:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 c001408:	6019      	str	r1, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c00140a:	2a00      	cmp	r2, #0
 c00140c:	d1de      	bne.n	c0013cc <HAL_RCC_OscConfig+0x194>
        tickstart = HAL_GetTick();
 c00140e:	f7ff fc05 	bl	c000c1c <HAL_GetTick>
 c001412:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c001414:	f8df 809c 	ldr.w	r8, [pc, #156]	; c0014b4 <HAL_RCC_OscConfig+0x27c>
 c001418:	f8d8 3000 	ldr.w	r3, [r8]
 c00141c:	0399      	lsls	r1, r3, #14
 c00141e:	d58f      	bpl.n	c001340 <HAL_RCC_OscConfig+0x108>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c001420:	f7ff fbfc 	bl	c000c1c <HAL_GetTick>
 c001424:	1bc0      	subs	r0, r0, r7
 c001426:	2864      	cmp	r0, #100	; 0x64
 c001428:	d9f6      	bls.n	c001418 <HAL_RCC_OscConfig+0x1e0>
 c00142a:	e7a4      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 c00142c:	2d04      	cmp	r5, #4
 c00142e:	4b21      	ldr	r3, [pc, #132]	; (c0014b4 <HAL_RCC_OscConfig+0x27c>)
 c001430:	d003      	beq.n	c00143a <HAL_RCC_OscConfig+0x202>
 c001432:	2d0c      	cmp	r5, #12
 c001434:	d111      	bne.n	c00145a <HAL_RCC_OscConfig+0x222>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 c001436:	2e02      	cmp	r6, #2
 c001438:	d10f      	bne.n	c00145a <HAL_RCC_OscConfig+0x222>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c00143a:	681b      	ldr	r3, [r3, #0]
 c00143c:	055a      	lsls	r2, r3, #21
 c00143e:	d503      	bpl.n	c001448 <HAL_RCC_OscConfig+0x210>
 c001440:	68e3      	ldr	r3, [r4, #12]
 c001442:	2b00      	cmp	r3, #0
 c001444:	f43f af58 	beq.w	c0012f8 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c001448:	4a1a      	ldr	r2, [pc, #104]	; (c0014b4 <HAL_RCC_OscConfig+0x27c>)
 c00144a:	6921      	ldr	r1, [r4, #16]
 c00144c:	6853      	ldr	r3, [r2, #4]
 c00144e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 c001452:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 c001456:	6053      	str	r3, [r2, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c001458:	e775      	b.n	c001346 <HAL_RCC_OscConfig+0x10e>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 c00145a:	68e2      	ldr	r2, [r4, #12]
 c00145c:	b1c2      	cbz	r2, c001490 <HAL_RCC_OscConfig+0x258>
        __HAL_RCC_HSI_ENABLE();
 c00145e:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c001460:	4d14      	ldr	r5, [pc, #80]	; (c0014b4 <HAL_RCC_OscConfig+0x27c>)
        __HAL_RCC_HSI_ENABLE();
 c001462:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 c001466:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 c001468:	f7ff fbd8 	bl	c000c1c <HAL_GetTick>
 c00146c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c00146e:	682b      	ldr	r3, [r5, #0]
 c001470:	055b      	lsls	r3, r3, #21
 c001472:	d507      	bpl.n	c001484 <HAL_RCC_OscConfig+0x24c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c001474:	686b      	ldr	r3, [r5, #4]
 c001476:	6922      	ldr	r2, [r4, #16]
 c001478:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 c00147c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 c001480:	606b      	str	r3, [r5, #4]
 c001482:	e760      	b.n	c001346 <HAL_RCC_OscConfig+0x10e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c001484:	f7ff fbca 	bl	c000c1c <HAL_GetTick>
 c001488:	1b80      	subs	r0, r0, r6
 c00148a:	2802      	cmp	r0, #2
 c00148c:	d9ef      	bls.n	c00146e <HAL_RCC_OscConfig+0x236>
 c00148e:	e772      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 c001490:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c001492:	4e08      	ldr	r6, [pc, #32]	; (c0014b4 <HAL_RCC_OscConfig+0x27c>)
        __HAL_RCC_HSI_DISABLE();
 c001494:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 c001498:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 c00149a:	f7ff fbbf 	bl	c000c1c <HAL_GetTick>
 c00149e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0014a0:	6833      	ldr	r3, [r6, #0]
 c0014a2:	055f      	lsls	r7, r3, #21
 c0014a4:	f57f af4f 	bpl.w	c001346 <HAL_RCC_OscConfig+0x10e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c0014a8:	f7ff fbb8 	bl	c000c1c <HAL_GetTick>
 c0014ac:	1b40      	subs	r0, r0, r5
 c0014ae:	2802      	cmp	r0, #2
 c0014b0:	d9f6      	bls.n	c0014a0 <HAL_RCC_OscConfig+0x268>
 c0014b2:	e760      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
 c0014b4:	50021000 	.word	0x50021000
 c0014b8:	30000000 	.word	0x30000000
 c0014bc:	30000008 	.word	0x30000008
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 c0014c0:	6963      	ldr	r3, [r4, #20]
 c0014c2:	4dba      	ldr	r5, [pc, #744]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c0014c4:	b30b      	cbz	r3, c00150a <HAL_RCC_OscConfig+0x2d2>
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 c0014c6:	69a3      	ldr	r3, [r4, #24]
 c0014c8:	b9d3      	cbnz	r3, c001500 <HAL_RCC_OscConfig+0x2c8>
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c0014ca:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 c0014ce:	f023 0310 	bic.w	r3, r3, #16
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c0014d2:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      __HAL_RCC_LSI_ENABLE();
 c0014d6:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c0014da:	4eb4      	ldr	r6, [pc, #720]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
      __HAL_RCC_LSI_ENABLE();
 c0014dc:	f043 0301 	orr.w	r3, r3, #1
 c0014e0:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 c0014e4:	f7ff fb9a 	bl	c000c1c <HAL_GetTick>
 c0014e8:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c0014ea:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 c0014ee:	079a      	lsls	r2, r3, #30
 c0014f0:	f53f af2d 	bmi.w	c00134e <HAL_RCC_OscConfig+0x116>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c0014f4:	f7ff fb92 	bl	c000c1c <HAL_GetTick>
 c0014f8:	1b40      	subs	r0, r0, r5
 c0014fa:	2807      	cmp	r0, #7
 c0014fc:	d9f5      	bls.n	c0014ea <HAL_RCC_OscConfig+0x2b2>
 c0014fe:	e73a      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c001500:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 c001504:	f043 0310 	orr.w	r3, r3, #16
 c001508:	e7e3      	b.n	c0014d2 <HAL_RCC_OscConfig+0x29a>
      __HAL_RCC_LSI_DISABLE();
 c00150a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 c00150e:	f023 0301 	bic.w	r3, r3, #1
 c001512:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 c001516:	f7ff fb81 	bl	c000c1c <HAL_GetTick>
 c00151a:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c00151c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 c001520:	079b      	lsls	r3, r3, #30
 c001522:	f57f af14 	bpl.w	c00134e <HAL_RCC_OscConfig+0x116>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c001526:	f7ff fb79 	bl	c000c1c <HAL_GetTick>
 c00152a:	1b80      	subs	r0, r0, r6
 c00152c:	2807      	cmp	r0, #7
 c00152e:	d9f5      	bls.n	c00151c <HAL_RCC_OscConfig+0x2e4>
 c001530:	e721      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c001532:	4b9e      	ldr	r3, [pc, #632]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c001534:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 c001536:	00d7      	lsls	r7, r2, #3
 c001538:	d440      	bmi.n	c0015bc <HAL_RCC_OscConfig+0x384>
      pwrclkchanged = SET;
 c00153a:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 c00153c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 c00153e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 c001542:	659a      	str	r2, [r3, #88]	; 0x58
 c001544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c001546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c00154a:	9301      	str	r3, [sp, #4]
 c00154c:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c00154e:	4d98      	ldr	r5, [pc, #608]	; (c0017b0 <HAL_RCC_OscConfig+0x578>)
 c001550:	682b      	ldr	r3, [r5, #0]
 c001552:	05de      	lsls	r6, r3, #23
 c001554:	d534      	bpl.n	c0015c0 <HAL_RCC_OscConfig+0x388>
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 c001556:	68a3      	ldr	r3, [r4, #8]
 c001558:	4d94      	ldr	r5, [pc, #592]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c00155a:	f013 0f01 	tst.w	r3, #1
 c00155e:	d13f      	bne.n	c0015e0 <HAL_RCC_OscConfig+0x3a8>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c001560:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 c001564:	f022 0201 	bic.w	r2, r2, #1
 c001568:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c00156c:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 c001570:	f022 0204 	bic.w	r2, r2, #4
 c001574:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 c001578:	2b00      	cmp	r3, #0
 c00157a:	d140      	bne.n	c0015fe <HAL_RCC_OscConfig+0x3c6>
      tickstart = HAL_GetTick();
 c00157c:	f7ff fb4e 	bl	c000c1c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c001580:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 c001584:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c001586:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 c00158a:	0798      	lsls	r0, r3, #30
 c00158c:	d478      	bmi.n	c001680 <HAL_RCC_OscConfig+0x448>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 c00158e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 c001592:	0619      	lsls	r1, r3, #24
 c001594:	d54e      	bpl.n	c001634 <HAL_RCC_OscConfig+0x3fc>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c001596:	f241 3888 	movw	r8, #5000	; 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c00159a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 c00159e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c0015a2:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0015a6:	4d81      	ldr	r5, [pc, #516]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c0015a8:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 c0015ac:	051a      	lsls	r2, r3, #20
 c0015ae:	d541      	bpl.n	c001634 <HAL_RCC_OscConfig+0x3fc>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0015b0:	f7ff fb34 	bl	c000c1c <HAL_GetTick>
 c0015b4:	1b80      	subs	r0, r0, r6
 c0015b6:	4540      	cmp	r0, r8
 c0015b8:	d9f6      	bls.n	c0015a8 <HAL_RCC_OscConfig+0x370>
 c0015ba:	e6dc      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
    FlagStatus       pwrclkchanged = RESET;
 c0015bc:	2700      	movs	r7, #0
 c0015be:	e7c6      	b.n	c00154e <HAL_RCC_OscConfig+0x316>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c0015c0:	682b      	ldr	r3, [r5, #0]
 c0015c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c0015c6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 c0015c8:	f7ff fb28 	bl	c000c1c <HAL_GetTick>
 c0015cc:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c0015ce:	682b      	ldr	r3, [r5, #0]
 c0015d0:	05d8      	lsls	r0, r3, #23
 c0015d2:	d4c0      	bmi.n	c001556 <HAL_RCC_OscConfig+0x31e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c0015d4:	f7ff fb22 	bl	c000c1c <HAL_GetTick>
 c0015d8:	1b80      	subs	r0, r0, r6
 c0015da:	2802      	cmp	r0, #2
 c0015dc:	d9f7      	bls.n	c0015ce <HAL_RCC_OscConfig+0x396>
 c0015de:	e6ca      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 c0015e0:	f013 0f04 	tst.w	r3, #4
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c0015e4:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 c0015e8:	bf1e      	ittt	ne
 c0015ea:	f043 0304 	orrne.w	r3, r3, #4
 c0015ee:	f8c5 3090 	strne.w	r3, [r5, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c0015f2:	f8d5 3090 	ldrne.w	r3, [r5, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c0015f6:	f043 0301 	orr.w	r3, r3, #1
 c0015fa:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      tickstart = HAL_GetTick();
 c0015fe:	f7ff fb0d 	bl	c000c1c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c001602:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 c001606:	4605      	mov	r5, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c001608:	4e68      	ldr	r6, [pc, #416]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c00160a:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 c00160e:	0799      	lsls	r1, r3, #30
 c001610:	d519      	bpl.n	c001646 <HAL_RCC_OscConfig+0x40e>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c001612:	68a3      	ldr	r3, [r4, #8]
 c001614:	f013 0f80 	tst.w	r3, #128	; 0x80
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c001618:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c00161c:	d01f      	beq.n	c00165e <HAL_RCC_OscConfig+0x426>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c00161e:	f241 3888 	movw	r8, #5000	; 0x1388
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c001622:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c001626:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c00162a:	4e60      	ldr	r6, [pc, #384]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c00162c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 c001630:	051a      	lsls	r2, r3, #20
 c001632:	d50e      	bpl.n	c001652 <HAL_RCC_OscConfig+0x41a>
    if (pwrclkchanged == SET)
 c001634:	2f00      	cmp	r7, #0
 c001636:	f43f ae8e 	beq.w	c001356 <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_PWR_CLK_DISABLE();
 c00163a:	4a5c      	ldr	r2, [pc, #368]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c00163c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 c00163e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c001642:	6593      	str	r3, [r2, #88]	; 0x58
 c001644:	e687      	b.n	c001356 <HAL_RCC_OscConfig+0x11e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c001646:	f7ff fae9 	bl	c000c1c <HAL_GetTick>
 c00164a:	1b40      	subs	r0, r0, r5
 c00164c:	4540      	cmp	r0, r8
 c00164e:	d9dc      	bls.n	c00160a <HAL_RCC_OscConfig+0x3d2>
 c001650:	e691      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c001652:	f7ff fae3 	bl	c000c1c <HAL_GetTick>
 c001656:	1b40      	subs	r0, r0, r5
 c001658:	4540      	cmp	r0, r8
 c00165a:	d9e7      	bls.n	c00162c <HAL_RCC_OscConfig+0x3f4>
 c00165c:	e68b      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c00165e:	f241 3888 	movw	r8, #5000	; 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c001662:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c001666:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c00166a:	4e50      	ldr	r6, [pc, #320]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c00166c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 c001670:	051b      	lsls	r3, r3, #20
 c001672:	d5df      	bpl.n	c001634 <HAL_RCC_OscConfig+0x3fc>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c001674:	f7ff fad2 	bl	c000c1c <HAL_GetTick>
 c001678:	1b40      	subs	r0, r0, r5
 c00167a:	4540      	cmp	r0, r8
 c00167c:	d9f6      	bls.n	c00166c <HAL_RCC_OscConfig+0x434>
 c00167e:	e67a      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c001680:	f7ff facc 	bl	c000c1c <HAL_GetTick>
 c001684:	1b80      	subs	r0, r0, r6
 c001686:	4540      	cmp	r0, r8
 c001688:	f67f af7d 	bls.w	c001586 <HAL_RCC_OscConfig+0x34e>
 c00168c:	e673      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 c00168e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 c001690:	4d46      	ldr	r5, [pc, #280]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c001692:	b19b      	cbz	r3, c0016bc <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_HSI48_ENABLE();
 c001694:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 c001698:	f043 0301 	orr.w	r3, r3, #1
 c00169c:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 c0016a0:	f7ff fabc 	bl	c000c1c <HAL_GetTick>
 c0016a4:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c0016a6:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 c0016aa:	079f      	lsls	r7, r3, #30
 c0016ac:	f53f ae57 	bmi.w	c00135e <HAL_RCC_OscConfig+0x126>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c0016b0:	f7ff fab4 	bl	c000c1c <HAL_GetTick>
 c0016b4:	1b80      	subs	r0, r0, r6
 c0016b6:	2802      	cmp	r0, #2
 c0016b8:	d9f5      	bls.n	c0016a6 <HAL_RCC_OscConfig+0x46e>
 c0016ba:	e65c      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
      __HAL_RCC_HSI48_DISABLE();
 c0016bc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 c0016c0:	f023 0301 	bic.w	r3, r3, #1
 c0016c4:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 c0016c8:	f7ff faa8 	bl	c000c1c <HAL_GetTick>
 c0016cc:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c0016ce:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 c0016d2:	0798      	lsls	r0, r3, #30
 c0016d4:	f57f ae43 	bpl.w	c00135e <HAL_RCC_OscConfig+0x126>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c0016d8:	f7ff faa0 	bl	c000c1c <HAL_GetTick>
 c0016dc:	1b80      	subs	r0, r0, r6
 c0016de:	2802      	cmp	r0, #2
 c0016e0:	d9f5      	bls.n	c0016ce <HAL_RCC_OscConfig+0x496>
 c0016e2:	e648      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c0016e4:	4d31      	ldr	r5, [pc, #196]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c0016e6:	68ab      	ldr	r3, [r5, #8]
 c0016e8:	f003 030c 	and.w	r3, r3, #12
 c0016ec:	2b0c      	cmp	r3, #12
 c0016ee:	d063      	beq.n	c0017b8 <HAL_RCC_OscConfig+0x580>
        __HAL_RCC_PLL_DISABLE();
 c0016f0:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c0016f2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 c0016f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c0016f8:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c0016fa:	d13b      	bne.n	c001774 <HAL_RCC_OscConfig+0x53c>
        tickstart = HAL_GetTick();
 c0016fc:	f7ff fa8e 	bl	c000c1c <HAL_GetTick>
 c001700:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c001702:	682b      	ldr	r3, [r5, #0]
 c001704:	0199      	lsls	r1, r3, #6
 c001706:	d42f      	bmi.n	c001768 <HAL_RCC_OscConfig+0x530>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 c001708:	68ea      	ldr	r2, [r5, #12]
 c00170a:	4b2a      	ldr	r3, [pc, #168]	; (c0017b4 <HAL_RCC_OscConfig+0x57c>)
 c00170c:	4013      	ands	r3, r2
 c00170e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 c001710:	4313      	orrs	r3, r2
 c001712:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 c001714:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 c001718:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 c00171a:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 c00171e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 c001720:	3a01      	subs	r2, #1
 c001722:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 c001726:	6c22      	ldr	r2, [r4, #64]	; 0x40
 c001728:	0852      	lsrs	r2, r2, #1
 c00172a:	3a01      	subs	r2, #1
 c00172c:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 c001730:	6c62      	ldr	r2, [r4, #68]	; 0x44
 c001732:	0852      	lsrs	r2, r2, #1
 c001734:	3a01      	subs	r2, #1
 c001736:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 c00173a:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 c00173c:	682b      	ldr	r3, [r5, #0]
 c00173e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c001742:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 c001744:	68eb      	ldr	r3, [r5, #12]
 c001746:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c00174a:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 c00174c:	f7ff fa66 	bl	c000c1c <HAL_GetTick>
 c001750:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c001752:	4d16      	ldr	r5, [pc, #88]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
 c001754:	682b      	ldr	r3, [r5, #0]
 c001756:	019a      	lsls	r2, r3, #6
 c001758:	f53f ae05 	bmi.w	c001366 <HAL_RCC_OscConfig+0x12e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c00175c:	f7ff fa5e 	bl	c000c1c <HAL_GetTick>
 c001760:	1b00      	subs	r0, r0, r4
 c001762:	2802      	cmp	r0, #2
 c001764:	d9f6      	bls.n	c001754 <HAL_RCC_OscConfig+0x51c>
 c001766:	e606      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c001768:	f7ff fa58 	bl	c000c1c <HAL_GetTick>
 c00176c:	1b80      	subs	r0, r0, r6
 c00176e:	2802      	cmp	r0, #2
 c001770:	d9c7      	bls.n	c001702 <HAL_RCC_OscConfig+0x4ca>
 c001772:	e600      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
        if (READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 c001774:	682b      	ldr	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 c001776:	4c0d      	ldr	r4, [pc, #52]	; (c0017ac <HAL_RCC_OscConfig+0x574>)
        if (READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 c001778:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 c00177c:	bf02      	ittt	eq
 c00177e:	68eb      	ldreq	r3, [r5, #12]
 c001780:	f023 0303 	biceq.w	r3, r3, #3
 c001784:	60eb      	streq	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 c001786:	68e3      	ldr	r3, [r4, #12]
 c001788:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 c00178c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c001790:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 c001792:	f7ff fa43 	bl	c000c1c <HAL_GetTick>
 c001796:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c001798:	6823      	ldr	r3, [r4, #0]
 c00179a:	019b      	lsls	r3, r3, #6
 c00179c:	f57f ade3 	bpl.w	c001366 <HAL_RCC_OscConfig+0x12e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c0017a0:	f7ff fa3c 	bl	c000c1c <HAL_GetTick>
 c0017a4:	1b40      	subs	r0, r0, r5
 c0017a6:	2802      	cmp	r0, #2
 c0017a8:	d9f6      	bls.n	c001798 <HAL_RCC_OscConfig+0x560>
 c0017aa:	e5e4      	b.n	c001376 <HAL_RCC_OscConfig+0x13e>
 c0017ac:	50021000 	.word	0x50021000
 c0017b0:	50007000 	.word	0x50007000
 c0017b4:	019f800c 	.word	0x019f800c
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 c0017b8:	2801      	cmp	r0, #1
 c0017ba:	f43f ad84 	beq.w	c0012c6 <HAL_RCC_OscConfig+0x8e>
        pll_config = RCC->PLLCFGR;
 c0017be:	68eb      	ldr	r3, [r5, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c0017c0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 c0017c2:	f003 0103 	and.w	r1, r3, #3
 c0017c6:	4291      	cmp	r1, r2
 c0017c8:	f47f ad96 	bne.w	c0012f8 <HAL_RCC_OscConfig+0xc0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c0017cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 c0017ce:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 c0017d2:	3901      	subs	r1, #1
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c0017d4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 c0017d8:	f47f ad8e 	bne.w	c0012f8 <HAL_RCC_OscConfig+0xc0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c0017dc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 c0017de:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c0017e2:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 c0017e6:	f47f ad87 	bne.w	c0012f8 <HAL_RCC_OscConfig+0xc0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c0017ea:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 c0017ec:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c0017f0:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 c0017f4:	f47f ad80 	bne.w	c0012f8 <HAL_RCC_OscConfig+0xc0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c0017f8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 c0017fa:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 c0017fe:	0852      	lsrs	r2, r2, #1
 c001800:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c001802:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 c001806:	f47f ad77 	bne.w	c0012f8 <HAL_RCC_OscConfig+0xc0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 c00180a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 c00180c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 c001810:	0852      	lsrs	r2, r2, #1
 c001812:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c001814:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 c001818:	f43f ada5 	beq.w	c001366 <HAL_RCC_OscConfig+0x12e>
 c00181c:	e56c      	b.n	c0012f8 <HAL_RCC_OscConfig+0xc0>
 c00181e:	bf00      	nop

0c001820 <HAL_RCC_ClockConfig>:
{
 c001820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c001824:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 c001826:	4604      	mov	r4, r0
 c001828:	b910      	cbnz	r0, c001830 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 c00182a:	2001      	movs	r0, #1
}
 c00182c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c001830:	4a75      	ldr	r2, [pc, #468]	; (c001a08 <HAL_RCC_ClockConfig+0x1e8>)
 c001832:	6813      	ldr	r3, [r2, #0]
 c001834:	f003 030f 	and.w	r3, r3, #15
 c001838:	428b      	cmp	r3, r1
 c00183a:	d32c      	bcc.n	c001896 <HAL_RCC_ClockConfig+0x76>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 c00183c:	6821      	ldr	r1, [r4, #0]
 c00183e:	f011 0601 	ands.w	r6, r1, #1
 c001842:	d133      	bne.n	c0018ac <HAL_RCC_ClockConfig+0x8c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c001844:	6821      	ldr	r1, [r4, #0]
 c001846:	0788      	lsls	r0, r1, #30
 c001848:	f140 80c1 	bpl.w	c0019ce <HAL_RCC_ClockConfig+0x1ae>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c00184c:	4a6f      	ldr	r2, [pc, #444]	; (c001a0c <HAL_RCC_ClockConfig+0x1ec>)
 c00184e:	68a0      	ldr	r0, [r4, #8]
 c001850:	6893      	ldr	r3, [r2, #8]
 c001852:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c001856:	4303      	orrs	r3, r0
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 c001858:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 c00185a:	4a6b      	ldr	r2, [pc, #428]	; (c001a08 <HAL_RCC_ClockConfig+0x1e8>)
 c00185c:	6813      	ldr	r3, [r2, #0]
 c00185e:	f003 030f 	and.w	r3, r3, #15
 c001862:	42ab      	cmp	r3, r5
 c001864:	f200 80bb 	bhi.w	c0019de <HAL_RCC_ClockConfig+0x1be>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c001868:	074a      	lsls	r2, r1, #29
 c00186a:	f100 80c4 	bmi.w	c0019f6 <HAL_RCC_ClockConfig+0x1d6>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c00186e:	070b      	lsls	r3, r1, #28
 c001870:	d507      	bpl.n	c001882 <HAL_RCC_ClockConfig+0x62>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 c001872:	4a66      	ldr	r2, [pc, #408]	; (c001a0c <HAL_RCC_ClockConfig+0x1ec>)
 c001874:	6921      	ldr	r1, [r4, #16]
 c001876:	6893      	ldr	r3, [r2, #8]
 c001878:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 c00187c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 c001880:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c001882:	f7ff fcc9 	bl	c001218 <HAL_RCC_GetHCLKFreq>
 c001886:	4b62      	ldr	r3, [pc, #392]	; (c001a10 <HAL_RCC_ClockConfig+0x1f0>)
 c001888:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 c00188a:	4b62      	ldr	r3, [pc, #392]	; (c001a14 <HAL_RCC_ClockConfig+0x1f4>)
 c00188c:	6818      	ldr	r0, [r3, #0]
}
 c00188e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 c001892:	f7ff b97f 	b.w	c000b94 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 c001896:	6813      	ldr	r3, [r2, #0]
 c001898:	f023 030f 	bic.w	r3, r3, #15
 c00189c:	430b      	orrs	r3, r1
 c00189e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c0018a0:	6813      	ldr	r3, [r2, #0]
 c0018a2:	f003 030f 	and.w	r3, r3, #15
 c0018a6:	428b      	cmp	r3, r1
 c0018a8:	d1bf      	bne.n	c00182a <HAL_RCC_ClockConfig+0xa>
 c0018aa:	e7c7      	b.n	c00183c <HAL_RCC_ClockConfig+0x1c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c0018ac:	6862      	ldr	r2, [r4, #4]
 c0018ae:	4b57      	ldr	r3, [pc, #348]	; (c001a0c <HAL_RCC_ClockConfig+0x1ec>)
 c0018b0:	2a03      	cmp	r2, #3
 c0018b2:	d171      	bne.n	c001998 <HAL_RCC_ClockConfig+0x178>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0018b4:	681a      	ldr	r2, [r3, #0]
 c0018b6:	0192      	lsls	r2, r2, #6
 c0018b8:	d5b7      	bpl.n	c00182a <HAL_RCC_ClockConfig+0xa>
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
  uint32_t msirange = 0U;
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 c0018ba:	68da      	ldr	r2, [r3, #12]
 c0018bc:	f002 0203 	and.w	r2, r2, #3
 c0018c0:	2a01      	cmp	r2, #1
 c0018c2:	d121      	bne.n	c001908 <HAL_RCC_ClockConfig+0xe8>
  {
    /* Get MSI range source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c0018c4:	681a      	ldr	r2, [r3, #0]
 c0018c6:	0717      	lsls	r7, r2, #28
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0018c8:	bf54      	ite	pl
 c0018ca:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0018ce:	681b      	ldrmi	r3, [r3, #0]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 c0018d0:	4a51      	ldr	r2, [pc, #324]	; (c001a18 <HAL_RCC_ClockConfig+0x1f8>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0018d2:	bf54      	ite	pl
 c0018d4:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0018d8:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
    msirange = MSIRangeTable[msirange];
 c0018dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c0018e0:	4e4a      	ldr	r6, [pc, #296]	; (c001a0c <HAL_RCC_ClockConfig+0x1ec>)
 c0018e2:	68f7      	ldr	r7, [r6, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0018e4:	68f3      	ldr	r3, [r6, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c0018e6:	f007 0703 	and.w	r7, r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0018ea:	f3c3 1303 	ubfx	r3, r3, #4, #4

  switch (pllsource)
 c0018ee:	2f02      	cmp	r7, #2
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0018f0:	f103 0001 	add.w	r0, r3, #1
  switch (pllsource)
 c0018f4:	d00a      	beq.n	c00190c <HAL_RCC_ClockConfig+0xec>
 c0018f6:	2f03      	cmp	r7, #3
 c0018f8:	d037      	beq.n	c00196a <HAL_RCC_ClockConfig+0x14a>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
      break;

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0018fa:	fbb2 f3f0 	udiv	r3, r2, r0
 c0018fe:	68f6      	ldr	r6, [r6, #12]
 c001900:	f3c6 2606 	ubfx	r6, r6, #8, #7
 c001904:	4373      	muls	r3, r6
      break;
 c001906:	e008      	b.n	c00191a <HAL_RCC_ClockConfig+0xfa>
  uint32_t msirange = 0U;
 c001908:	2200      	movs	r2, #0
 c00190a:	e7e9      	b.n	c0018e0 <HAL_RCC_ClockConfig+0xc0>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c00190c:	68f2      	ldr	r2, [r6, #12]
 c00190e:	4b43      	ldr	r3, [pc, #268]	; (c001a1c <HAL_RCC_ClockConfig+0x1fc>)
 c001910:	f3c2 2206 	ubfx	r2, r2, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c001914:	fbb3 f3f0 	udiv	r3, r3, r0
 c001918:	4353      	muls	r3, r2
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c00191a:	483c      	ldr	r0, [pc, #240]	; (c001a0c <HAL_RCC_ClockConfig+0x1ec>)
 c00191c:	68c2      	ldr	r2, [r0, #12]
 c00191e:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c001922:	3201      	adds	r2, #1
 c001924:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco / pllr;
 c001926:	fbb3 f3f2 	udiv	r3, r3, r2
      if (pllfreq > 80000000U)
 c00192a:	4a3d      	ldr	r2, [pc, #244]	; (c001a20 <HAL_RCC_ClockConfig+0x200>)
 c00192c:	4293      	cmp	r3, r2
 c00192e:	d821      	bhi.n	c001974 <HAL_RCC_ClockConfig+0x154>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 c001930:	2600      	movs	r6, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c001932:	4f36      	ldr	r7, [pc, #216]	; (c001a0c <HAL_RCC_ClockConfig+0x1ec>)
 c001934:	6862      	ldr	r2, [r4, #4]
 c001936:	68bb      	ldr	r3, [r7, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c001938:	f241 3988 	movw	r9, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c00193c:	f023 0303 	bic.w	r3, r3, #3
 c001940:	4313      	orrs	r3, r2
 c001942:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 c001944:	f7ff f96a 	bl	c000c1c <HAL_GetTick>
 c001948:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c00194a:	68bb      	ldr	r3, [r7, #8]
 c00194c:	6862      	ldr	r2, [r4, #4]
 c00194e:	f003 030c 	and.w	r3, r3, #12
 c001952:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 c001956:	f43f af75 	beq.w	c001844 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c00195a:	f7ff f95f 	bl	c000c1c <HAL_GetTick>
 c00195e:	eba0 0008 	sub.w	r0, r0, r8
 c001962:	4548      	cmp	r0, r9
 c001964:	d9f1      	bls.n	c00194a <HAL_RCC_ClockConfig+0x12a>
        return HAL_TIMEOUT;
 c001966:	2003      	movs	r0, #3
 c001968:	e760      	b.n	c00182c <HAL_RCC_ClockConfig+0xc>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c00196a:	68f2      	ldr	r2, [r6, #12]
 c00196c:	4b2d      	ldr	r3, [pc, #180]	; (c001a24 <HAL_RCC_ClockConfig+0x204>)
 c00196e:	f3c2 2206 	ubfx	r2, r2, #8, #7
 c001972:	e7cf      	b.n	c001914 <HAL_RCC_ClockConfig+0xf4>
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c001974:	6883      	ldr	r3, [r0, #8]
 c001976:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 c00197a:	d107      	bne.n	c00198c <HAL_RCC_ClockConfig+0x16c>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c00197c:	6883      	ldr	r3, [r0, #8]
 c00197e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c001982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c001986:	6083      	str	r3, [r0, #8]
        hpre = RCC_SYSCLK_DIV2;
 c001988:	2680      	movs	r6, #128	; 0x80
 c00198a:	e7d2      	b.n	c001932 <HAL_RCC_ClockConfig+0x112>
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 c00198c:	078e      	lsls	r6, r1, #30
 c00198e:	d5cf      	bpl.n	c001930 <HAL_RCC_ClockConfig+0x110>
 c001990:	68a3      	ldr	r3, [r4, #8]
 c001992:	2b00      	cmp	r3, #0
 c001994:	d1cc      	bne.n	c001930 <HAL_RCC_ClockConfig+0x110>
 c001996:	e7f1      	b.n	c00197c <HAL_RCC_ClockConfig+0x15c>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c001998:	2a02      	cmp	r2, #2
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c00199a:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c00199c:	d110      	bne.n	c0019c0 <HAL_RCC_ClockConfig+0x1a0>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c00199e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c0019a2:	f43f af42 	beq.w	c00182a <HAL_RCC_ClockConfig+0xa>
      pllfreq = HAL_RCC_GetSysClockFreq();
 c0019a6:	f7ff fbdf 	bl	c001168 <HAL_RCC_GetSysClockFreq>
      if (pllfreq > 80000000U)
 c0019aa:	4b1d      	ldr	r3, [pc, #116]	; (c001a20 <HAL_RCC_ClockConfig+0x200>)
 c0019ac:	4298      	cmp	r0, r3
 c0019ae:	d9bf      	bls.n	c001930 <HAL_RCC_ClockConfig+0x110>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c0019b0:	4a16      	ldr	r2, [pc, #88]	; (c001a0c <HAL_RCC_ClockConfig+0x1ec>)
 c0019b2:	6893      	ldr	r3, [r2, #8]
 c0019b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c0019b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c0019bc:	6093      	str	r3, [r2, #8]
 c0019be:	e7e3      	b.n	c001988 <HAL_RCC_ClockConfig+0x168>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 c0019c0:	b912      	cbnz	r2, c0019c8 <HAL_RCC_ClockConfig+0x1a8>
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c0019c2:	f013 0f02 	tst.w	r3, #2
 c0019c6:	e7ec      	b.n	c0019a2 <HAL_RCC_ClockConfig+0x182>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c0019c8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 c0019cc:	e7e9      	b.n	c0019a2 <HAL_RCC_ClockConfig+0x182>
    if (hpre == RCC_SYSCLK_DIV2)
 c0019ce:	2e80      	cmp	r6, #128	; 0x80
 c0019d0:	f47f af43 	bne.w	c00185a <HAL_RCC_ClockConfig+0x3a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 c0019d4:	4a0d      	ldr	r2, [pc, #52]	; (c001a0c <HAL_RCC_ClockConfig+0x1ec>)
 c0019d6:	6893      	ldr	r3, [r2, #8]
 c0019d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c0019dc:	e73c      	b.n	c001858 <HAL_RCC_ClockConfig+0x38>
    __HAL_FLASH_SET_LATENCY(FLatency);
 c0019de:	6813      	ldr	r3, [r2, #0]
 c0019e0:	f023 030f 	bic.w	r3, r3, #15
 c0019e4:	432b      	orrs	r3, r5
 c0019e6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c0019e8:	6813      	ldr	r3, [r2, #0]
 c0019ea:	f003 030f 	and.w	r3, r3, #15
 c0019ee:	42ab      	cmp	r3, r5
 c0019f0:	f47f af1b 	bne.w	c00182a <HAL_RCC_ClockConfig+0xa>
 c0019f4:	e738      	b.n	c001868 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 c0019f6:	4a05      	ldr	r2, [pc, #20]	; (c001a0c <HAL_RCC_ClockConfig+0x1ec>)
 c0019f8:	68e0      	ldr	r0, [r4, #12]
 c0019fa:	6893      	ldr	r3, [r2, #8]
 c0019fc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 c001a00:	4303      	orrs	r3, r0
 c001a02:	6093      	str	r3, [r2, #8]
 c001a04:	e733      	b.n	c00186e <HAL_RCC_ClockConfig+0x4e>
 c001a06:	bf00      	nop
 c001a08:	50022000 	.word	0x50022000
 c001a0c:	50021000 	.word	0x50021000
 c001a10:	30000000 	.word	0x30000000
 c001a14:	30000008 	.word	0x30000008
 c001a18:	0c001b08 	.word	0x0c001b08
 c001a1c:	00f42400 	.word	0x00f42400
 c001a20:	04c4b400 	.word	0x04c4b400
 c001a24:	007a1200 	.word	0x007a1200

0c001a28 <HAL_RTCEx_SecureModeSet>:
  assert_param(IS_TAMP_SECURE_FULL(secureState->tampSecureFull));
  assert_param(IS_RTC_BKP(secureState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(secureState->backupRegisterStartZone3));

  /* RTC, rtcNonSecureFeatures is only relevant if secureState->rtcSecureFull == RTC_SECURE_FULL_NO */
  WRITE_REG(RTC->SMCR, secureState->rtcSecureFull | secureState->rtcNonSecureFeatures);
 c001a28:	e9d1 3200 	ldrd	r3, r2, [r1]
 c001a2c:	4313      	orrs	r3, r2
 c001a2e:	4a07      	ldr	r2, [pc, #28]	; (c001a4c <HAL_RTCEx_SecureModeSet+0x24>)
            secureState->tampSecureFull |
            (TAMP_SMCR_BKPRWDPROT & (secureState->backupRegisterStartZone2 << TAMP_SMCR_BKPRWDPROT_Pos)) |
            (TAMP_SMCR_BKPWDPROT & (secureState->backupRegisterStartZone3 << TAMP_SMCR_BKPWDPROT_Pos)));

  return HAL_OK;
}
 c001a30:	2000      	movs	r0, #0
  WRITE_REG(RTC->SMCR, secureState->rtcSecureFull | secureState->rtcNonSecureFeatures);
 c001a32:	6213      	str	r3, [r2, #32]
  WRITE_REG(TAMP->SMCR,
 c001a34:	688a      	ldr	r2, [r1, #8]
 c001a36:	7b0b      	ldrb	r3, [r1, #12]
 c001a38:	4313      	orrs	r3, r2
 c001a3a:	690a      	ldr	r2, [r1, #16]
 c001a3c:	0412      	lsls	r2, r2, #16
 c001a3e:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 c001a42:	4313      	orrs	r3, r2
 c001a44:	4a02      	ldr	r2, [pc, #8]	; (c001a50 <HAL_RTCEx_SecureModeSet+0x28>)
 c001a46:	6213      	str	r3, [r2, #32]
}
 c001a48:	4770      	bx	lr
 c001a4a:	bf00      	nop
 c001a4c:	50002800 	.word	0x50002800
 c001a50:	50003400 	.word	0x50003400

0c001a54 <HAL_RTCEx_PrivilegeModeSet>:
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 c001a54:	e9d1 3200 	ldrd	r3, r2, [r1]
 c001a58:	4313      	orrs	r3, r2
 c001a5a:	4a09      	ldr	r2, [pc, #36]	; (c001a80 <HAL_RTCEx_PrivilegeModeSet+0x2c>)
 c001a5c:	61d3      	str	r3, [r2, #28]

  /* TAMP and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone);
 c001a5e:	e9d1 3202 	ldrd	r3, r2, [r1, #8]
 c001a62:	4313      	orrs	r3, r2
 c001a64:	4a07      	ldr	r2, [pc, #28]	; (c001a84 <HAL_RTCEx_PrivilegeModeSet+0x30>)
 c001a66:	6253      	str	r3, [r2, #36]	; 0x24

  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SMCR,
 c001a68:	6a13      	ldr	r3, [r2, #32]
 c001a6a:	6908      	ldr	r0, [r1, #16]
 c001a6c:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 c001a70:	6949      	ldr	r1, [r1, #20]
 c001a72:	4303      	orrs	r3, r0
 c001a74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
             (TAMP_SMCR_BKPRWDPROT | TAMP_SMCR_BKPWDPROT),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SMCR_BKPRWDPROT_Pos) | (privilegeState->backupRegisterStartZone3 << TAMP_SMCR_BKPWDPROT_Pos)));

  return HAL_OK;
}
 c001a78:	2000      	movs	r0, #0
  MODIFY_REG(TAMP->SMCR,
 c001a7a:	6213      	str	r3, [r2, #32]
}
 c001a7c:	4770      	bx	lr
 c001a7e:	bf00      	nop
 c001a80:	50002800 	.word	0x50002800
 c001a84:	50003400 	.word	0x50003400

0c001a88 <__libc_init_array>:
 c001a88:	b570      	push	{r4, r5, r6, lr}
 c001a8a:	4d0d      	ldr	r5, [pc, #52]	; (c001ac0 <__libc_init_array+0x38>)
 c001a8c:	2600      	movs	r6, #0
 c001a8e:	4c0d      	ldr	r4, [pc, #52]	; (c001ac4 <__libc_init_array+0x3c>)
 c001a90:	1b64      	subs	r4, r4, r5
 c001a92:	10a4      	asrs	r4, r4, #2
 c001a94:	42a6      	cmp	r6, r4
 c001a96:	d109      	bne.n	c001aac <__libc_init_array+0x24>
 c001a98:	4d0b      	ldr	r5, [pc, #44]	; (c001ac8 <__libc_init_array+0x40>)
 c001a9a:	2600      	movs	r6, #0
 c001a9c:	4c0b      	ldr	r4, [pc, #44]	; (c001acc <__libc_init_array+0x44>)
 c001a9e:	f000 f81f 	bl	c001ae0 <_init>
 c001aa2:	1b64      	subs	r4, r4, r5
 c001aa4:	10a4      	asrs	r4, r4, #2
 c001aa6:	42a6      	cmp	r6, r4
 c001aa8:	d105      	bne.n	c001ab6 <__libc_init_array+0x2e>
 c001aaa:	bd70      	pop	{r4, r5, r6, pc}
 c001aac:	f855 3b04 	ldr.w	r3, [r5], #4
 c001ab0:	3601      	adds	r6, #1
 c001ab2:	4798      	blx	r3
 c001ab4:	e7ee      	b.n	c001a94 <__libc_init_array+0xc>
 c001ab6:	f855 3b04 	ldr.w	r3, [r5], #4
 c001aba:	3601      	adds	r6, #1
 c001abc:	4798      	blx	r3
 c001abe:	e7f2      	b.n	c001aa6 <__libc_init_array+0x1e>
 c001ac0:	0c001b48 	.word	0x0c001b48
 c001ac4:	0c001b48 	.word	0x0c001b48
 c001ac8:	0c001b48 	.word	0x0c001b48
 c001acc:	0c001b4c 	.word	0x0c001b4c

0c001ad0 <memset>:
 c001ad0:	4402      	add	r2, r0
 c001ad2:	4603      	mov	r3, r0
 c001ad4:	4293      	cmp	r3, r2
 c001ad6:	d100      	bne.n	c001ada <memset+0xa>
 c001ad8:	4770      	bx	lr
 c001ada:	f803 1b01 	strb.w	r1, [r3], #1
 c001ade:	e7f9      	b.n	c001ad4 <memset+0x4>

0c001ae0 <_init>:
 c001ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c001ae2:	bf00      	nop
 c001ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c001ae6:	bc08      	pop	{r3}
 c001ae8:	469e      	mov	lr, r3
 c001aea:	4770      	bx	lr

0c001aec <_fini>:
 c001aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c001aee:	bf00      	nop
 c001af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c001af2:	bc08      	pop	{r3}
 c001af4:	469e      	mov	lr, r3
 c001af6:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

0c03e000 <SECURE_LEDToggle_RED>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c2 bb3a 	b.w	c00067c <__acle_se_SECURE_LEDToggle_RED>

0c03e008 <SECURE_LED_RED>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7c2 bb74 	b.w	c0006f8 <__acle_se_SECURE_LED_RED>

0c03e010 <SECURE_SystemCoreClockUpdate>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c2 bd58 	b.w	c000ac8 <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e018 <SECURE_RegisterCallback>:
 c03e018:	e97f e97f 	sg
 c03e01c:	f7c2 baec 	b.w	c0005f8 <__acle_se_SECURE_RegisterCallback>

0c03e020 <SECURE_LED_YELLOW>:
 c03e020:	e97f e97f 	sg
 c03e024:	f7c2 bbe4 	b.w	c0007f0 <__acle_se_SECURE_LED_YELLOW>

0c03e028 <SECURE_LEDToggle_YELLOW>:
 c03e028:	e97f e97f 	sg
 c03e02c:	f7c2 bba2 	b.w	c000774 <__acle_se_SECURE_LEDToggle_YELLOW>
	...
