<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta name="keywords" content="Yuzhe Ma, CUHK-CSE" />
<meta name="description" content="Yuzhe Ma's Homepage, CUHK-CSE" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="shortcut icon" href="img/cuhk_logo.png" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/jemdoc_yuzhe.css" type="text/css" />
<link rel="stylesheet" href="ccs/myMiddle.css" type="text/css" />
<title>Yuan Pu -- CSE CUHK</title>
</head>
<body>
<div id="layout-content">
<table class="imgtable"><tr><td>
<img src="img/leslie.png" alt="" width="150px" height="Yuan PU" />&nbsp;</td>
<td align="left"><h1>Yuan PU (蒲渊)</h1>
<p><b>Ph.D. Student</b>  
<a href="http://www.cse.cuhk.edu.hk">Department of Computer Science and Engineering</a> <br />
<a href="http://www.cuhk.edu.hk/english/index.html">The Chinese University of Hong Kong</a> <br />
<b>Supervisor</b>: <a href="http://www.cse.cuhk.edu.hk/~byu/">Prof. Bei YU</a> <br />
<b>Email</b>:pyxch11081210@gmail.com<br /></p>
<p><a href="https://github.com/lesliepy99" target="<u>blank"><img src="img/github-3.png" height=30></a> <br />           </p>
</td></tr></table>
<h2>Biography</h2>
<p>I am a third-year Ph.D. Student at <a href="http://www.cse.cuhk.edu.hk">the Department of Computer Science and Engineering</a>, <a href="http://www.cuhk.edu.hk">the Chinese University of Hong Kong (CUHK)</a>, supervised by <a href="http://www.cse.cuhk.edu.hk/~byu/">Prof. Bei YU</a> since 2023 Fall. Prior to that, I obtained my B.Sc. degree in Computer Science from The Chinese University of Hong Kong in 2022.<br /> </p>
<h2>Recent News</h2>
<div class="infoblock">
<div class="blockcontent">
<ul>
<li><p>July/2025: Our two works, BIGX and MM-GRADE, are accepted by ICCAD 2025, see you in Munich!</p>
</li>
<li><p>May/2025: Our work RAG-EDA is accepted by TCAD.</p>
</li>
<li><p>Feb/2025: Visit in UT Austin!</p>
</li>
<li><p>Our work IncreMacro is accepted by TCAD.</p>
</li>
<li><p>Our work HeLO is accepted by ISPD 2025 and nominated as best paper candidate.</p>
</li>
<li><p>Our work “Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA” is accepted by ICCAD 2024 and is nominated as best paper candidate.</p>
</li>
<li><p>Our paper Lesyn is accepted by DAC 2024.</p>
</li>
<li><p>Our work Incremacro is nominated as best paper candidate by ISPD 2024.</p>
</li>
</ul>
</div></div>
<h2>Research Interest</h2>
<ul>
<li><p>AI/LLM in EDA</p>
</li>
<li><p>AI for Science</p>
</li>
<li><p>Combinatorial Algorithms in EDA</p>
</li>
</ul>
<h2>Publication</h2>
<h3>Conference papers</h3>
<ul>
<li><p>[C17] Yuhan Qin, <b>Yuan Pu</b>, Tairu Qiu, Zhuolun He, Bei Yu, “Infusing EDA Knowledge into LLM Systems: An Information-Source Perspective”, ACM International Symposium on Physical Design (ISPD), Bonn, Mar. 15–18, 2026. 
</p>
</li>
<li><p>[C16] Peng Xu, Ziyang Yu, <b>Yuan Pu</b>, Xinyun Zhang, Donger Luo, Hao Geng, Siyuan Xu, Tsung-Yi Ho, Bei Yu, “RATuner: Retrieval-Augmented VLSI Flow Design Parameter Tuning Framework”, IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Verona, Italy, Apr. 20–22, 2026.
</p>
</li>
<li><p>[C15] Lancheng Zou, Sing Sen YE, Shuo Yin, <b>Yuan Pu</b>, Jiaxi Jiang, Siting Liu, Yuxuan Zhao, Bei Yu, “IncreMacro-3D: Incremental Macro Placement for Face-to-Face Stacked Memory-on-Logic 3D ICs”, IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Verona, Italy, Apr. 20–22, 2026.
</p>
</li>
<li><p>[C14] Zhenghao Chen, <b>Yuan Pu</b>, Hairuo Han, Yuntao Nie, Jiajun Qin, Yuhan Qin, Tairu Qiu, Zhuolun He, Jianwang Zhai, Bei Yu, Kang Zhao, “MAEDA: An LLM-Powered Multi-Agent Evaluation Framework for EDA Tool Documentation QA”, IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Verona, Italy, Apr. 20–22, 2026.
</p>
</li>
<li><p>[C13] Zhaohai Di, Jindong Tu, Zhiyuan HE, <b>Yuan Pu</b>, Jiawei Liu, Chong Tong, Tsung-Yi Ho, Bei Yu, Tinghuan Chen, “Smart-PCLib: A LLM-based Multi-Agent Framework for Automated PCB Component Library Generation”, IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Verona, Italy, Apr. 20–22, 2026. (<span style="color:red"><b>Best Paper Award Nomination</b></span>)
</p>
</li>
<li><p>[C12] <b>Yuan Pu*</b>, Yuhao Ji*, Siying Yu, Zuodong Zhang, Zizheng Guo, Zhuolun He, Yibo Lin, David Z. Pan, Bei Yu, “GPU Acceleration for Versatile Buffer Insertion”, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Oct. 26–30, 2025.
</p>
</li>
<li><p>[C11] <b>Yuan Pu</b>, Zhuolun He, Shutong Lin, Jiajun Qin, Xinyun Zhang, Hairuo Han, Haisheng Zheng, Yuqi Jiang, Cheng Zhuo, Qi Sun, David Z. Pan, Bei Yu, “MM-GRADE: A Multi-Modal EDA Tool Documentation QA Framework Leveraging Retrieval Augmented Generation”, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Oct. 26–30, 2025.
</p>
</li>
<li><p>[C10] Baohui Xie, Xinrui Zhu, Zhiyuan Lu, <b>Yuan Pu</b>, Tongkai Wu, Xiaofeng Zou, Bei Yu, Tinghuan Chen, “DSPlacer: DSP Placement for FPGA-based CNN accelerator”, ACM/IEEE Design Automation Conference (DAC), San Francisco, Jun. 22–25, 2025.
</p>
</li>
<li><p>[C9] Haoyuan Wu, Haisheng Zheng, <b>Yuan Pu</b>, Bei Yu, “Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment”, International Conference on Learning Representations (ICLR), Singapore, Apr. 24–28, 2025.
</p>
</li>
<li><p>[C8] <b>Yuan Pu</b>, Fangzhou Liu, Zhuolun He, Keren Zhu, Rongliang Fu, Ziyi Wang, Tsung-Yi Ho, Bei Yu, “HeLO: A Heterogeneous Logic Optimization Framework by Hierarchical Clustering and Graph Learning”, ACM International Symposium on Physical Design (ISPD), Austin, Mar. 16–19, 2025. (<span style="color:red"><b>Best Paper Award Nomination</b></span>)
</p>
</li>
<li><p>[C7] <b>Yuan Pu</b>, Zhuolun He, Tairu Qiu, Haoyuan Wu, Bei Yu, “Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA”, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, Oct. 27–31, 2024. (<span style="color:red"><b>Best Paper Award Nomination</b></span>)
</p>
</li>
<li><p>[C6] Hongduo Liu, Peng Xu, <b>Yuan Pu</b>, Lihao Yin, Hui-Ling Zhen, Mingxuan Yuan, Tsung-Yi Ho, Bei Yu, “NeuroSelect: Learning to Select Clauses in SAT Solvers”, ACM/IEEE Design Automation Conference (DAC), San Francisco, Jun. 23–27, 2024.
</p>
</li>
<li><p>[C5] <b>Yuan Pu</b>, Fangzhou Liu, Yu Zhang, Zhuolun He, Kai-Yuan Chao, Yibo Lin, and Bei Yu. “Lesyn: Placement-aware Logic Resynthesis for Non-Integer Multiple-Cell-Height Designs,” ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, Jun. 23–27, 2024.
</p>
</li>
<li><p>[C4] Yu Zhang, <b>Yuan Pu</b>, Fangzhou Liu, Peiyu Liao, Kaiyuan Chao, Keren Zhu, Yibo Lin, Bei Yu, “Multi-Electrostatics Based Placement for Non-Integer Multiple-Height Cells”, ACM International Symposium on Physical Design (ISPD), Taipei, Mar. 12–15, 2024.
</p>
</li>
<li><p>[C3] <b>Yuan Pu</b>, Tinghuan Chen, Zhuolun He, Chen Bai, Haisheng Zheng, Yibo Lin, Bei Yu, “IncreMacro: Incremental Macro Placement Refinement”, ACM International Symposium on Physical Design (ISPD), Taipei, Mar. 12–15, 2024. (<span style="color:red"><b>Best Paper Award Nomination</b></span>)
</p>
</li>
<li><p>[C2] Siting Liu, <b>Yuan Pu</b>, Peiyu Liao, Hongzhong Wu, Rui Zhang, Zhitang Chen, Wenlong Lv, Yibo Lin, Bei Yu, “FastGR: Global Routing on CPU-GPU with Heterogeneous Task Graph Scheduler (Extended Abstract)”, International Joint Conference on Artificial Intelligence (IJCAI), Macau, Aug. 19–25, 2023.
</p>
</li>
<li><p>[C1] Ziyi Wang, Siting Liu, <b>Yuan Pu</b>, Song Chen, Tsung-Yi Ho, Bei Yu, “Realistic Sign-off Timing Prediction via Multimodal Fusion”, ACM/IEEE Design Automation Conference (DAC), San Francisco, Jul. 09–13, 2023</p>
</li>
</ul>
<h3>Journal papers</h3>
<ul>
<li><p>[J10] Jiahao Xu, <b>Yuan Pu</b>, Yu Zhang, Fangzhou Liu, Wenjian Yu, Kai-Yuan Chao, Bei Yu, “Easyn: Resynthesis and Legalization Joint NIMCH Design Placement”, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD).
</p>
</li>
<li><p>[J9] Jiaxi Jiang, <b>Yuan Pu</b>, Mingjun Li, Yuxuan Zhao, Peiyu Liao, Zuodong Zhang, Yibo Lin, Bei Yu, “RegPlace: Regularity-aware Placement for Full-System DNN Accelerator Designs”, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD).
</p>
</li>
<li><p>[J8] Ziyi Wang, Siting Liu, <b>Yuan Pu</b>, Song Chen, Tsung-Yi Ho, Bei Yu, “PRO-TIME: Pre-routing Optimization-aware Timing Prediction via Multimodal Learning”, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD).
</p>
</li>
<li><p>[J7] <b>Yuan Pu</b>, Zhuolun He, Yuqi Jiang, Tairu Qiu, Haoyuan Wu, Qi Sun, Cheng Zhuo, Bei Yu, “Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA”, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD).
</p>
</li>
<li><p>[J6] Zhuolun He, <b>Yuan Pu</b>, Haoyuan Wu, Tairu Qiu, Bei Yu, “Large Language Models for EDA: Future or Mirage?”, accepted by ACM Transactions on Design Automation of Electronic Systems (TODAES). (<span style="color:red"><b>Editor's Pick</b></span>)
</p>
</li>
<li><p>[J5] Jiahao Xu, Zhuolun He, Shuo Yin, <b>Yuan Pu</b>, Wenjian Yu, Bei Yu, “EasyMRC: Efficient Mask Rule Checking via Representative Edge Sampling”, accepted by ACM Transactions on Design Automation of Electronic Systems (TODAES). 
</p>
</li>
<li><p>[J4] <b>Yuan Pu</b>, Tinghuan Chen, Zhuolun He, Jiajun Qin, Chen Bai, Haisheng Zheng, Yibo Lin, Bei Yu, “IncreMacro: Incremental Macro Placement Refinement”, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD).
</p>
</li>
<li><p>[J3] Zhuolun He, <b>Yuan Pu</b>, Haoyuan Wu, Yuhan Qin, Tairu Qiu, Bei Yu, “Large Language Models for EDA: From Assistants to Agents”, accepted by Foundations and Trends in Electronic Design Automation.
</p>
</li>
<li><p>[J2] Ziyi Wang, Wenqian Zhao, <b>Yuan Pu</b>, Lei Chen, Wilson Wang Kit Thong, Weihua Sheng, Tsung-Yi Ho, Bei Yu, “ParSGCN: Bridging the Gap Between Emulation Partitioning and Scheduling”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2024.
</p>
</li>
<li><p>[J1] Siting Liu, <b>Yuan Pu</b>, Peiyu Liao, Hongzhong Wu, Rui Zhang, Zhitang Chen, Wenlong Lv, Yibo Lin, Bei Yu, “FastGR: Global Routing on CPU-GPU with Heterogeneous Task Graph Scheduler”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 42, no. 07, pp. 2317–2330, 2023.</p>
</li>
</ul>
<h2>Education</h2>
<ul>
<li><p>Ph.D., Department of Computer Science and Engineering, The Chinese University of Hong Kong (CUHK), Aug/2023 - Now</p>
</li>
<li><p>B.Sc., Department of Computer Science and Engineering, The Chinese University of Hong Kong (CUHK), Aug/2018 - Jun/2022</p>
</li>
</ul>
<h2>Experiences</h2>
<p><b><a href="https://www.utexas.edu/">University of Texas at Austin</a></b>, USA</p>
<ul>
<li><p>Visiting scholar, Feb. 2025 - July. 2025</p>
</li>
<li><p>Supervised by <a href="https://users.ece.utexas.edu/~dpan/">Prof. David Z. Pan</a></p>
</li>
</ul>
<p><b>ChatEDA Technology</b> Foshan, China</p>
<ul>
<li><p>Intern, Jan. 2024 - Now</p>
</li>
</ul>
<p><b><a href="https://www.shlab.org.cn/">Shanghai AI lab</a></b> Shanghai, China</p>
<ul>
<li><p>Intern, Oct. 2022 - Jul. 2023</p>
</li>
</ul>
<p><b><a href="http://www.cse.cuhk.edu.hk/">CUHK</a></b> Hong Kong, China</p>
<ul>
<li><p>Research assistant, Jun. 2022 - Jun. 2023</p>
</li>
<li><p>Supervised by <a href="http://www.cse.cuhk.edu.hk/~byu/">Prof. Bei YU</a></p>
</li>
</ul>
<p><b><a href="https://cn.smartmore.com/">SmartMore</a></b> Hong Kong, China</p>
<ul>
<li><p>Intern, Jan. 2022 - Jul. 2022</p>
</li>
</ul>
<p><b><a href="http://www.cse.cuhk.edu.hk/">CUHK</a></b> Hong Kong, China</p>
<ul>
<li><p>Research assistant, Jun. 2020 - Jun. 2022</p>
</li>
<li><p>Supervised by <a href="https://www.ie.cuhk.edu.hk/faculty/yblee2/">Prof. Jack Lee</a></p>
</li>
</ul>
<h2>Selected Awards</h2>
<table id="noborder">
<tr class="r1"><td class="c1">Best Paper Nomination              </td><td class="c2">IEEE<i>ACM Proceedings Design, Automation and Test in Europe (DATE), </td><td class="c3">2026</td></tr>
<tr class="r2"><td class="c1">Best Paper Nomination              </td><td class="c2">International Symposium on Physical Design (ISPD), </td><td class="c3">2025</td></tr>
<tr class="r3"><td class="c1">Best Paper Nomination              </td><td class="c2">IEEE</i>ACM International Conference on Computer-Aided Design (ICCAD), </td><td class="c3">2024</td></tr>
<tr class="r4"><td class="c1">Best Paper Nomination              </td><td class="c2">International Symposium on Physical Design (ISPD), </td><td class="c3">2024</td></tr>
<tr class="r5"><td class="c1">Fifth Place,                       </td><td class="c2">MLCAD 2023 contest, FPGA Macro Placement,  </td><td class="c3">2023</td></tr>
<tr class="r6"><td class="c1">Special Award, Second Runner-Up,   </td><td class="c2">Professor Charles K. Kao Student Creativity Awards 2021 (PCKKSCA)  </td><td class="c3"> 2021</td></tr>
<tr class="r7"><td class="c1">
</td></tr></table>
<h2>Skills</h2>
<ul>
<li><p>Languages: C/C++, Python.</p>
</li>
<li><p>Tools    : PyTorch, Tensorflow, Innovus, Vivado.</p>
</li>
</ul>
</div>
<a title="web analytics" href="http://statcounter.com/"target="_blank"><img
src="//c.statcounter.com/11380057/0/ac5ac440/0/" alt="web
analytics" style="border:none;"></a>
</body>
</html>
