EDA Netlist Writer report for MuxDemo
Wed Dec 15 13:53:38 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Wed Dec 15 13:53:37 2021 ;
; Revision Name             ; MuxDemo                           ;
; Top-level Entity Name     ; Mux8_1                            ;
; Family                    ; Cyclone IV E                      ;
+---------------------------+-----------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Dec 15 13:53:37 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off MuxDemo -c MuxDemo --vector_source=C:/Users/tiago/DiscoD/UA/ISD/PL/Guiao7/Mux2_1_Treino/Mux8_1_Test.vwf --testbench_file=C:/Users/tiago/DiscoD/UA/ISD/PL/Guiao7/Mux2_1_Treino/simulation/qsim/Mux8_1_Test.vwf.vt
Info (119004): Automatically selected device EP4CE6E22C6 for design MuxDemo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Error (201009): Bus port "s" specified in vector source file has width of 2, which does not match width 3 of top level port of same name
Error (201009): Bus port "x" specified in vector source file has width of 4, which does not match width 8 of top level port of same name
Error (201009): Bus port "s" specified in vector source file has width of 2, which does not match width 3 of top level port of same name
Error (201009): Bus port "x" specified in vector source file has width of 4, which does not match width 8 of top level port of same name
Error (201009): Bus port "s" specified in vector source file has width of 2, which does not match width 3 of top level port of same name
Error (201009): Bus port "x" specified in vector source file has width of 4, which does not match width 8 of top level port of same name
Warning (201005): Ignoring output pin "y" in vector source file when writing test bench files
Info (201000): Generated Verilog Test Bench File C:/Users/tiago/DiscoD/UA/ISD/PL/Guiao7/Mux2_1_Treino/simulation/qsim/Mux8_1_Test.vwf.vt for simulation
Error: Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 2 warnings
    Error: Peak virtual memory: 4627 megabytes
    Error: Processing ended: Wed Dec 15 13:53:38 2021
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


