<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">
<head>
<meta charset="UTF-8" />
<title>x86-64 - Wikipedia, the free encyclopedia</title>
<meta http-equiv="X-UA-Compatible" content="IE=EDGE" />
<meta name="generator" content="MediaWiki 1.23wmf19" />
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/X86-64" />
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=X86-64&amp;action=edit" />
<link rel="edit" title="Edit this page" href="/w/index.php?title=X86-64&amp;action=edit" />
<link rel="apple-touch-icon" href="//bits.wikimedia.org/apple-touch/wikipedia.png" />
<link rel="shortcut icon" href="//bits.wikimedia.org/favicon/wikipedia.ico" />
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd" />
<link rel="copyright" href="//creativecommons.org/licenses/by-sa/3.0/" />
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
<link rel="canonical" href="http://en.wikipedia.org/wiki/X86-64" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cext.visualEditor.viewPageTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.ui.button%7Cskins.common.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector&amp;*" />
<meta name="ResourceLoaderDynamicStyles" content="" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector&amp;*" />
<style>a:lang(ar),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}
/* cache key: enwiki:resourceloader:filter:minify-css:7:3904d24a08aa08f6a68dc338f9be277e */</style>

<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector&amp;*"></script>
<script>if(window.mw){
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"X86-64","wgTitle":"X86-64","wgCurRevisionId":600687315,"wgRevisionId":600687315,"wgArticleId":244374,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with dead external links","Articles with dead external links from November 2010","All articles with unsourced statements","Articles with unsourced statements from October 2010","Articles containing potentially dated statements from 2014","All articles containing potentially dated statements","2003 introductions","X86 architecture"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"X86-64","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"hidesig":true,"templateEditor":false,"templates":false,"preview":false,"previewDialog":false,"publish":false,"toc":false},"wgBetaFeaturesFeatures":[],"wgVisualEditor":{"isPageWatched":false,"magnifyClipIconURL":"//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png","pageLanguageCode":"en","pageLanguageDir":"ltr","svgMaxSize":2048},"wikilove-recipient":"","wikilove-anon":0,"wgGuidedTourHelpGuiderUrl":"Help:Guided tours/guider","wgFlowTermsOfUseEdit":"By saving changes, you agree to our \u003Ca class=\"external text\" href=\"//wikimediafoundation.org/wiki/Terms_of_use\"\u003ETerms of Use\u003C/a\u003E and agree to irrevocably release your text under the \u003Ca rel=\"nofollow\" class=\"external text\" href=\"//creativecommons.org/licenses/by-sa/3.0\"\u003ECC BY-SA 3.0 License\u003C/a\u003E and \u003Ca class=\"external text\" href=\"//en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License\"\u003EGFDL\u003C/a\u003E","wgULSAcceptLanguageList":["en-us"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q272629"});
}</script><script>if(window.mw){
mw.loader.implement("user.options",function(){mw.user.options.set({"ccmeonemails":0,"cols":80,"date":"default","diffonly":0,"disablemail":0,"editfont":"default","editondblclick":0,"editsectiononrightclick":0,"enotifminoredits":0,"enotifrevealaddr":0,"enotifusertalkpages":1,"enotifwatchlistpages":0,"extendwatchlist":0,"fancysig":0,"forceeditsummary":0,"gender":"unknown","hideminor":0,"hidepatrolled":0,"imagesize":2,"math":0,"minordefault":0,"newpageshidepatrolled":0,"nickname":"","norollbackdiff":0,"numberheadings":0,"previewonfirst":0,"previewontop":1,"rcdays":7,"rclimit":50,"rememberpassword":0,"rows":25,"showhiddencats":false,"shownumberswatching":1,"showtoolbar":1,"skin":"vector","stubthreshold":0,"thumbsize":4,"underline":2,"uselivepreview":0,"usenewrc":0,"watchcreations":1,"watchdefault":0,"watchdeletion":0,"watchlistdays":3,"watchlisthideanons":0,"watchlisthidebots":0,"watchlisthideliu":0,"watchlisthideminor":0,"watchlisthideown":0,"watchlisthidepatrolled":0,"watchmoves":0,
"wllimit":250,"useeditwarning":1,"prefershttps":1,"flaggedrevssimpleui":1,"flaggedrevsstable":0,"flaggedrevseditdiffs":true,"flaggedrevsviewdiffs":false,"usebetatoolbar":1,"usebetatoolbar-cgd":1,"visualeditor-enable":0,"visualeditor-enable-experimental":0,"visualeditor-betatempdisable":0,"wikilove-enabled":1,"echo-subscriptions-web-page-review":true,"echo-subscriptions-email-page-review":false,"ep_showtoplink":false,"ep_bulkdelorgs":false,"ep_bulkdelcourses":true,"ep_showdyk":true,"echo-subscriptions-web-education-program":true,"echo-subscriptions-email-education-program":false,"echo-notify-show-link":true,"echo-show-alert":true,"echo-email-frequency":0,"echo-email-format":"html","echo-subscriptions-email-system":true,"echo-subscriptions-web-system":true,"echo-subscriptions-email-other":false,"echo-subscriptions-web-other":true,"echo-subscriptions-email-edit-user-talk":false,"echo-subscriptions-web-edit-user-talk":true,"echo-subscriptions-email-reverted":false,
"echo-subscriptions-web-reverted":true,"echo-subscriptions-email-article-linked":false,"echo-subscriptions-web-article-linked":false,"echo-subscriptions-email-mention":false,"echo-subscriptions-web-mention":true,"echo-subscriptions-web-edit-thank":true,"echo-subscriptions-email-edit-thank":false,"echo-subscriptions-web-flow-discussion":true,"echo-subscriptions-email-flow-discussion":false,"gettingstarted-task-toolbar-show-intro":true,"uls-preferences":"","language":"en","variant-gan":"gan","variant-iu":"iu","variant-kk":"kk","variant-ku":"ku","variant-shi":"shi","variant-sr":"sr","variant-tg":"tg","variant-uz":"uz","variant-zh":"zh","searchNs0":true,"searchNs1":false,"searchNs2":false,"searchNs3":false,"searchNs4":false,"searchNs5":false,"searchNs6":false,"searchNs7":false,"searchNs8":false,"searchNs9":false,"searchNs10":false,"searchNs11":false,"searchNs12":false,"searchNs13":false,"searchNs14":false,"searchNs15":false,"searchNs100":false,"searchNs101":false,"searchNs108":false,
"searchNs109":false,"searchNs118":false,"searchNs119":false,"searchNs446":false,"searchNs447":false,"searchNs710":false,"searchNs711":false,"searchNs828":false,"searchNs829":false,"gadget-teahouse":1,"gadget-ReferenceTooltips":1,"gadget-DRN-wizard":1,"gadget-charinsert":1,"gadget-mySandbox":1,"variant":"en"});},{},{});mw.loader.implement("user.tokens",function(){mw.user.tokens.set({"editToken":"+\\","patrolToken":false,"watchToken":false});},{},{});
/* cache key: enwiki:resourceloader:filter:minify-js:7:868e43d07ede2616d2d1dc3507cd8145 */
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","mediawiki.legacy.ajax","ext.centralauth.centralautologin","skins.vector.compactPersonalBar.defaultTracking","ext.visualEditor.viewPageTarget.init","ext.uls.init","ext.uls.interface","wikibase.client.init","ext.centralNotice.bannerController","skins.vector.js"]);
}</script>
<link rel="dns-prefetch" href="//meta.wikimedia.org" /><!--[if lt IE 7]><style type="text/css">body{behavior:url("/w/static-1.23wmf19/skins/vector/csshover.min.htc")}</style><![endif]--></head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-X86-64 skin-vector action-view vector-animateLayout">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="mw-js-message" style="display:none;"></div>
						<div id="siteNotice"><!-- CentralNotice --></div>
						<h1 id="firstHeading" class="firstHeading" lang="en"><span dir="auto">x86-64</span></h1>
						<div id="bodyContent">
								<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-navigation">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="dablink">"AMD64" and "Intel 64" redirect here. For the Intel 64-bit architecture called IA-64, see <a href="/wiki/Itanium" title="Itanium">Itanium</a>.</div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:AMD_Opteron_146_Venus,_2005.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/220px-AMD_Opteron_146_Venus%2C_2005.jpg" width="220" height="221" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/330px-AMD_Opteron_146_Venus%2C_2005.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/440px-AMD_Opteron_146_Venus%2C_2005.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:AMD_Opteron_146_Venus,_2005.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
<a href="/wiki/Opteron" title="Opteron">Opteron</a>, the first CPU to introduce the x86-64 extensions in 2003</div>
</div>
</div>
<p><b>x86-64</b> (also known as <b>x64</b>, <b>x86_64</b> and <b>AMD64</b>) is the <a href="/wiki/64-bit" title="64-bit" class="mw-redirect">64-bit</a> version of the <a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Instruction_set" title="Instruction set">instruction set</a>. It supports vastly larger amounts of <a href="/wiki/Virtual_memory" title="Virtual memory">virtual memory</a> and <a href="/wiki/Physical_memory" title="Physical memory" class="mw-redirect">physical memory</a> than is possible on its predecessors, allowing programs to store larger amounts of data in memory. x86-64 also provides 64-bit <a href="/wiki/General_purpose_registers" title="General purpose registers" class="mw-redirect">general purpose registers</a> and numerous other enhancements. The original specification was created by <a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a>, and has been implemented by AMD, <a href="/wiki/Intel_Corporation" title="Intel Corporation" class="mw-redirect">Intel</a>, <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>, and others. It is fully <a href="/wiki/Backwards_compatible" title="Backwards compatible" class="mw-redirect">backwards compatible</a> with <a href="/wiki/16-bit" title="16-bit">16-bit</a> and <a href="/wiki/32-bit" title="32-bit">32-bit</a> x86 code.<sup id="cite_ref-amd-24593_1-0" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p13â€“14)</sup> Because the full x86 16-bit and 32-bit instruction sets remain implemented in hardware without any intervening emulation, existing x86 <a href="/wiki/Executable" title="Executable">executables</a> run with no compatibility or performance penalties,<sup id="cite_ref-x86-compat-perf_2-0" class="reference"><a href="#cite_note-x86-compat-perf-2"><span>[</span>2<span>]</span></a></sup> whereas existing applications that are recoded to take advantage of new features of the processor design may achieve performance improvements.</p>
<p>Prior to launch, "x86-64" and "x86_64" were used to refer to the instruction set. Upon release, AMD named it AMD64.<sup id="cite_ref-inq-amd64_3-0" class="reference"><a href="#cite_note-inq-amd64-3"><span>[</span>3<span>]</span></a></sup> Intel initially used the names IA-32e and EM64T before finally settling on Intel 64 for their implementation. Some in the industry, including <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>,<sup id="cite_ref-apple-x86-64_4-0" class="reference"><a href="#cite_note-apple-x86-64-4"><span>[</span>4<span>]</span></a></sup><sup id="cite_ref-apple-x86_64-arch-manpage_5-0" class="reference"><a href="#cite_note-apple-x86_64-arch-manpage-5"><span>[</span>5<span>]</span></a></sup><sup id="cite_ref-apple-x86_64-email_6-0" class="reference"><a href="#cite_note-apple-x86_64-email-6"><span>[</span>6<span>]</span></a></sup> use x86-64 and x86_64, while others, notably <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a><sup id="cite_ref-solaris-x64_7-0" class="reference"><a href="#cite_note-solaris-x64-7"><span>[</span>7<span>]</span></a></sup> (now <a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a>) and <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>,<sup id="cite_ref-ms-x64_8-0" class="reference"><a href="#cite_note-ms-x64-8"><span>[</span>8<span>]</span></a></sup> use x64 while the <a href="/wiki/BSD" title="BSD" class="mw-redirect">BSD</a> family of OSs and several <a href="/wiki/Linux_distributions" title="Linux distributions" class="mw-redirect">Linux distributions</a><sup id="cite_ref-9" class="reference"><a href="#cite_note-9"><span>[</span>9<span>]</span></a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span>[</span>10<span>]</span></a></sup> use AMD64.</p>
<p>The <a href="/wiki/AMD_K8" title="AMD K8">AMD K8</a> processor was the first to implement the architecture; this was the first significant addition to the <a href="/wiki/X86" title="X86">x86</a> architecture designed by a company other than Intel. Intel was forced to follow suit and introduced a modified <a href="/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a> family which was fully software-compatible with AMD's design and specification. <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> introduced x86-64 in their VIA Isaiah architecture, with the <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a>.</p>
<p>The x86-64 specification is distinct from the Intel <a href="/wiki/Itanium" title="Itanium">Itanium</a> (formerly IA-64) architecture, which is not compatible on the native instruction set level with the x86 architecture.</p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#AMD64"><span class="tocnumber">1</span> <span class="toctext">AMD64</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#History_of_AMD64"><span class="tocnumber">1.1</span> <span class="toctext">History of AMD64</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Architectural_features"><span class="tocnumber">1.2</span> <span class="toctext">Architectural features</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Virtual_address_space_details"><span class="tocnumber">1.3</span> <span class="toctext">Virtual address space details</span></a>
<ul>
<li class="toclevel-3 tocsection-5"><a href="#Canonical_form_addresses"><span class="tocnumber">1.3.1</span> <span class="toctext">Canonical form addresses</span></a></li>
<li class="toclevel-3 tocsection-6"><a href="#Page_table_structure"><span class="tocnumber">1.3.2</span> <span class="toctext">Page table structure</span></a></li>
<li class="toclevel-3 tocsection-7"><a href="#Operating_system_limits"><span class="tocnumber">1.3.3</span> <span class="toctext">Operating system limits</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-8"><a href="#Physical_address_space_details"><span class="tocnumber">1.4</span> <span class="toctext">Physical address space details</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Operating_modes"><span class="tocnumber">1.5</span> <span class="toctext">Operating modes</span></a>
<ul>
<li class="toclevel-3 tocsection-10"><a href="#Long_mode"><span class="tocnumber">1.5.1</span> <span class="toctext">Long mode</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#Legacy_mode"><span class="tocnumber">1.5.2</span> <span class="toctext">Legacy mode</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-12"><a href="#AMD64_implementations"><span class="tocnumber">1.6</span> <span class="toctext">AMD64 implementations</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#Intel_64"><span class="tocnumber">2</span> <span class="toctext">Intel 64</span></a>
<ul>
<li class="toclevel-2 tocsection-14"><a href="#History_of_Intel_64"><span class="tocnumber">2.1</span> <span class="toctext">History of Intel 64</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Intel_64_implementations"><span class="tocnumber">2.2</span> <span class="toctext">Intel 64 implementations</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-16"><a href="#VIA.27s_x86-64_implementation"><span class="tocnumber">3</span> <span class="toctext">VIA's x86-64 implementation</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Differences_between_AMD64_and_Intel_64"><span class="tocnumber">4</span> <span class="toctext">Differences between AMD64 and Intel 64</span></a>
<ul>
<li class="toclevel-2 tocsection-18"><a href="#Recent_implementations"><span class="tocnumber">4.1</span> <span class="toctext">Recent implementations</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#Older_implementations"><span class="tocnumber">4.2</span> <span class="toctext">Older implementations</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-20"><a href="#Adoption"><span class="tocnumber">5</span> <span class="toctext">Adoption</span></a></li>
<li class="toclevel-1 tocsection-21"><a href="#Operating_system_compatibility_and_characteristics"><span class="tocnumber">6</span> <span class="toctext">Operating system compatibility and characteristics</span></a>
<ul>
<li class="toclevel-2 tocsection-22"><a href="#BSD"><span class="tocnumber">6.1</span> <span class="toctext">BSD</span></a>
<ul>
<li class="toclevel-3 tocsection-23"><a href="#DragonFly_BSD"><span class="tocnumber">6.1.1</span> <span class="toctext">DragonFly BSD</span></a></li>
<li class="toclevel-3 tocsection-24"><a href="#FreeBSD"><span class="tocnumber">6.1.2</span> <span class="toctext">FreeBSD</span></a></li>
<li class="toclevel-3 tocsection-25"><a href="#NetBSD"><span class="tocnumber">6.1.3</span> <span class="toctext">NetBSD</span></a></li>
<li class="toclevel-3 tocsection-26"><a href="#OpenBSD"><span class="tocnumber">6.1.4</span> <span class="toctext">OpenBSD</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-27"><a href="#DOS"><span class="tocnumber">6.2</span> <span class="toctext">DOS</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#Linux"><span class="tocnumber">6.3</span> <span class="toctext">Linux</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="#OS_X"><span class="tocnumber">6.4</span> <span class="toctext">OS X</span></a></li>
<li class="toclevel-2 tocsection-30"><a href="#Solaris"><span class="tocnumber">6.5</span> <span class="toctext">Solaris</span></a></li>
<li class="toclevel-2 tocsection-31"><a href="#Windows"><span class="tocnumber">6.6</span> <span class="toctext">Windows</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-32"><a href="#Video_game_consoles"><span class="tocnumber">7</span> <span class="toctext">Video game consoles</span></a></li>
<li class="toclevel-1 tocsection-33"><a href="#Industry_naming_conventions"><span class="tocnumber">8</span> <span class="toctext">Industry naming conventions</span></a></li>
<li class="toclevel-1 tocsection-34"><a href="#Licensing_issues"><span class="tocnumber">9</span> <span class="toctext">Licensing issues</span></a></li>
<li class="toclevel-1 tocsection-35"><a href="#Notes_and_references"><span class="tocnumber">10</span> <span class="toctext">Notes and references</span></a></li>
<li class="toclevel-1 tocsection-36"><a href="#External_links"><span class="tocnumber">11</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="AMD64">AMD64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=1" title="Edit section: AMD64">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:152px;"><a href="/wiki/File:AMD64_Logo.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/1/1a/AMD64_Logo.svg/150px-AMD64_Logo.svg.png" width="150" height="150" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/en/thumb/1/1a/AMD64_Logo.svg/225px-AMD64_Logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/1/1a/AMD64_Logo.svg/300px-AMD64_Logo.svg.png 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:AMD64_Logo.svg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
AMD64 logo</div>
</div>
</div>
<p>The AMD64 instruction set is implemented in AMD's <a href="/wiki/Opteron" title="Opteron">Opteron</a>, <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a>, <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64 FX</a>, <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a>, <a href="/wiki/Athlon_II" title="Athlon II">Athlon II</a>, <a href="/wiki/Athlon_X2" title="Athlon X2" class="mw-redirect">Athlon X2</a>, <a href="/wiki/Turion_64" title="Turion 64" class="mw-redirect">Turion 64</a>, <a href="/wiki/Turion_64_X2" title="Turion 64 X2" class="mw-redirect">Turion 64 X2</a>, later <a href="/wiki/Sempron" title="Sempron">Sempron</a>, <a href="/wiki/Phenom_(processor)" title="Phenom (processor)" class="mw-redirect">Phenom</a>, <a href="/wiki/Phenom_II" title="Phenom II">Phenom II</a>, <a href="/wiki/List_of_AMD_FX_microprocessors" title="List of AMD FX microprocessors">FX</a>, and <a href="/wiki/AMD_Fusion" title="AMD Fusion" class="mw-redirect">Fusion</a> processors.</p>
<h3><span class="mw-headline" id="History_of_AMD64">History of AMD64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=2" title="Edit section: History of AMD64">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AMD64 was created as an alternative to the radically different <a href="/wiki/IA-64" title="IA-64">IA-64</a> architecture, which was designed by Intel and <a href="/wiki/Hewlett_Packard" title="Hewlett Packard" class="mw-redirect">Hewlett Packard</a>. Originally announced in 1999<sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span>[</span>11<span>]</span></a></sup> with a full specification in August 2000,<sup id="cite_ref-12" class="reference"><a href="#cite_note-12"><span>[</span>12<span>]</span></a></sup> the AMD64 architecture was positioned by AMD from the beginning as an evolutionary way to add <a href="/wiki/64-bit_computing" title="64-bit computing">64-bit computing</a> capabilities to the existing x86 architecture, as opposed to Intel's approach of creating an entirely new 64-bit architecture with IA-64.</p>
<p>The first AMD64-based processor, the <a href="/wiki/Opteron" title="Opteron">Opteron</a>, was released in April 2003.</p>
<h3><span class="mw-headline" id="Architectural_features">Architectural features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=3" title="Edit section: Architectural features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="infobox" style="font-size:88%">
<tr>
<th>AMD64 registers</th>
</tr>
<tr>
<td>
<table style="font-size:88%">
<tr>
<td style="width:10px; text-align:center"><sup>6</sup><sub>3</sub></td>
<td style="width:70px; text-align:center">...</td>
<td style="width:10px; text-align:center"><sup>4</sup><sub>7</sub></td>
<td style="width:70px; text-align:center">...</td>
<td style="width:10px; text-align:center"><sup>3</sup><sub>1</sub></td>
<td style="width:70px; text-align:center">...</td>
<td style="width:10px; text-align:center"><sup>1</sup><sub>5</sub></td>
<td style="width:26px; text-align:center">...</td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>7</sub></td>
<td style="width:12px; text-align:center">...</td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>0</sub></td>
<td style="width:auto; background:white; color:black"><i>(bit position)</i></td>
</tr>
<tr>
<td colspan="12"><b>Main registers</b> <i>(8/16/32/64 bits)</i></td>
</tr>
<tr style="background:silver;color:black;text-align:left">
<td style="text-align:center" colspan="4">RAX</td>
<td style="text-align:center" colspan="2">EAX</td>
<td style="text-align:center" colspan="2">AX</td>
<td style="text-align:center" colspan="3">AL</td>
<td style="background:white; color:black"><b>A</b> register</td>
</tr>
<tr style="background:silver;color:black;text-align:left">
<td style="text-align:center" colspan="4">RBX</td>
<td style="text-align:center" colspan="2">EBX</td>
<td style="text-align:center" colspan="2">BX</td>
<td style="text-align:center" colspan="3">BL</td>
<td style="background:white; color:black"><b>B</b> register</td>
</tr>
<tr style="background:silver;color:black;text-align:left">
<td style="text-align:center" colspan="4">RCX</td>
<td style="text-align:center" colspan="2">ECX</td>
<td style="text-align:center" colspan="2">CX</td>
<td style="text-align:center" colspan="3">CL</td>
<td style="background:white; color:black"><b>C</b> register</td>
</tr>
<tr style="background:silver;color:black;text-align:left">
<td style="text-align:center" colspan="4">RDX</td>
<td style="text-align:center" colspan="2">EDX</td>
<td style="text-align:center" colspan="2">DX</td>
<td style="text-align:center" colspan="3">DL</td>
<td style="background:white; color:black"><b>D</b> register</td>
</tr>
<tr>
<td colspan="12"><b>Index registers</b> <i>(16/32/64 bits)</i></td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="4">RSI</td>
<td style="text-align:center" colspan="2">ESI</td>
<td style="text-align:center" colspan="5">SI</td>
<td style="background:white; color:black"><b>S</b>ource <b>I</b>ndex</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="4">RDI</td>
<td style="text-align:center" colspan="2">EDI</td>
<td style="text-align:center" colspan="5">DI</td>
<td style="background:white; color:black"><b>D</b>estination <b>I</b>ndex</td>
</tr>
<tr>
<td colspan="12"><b>Stack registers</b> <i>(16/32/64 bits)</i></td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="4">RBP</td>
<td style="text-align:center" colspan="2">EBP</td>
<td style="text-align:center" colspan="5">BP</td>
<td style="background:white; color:black"><b>B</b>ase <b>P</b>ointer</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="4">RSP</td>
<td style="text-align:center" colspan="2">ESP</td>
<td style="text-align:center" colspan="5">SP</td>
<td style="background:white; color:black"><b>S</b>tack <b>P</b>ointer</td>
</tr>
<tr>
<td colspan="12"><b>Additional registers</b> <i>(64 bits)</i></td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">R8</td>
<td style="background:white; color:black">Register 8</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">R9</td>
<td style="background:white; color:black">Register 9</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">R10</td>
<td style="background:white; color:black">Register 10</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">R11</td>
<td style="background:white; color:black">Register 11</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">R12</td>
<td style="background:white; color:black">Register 12</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">R13</td>
<td style="background:white; color:black">Register 13</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">R14</td>
<td style="background:white; color:black">Register 14</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">R15</td>
<td style="background:white; color:black">Register 15</td>
</tr>
<tr>
<td colspan="12"><b><a href="/wiki/Instruction_pointer" title="Instruction pointer" class="mw-redirect">Instruction pointer</a></b> <i>(16/32/64 bits)</i></td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="4">RIP</td>
<td style="text-align:center" colspan="2">EIP</td>
<td style="text-align:center" colspan="5">IP</td>
<td style="background:white; color:black"><b>I</b>nstruction <b>P</b>ointer</td>
</tr>
<tr>
<td colspan="12"><b>Segment registers</b> <i>(16 bits)</i></td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center;background:#FFF" colspan="6">&#160;</td>
<td style="text-align:center" colspan="5">CS</td>
<td style="background:white; color:black"><b>C</b>ode <b>S</b>egment</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center;background:#FFF" colspan="6">&#160;</td>
<td style="text-align:center" colspan="5">DS</td>
<td style="background:white; color:black"><b>D</b>ata <b>S</b>egment</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center;background:#FFF" colspan="6">&#160;</td>
<td style="text-align:center" colspan="5">ES</td>
<td style="background:white; color:black"><b>E</b>xtra <b>S</b>egment</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center;background:#FFF" colspan="6">&#160;</td>
<td style="text-align:center" colspan="5">FS</td>
<td style="background:white; color:black"><b>F</b> <b>S</b>egment</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center;background:#FFF" colspan="6">&#160;</td>
<td style="text-align:center" colspan="5">GS</td>
<td style="background:white; color:black"><b>G</b> <b>S</b>egment</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center;background:#FFF" colspan="6">&#160;</td>
<td style="text-align:center" colspan="5">SS</td>
<td style="background:white; color:black"><b>S</b>tack <b>S</b>egment</td>
</tr>
<tr>
<td colspan="12"><b>XMM (SSE) registers</b> <i>(128 bits)</i></td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM0 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 0</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM1 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 1</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM2 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 2</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM3 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 3</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM4 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 4</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM5 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 5</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM6 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 6</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM7 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 7</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM8 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 8</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM9 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 9</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM10 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 10</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM11 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 11</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM12 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 12</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM13 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 13</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM14 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 14</td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center" colspan="11">XMM15 <i>(128 bits)</i></td>
<td style="background:white; color:black">Register 15</td>
</tr>
</table>
<table style="font-size:88%">
<tr>
<td colspan="23"><b>Status register</b></td>
</tr>
<tr>
<td style="width:55px; text-align:center">&#160;</td>
<td style="width:10px; text-align:center">&#160;</td>
<td style="width:10px; text-align:center">&#160;</td>
<td style="width:10px; text-align:center">&#160;</td>
<td style="width:10px; text-align:center"><sup>1</sup><sub>7</sub></td>
<td style="width:10px; text-align:center"><sup>1</sup><sub>6</sub></td>
<td style="width:10px; text-align:center"><sup>1</sup><sub>5</sub></td>
<td style="width:10px; text-align:center"><sup>1</sup><sub>4</sub></td>
<td style="width:10px; text-align:center"><sup>1</sup><sub>3</sub></td>
<td style="width:10px; text-align:center"><sup>1</sup><sub>2</sub></td>
<td style="width:10px; text-align:center"><sup>1</sup><sub>1</sub></td>
<td style="width:10px; text-align:center"><sup>1</sup><sub>0</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>9</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>8</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>7</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>6</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>5</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>4</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>3</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>2</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>1</sub></td>
<td style="width:10px; text-align:center"><sup>0</sup><sub>0</sub></td>
<td style="width:auto; background:white; color:black"><i>(bit position)</i></td>
</tr>
<tr style="background:silver;color:black">
<td style="text-align:center; background:white" colspan="4">&#160;</td>
<td style="text-align:center"><a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">V</a></td>
<td style="text-align:center">R</td>
<td style="text-align:center">0</td>
<td style="text-align:center">N</td>
<td style="text-align:center" colspan="2"><a href="/wiki/IOPL" title="IOPL">IOPL</a></td>
<td style="text-align:center"><a href="/wiki/Overflow_flag" title="Overflow flag">O</a></td>
<td style="text-align:center"><a href="/wiki/Direction_flag" title="Direction flag">D</a></td>
<td style="text-align:center"><a href="/wiki/IF_(x86_flag)" title="IF (x86 flag)" class="mw-redirect">I</a></td>
<td style="text-align:center"><a href="/wiki/Trap_flag" title="Trap flag">T</a></td>
<td style="text-align:center"><a href="/wiki/Sign_flag" title="Sign flag" class="mw-redirect">S</a></td>
<td style="text-align:center"><a href="/wiki/Zero_flag" title="Zero flag">Z</a></td>
<td style="text-align:center">-</td>
<td style="text-align:center"><a href="/wiki/Adjust_flag" title="Adjust flag">A</a></td>
<td style="text-align:center">-</td>
<td style="text-align:center"><a href="/wiki/Parity_flag" title="Parity flag">P</a></td>
<td style="text-align:center">-</td>
<td style="text-align:center"><a href="/wiki/Carry_flag" title="Carry flag">C</a></td>
<td style="background:white; color:black"><a href="/wiki/FLAGS_register" title="FLAGS register">EFlags</a></td>
</tr>
</table>
</td>
</tr>
</table>
<p>The primary defining characteristic of AMD64 is the availability of 64-bit general-purpose <a href="/wiki/Processor_register" title="Processor register">processor registers</a>, e.g. rax, rbx etc., 64-bit <a href="/wiki/Integer_(computer_science)" title="Integer (computer science)">integer</a> arithmetic and logical operations, and 64-bit <a href="/wiki/Protected_Virtual_Address_Mode" title="Protected Virtual Address Mode" class="mw-redirect">virtual addresses</a>. The designers took the opportunity to make other improvements as well. The most significant changes include:</p>
<ul>
<li><b>64-bit integer capability:</b> All general-purpose registers (GPRs) are expanded from 32&#160;<a href="/wiki/Bit" title="Bit">bits</a> to 64&#160;bits, and all arithmetic and logical operations, memory-to-register and register-to-memory operations, etc., can now operate directly on 64-bit integers. <a href="/wiki/Stack_(data_structure)" title="Stack (data structure)" class="mw-redirect">Pushes and pops</a> on the <a href="/wiki/Stack_register" title="Stack register">stack</a> are always in 8-byte strides, and <a href="/wiki/Pointer_(computer_programming)" title="Pointer (computer programming)">pointers</a> are 8 bytes wide.</li>
<li><b>Additional registers:</b> In addition to increasing the size of the general-purpose registers, the number of named general-purpose registers is increased from eight (i.e. eax, ebx, ecx, edx, ebp, esp, esi, edi) in x86 to 16 (i.e. rax, rbx, rcx, rdx, rbp, rsp, rsi, rdi, r8, r9, r10, r11, r12, r13, r14, r15). It is therefore possible to keep more local variables in registers rather than on the stack, and to let registers hold frequently accessed constants; arguments for small and fast subroutines may also be passed in registers to a greater extent.</li>
</ul>
<dl>
<dd>AMD64 still has fewer registers than many common <a href="/wiki/RISC" title="RISC" class="mw-redirect">RISC</a> <a href="/wiki/Instruction_set" title="Instruction set">instruction sets</a> (which typically have 32&#160;registers) or <a href="/wiki/VLIW" title="VLIW" class="mw-redirect">VLIW</a>-like machines such as the <a href="/wiki/IA-64" title="IA-64">IA-64</a> (which has 128&#160;registers). However, an AMD64 implementation may have far more internal registers than the number of architectural registers exposed by the instruction set (see <a href="/wiki/Register_renaming" title="Register renaming">register renaming</a>).</dd>
</dl>
<ul>
<li><b>Additional XMM (SSE) registers:</b> Similarly, the number of 128-bit XMM registers (used for <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD</a> instructions) is also increased from 8 to 16.</li>
<li><b>Larger virtual address space:</b> The AMD64 architecture defines a 64-bit virtual address format, of which the low-order 48 bits are used in current implementations.<sup id="cite_ref-amd-24593_1-1" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p120)</sup> This allows up to 256&#160;<a href="/wiki/Terabyte" title="Terabyte">TB</a> (2<sup>48</sup> <a href="/wiki/Byte" title="Byte">bytes</a>) of virtual address space. The architecture definition allows this limit to be raised in future implementations to the full 64 bits,<sup id="cite_ref-amd-24593_1-2" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p2)</sup><sup class="reference" style="white-space:nowrap;">(p3)</sup><sup class="reference" style="white-space:nowrap;">(p13)</sup><sup class="reference" style="white-space:nowrap;">(p117)</sup><sup class="reference" style="white-space:nowrap;">(p120)</sup> extending the virtual address space to 16&#160;<a href="/wiki/Exabyte" title="Exabyte">EB</a> (2<sup>64</sup> bytes). This is compared to just 4&#160;<a href="/wiki/Gigabyte" title="Gigabyte">GB</a> (2<sup>32</sup> bytes) for the x86.<sup id="cite_ref-intel-253668_13-0" class="reference"><a href="#cite_note-intel-253668-13"><span>[</span>13<span>]</span></a></sup></li>
</ul>
<dl>
<dd>This means that very large files can be operated on by <a href="/wiki/Memory-mapped_file" title="Memory-mapped file">mapping</a> the entire file into the process' address space (which is often much faster than working with file read/write calls), rather than having to map regions of the file into and out of the address space.</dd>
</dl>
<ul>
<li><b>Larger physical address space:</b> The original implementation of the AMD64 architecture implemented 40-bit physical addresses and so could address up to 1&#160;TB (2<sup>40</sup> bytes) of RAM.<sup id="cite_ref-amd-24593_1-3" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p24)</sup> Current implementations of the AMD64 architecture (starting from <a href="/wiki/AMD_K10" title="AMD K10" class="mw-redirect">AMD 10h microarchitecture</a>) extend this to 48-bit physical addresses<sup id="cite_ref-amd10h_14-0" class="reference"><a href="#cite_note-amd10h-14"><span>[</span>14<span>]</span></a></sup> and therefore can address up to 256&#160;TB of RAM. The architecture permits extending this to 52 bits in the future<sup id="cite_ref-amd-24593_1-4" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p24)</sup><sup id="cite_ref-15" class="reference"><a href="#cite_note-15"><span>[</span>15<span>]</span></a></sup> (limited by the page table entry format);<sup id="cite_ref-amd-24593_1-5" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p131)</sup> this would allow addressing of up to 4&#160;<a href="/wiki/Petabyte" title="Petabyte">PB</a> of RAM. For comparison, 32-bit x86 processors are limited to 64&#160;GB of RAM in <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a> (PAE) mode,<sup id="cite_ref-shanley-ppro_16-0" class="reference"><a href="#cite_note-shanley-ppro-16"><span>[</span>16<span>]</span></a></sup> or 4&#160;GB of RAM without PAE mode.<sup id="cite_ref-amd-24593_1-6" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p4)</sup></li>
<li><b>Larger physical address space in legacy mode:</b> When operating in <a href="/wiki/Legacy_mode" title="Legacy mode">legacy mode</a> the AMD64 architecture supports <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a> (PAE) mode, as do most current x86 processors, but AMD64 extends PAE from 36 bits to an architectural limit of 52&#160;bits of physical address. Any implementation therefore allows the same physical address limit as under long mode.<sup id="cite_ref-amd-24593_1-7" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p24)</sup></li>
<li><b>Instruction pointer relative data access:</b> Instructions can now reference data relative to the instruction pointer (RIP register). This makes <a href="/wiki/Position_independent_code" title="Position independent code" class="mw-redirect">position independent code</a>, as is often used in shared libraries and code loaded at run time, more efficient.</li>
<li><b>SSE instructions:</b> The original AMD64 architecture adopted Intel's <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> and <a href="/wiki/SSE2" title="SSE2">SSE2</a> as core instructions. <a href="/wiki/SSE3" title="SSE3">SSE3</a> instructions were added in April 2005. SSE2 is an alternative to the <a href="/wiki/X87" title="X87">x87</a> instruction set's <a href="/wiki/IEEE_floating-point_standard" title="IEEE floating-point standard" class="mw-redirect">IEEE 80-bit precision</a> with the choice of either IEEE 32-bit or 64-bit floating-point mathematics. This provides floating-point operations compatible with many other modern CPUs. The SSE and SSE2 instructions have also been extended to operate on the eight new XMM registers. SSE and SSE2 are available in 32-bit mode in modern x86 processors; however, if they're used in 32-bit programs, those programs will only work on systems with processors that have the feature. This is not an issue in 64-bit programs, as all AMD64 processors have SSE and SSE2, so using SSE and SSE2 instructions instead of x87 instructions does not reduce the set of machines on which x86-64 programs can be run. SSE and SSE2 are generally faster than, and duplicate most of the features of the traditional x87 instructions, <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, and <a href="/wiki/3DNow!" title="3DNow!">3DNow!</a>.</li>
<li><b><a href="/wiki/NX_bit" title="NX bit">No-Execute bit</a>:</b> The "NX" bit (bit 63 of the page table entry) allows the operating system to specify which pages of virtual address space can contain executable code and which cannot. An attempt to execute code from a page tagged "no execute" will result in a memory access violation, similar to an attempt to write to a read-only page. This should make it more difficult for malicious code to take control of the system via "<a href="/wiki/Buffer_overflow" title="Buffer overflow">buffer overrun</a>" or "unchecked buffer" attacks. A similar feature has been available on x86 processors since the <a href="/wiki/80286" title="80286" class="mw-redirect">80286</a> as an attribute of <a href="/wiki/Segment_descriptor" title="Segment descriptor">segment descriptors</a>; however, this works only on an entire segment at a time.</li>
</ul>
<dl>
<dd><a href="/wiki/X86_memory_segmentation" title="X86 memory segmentation">Segmented addressing</a> has long been considered an obsolete mode of operation, and all current PC operating systems in effect bypass it, setting all segments to a base address of zero and (in their 32 bit implementation) a size of 4&#160;GB. AMD was the first x86-family vendor to implement no-execute in linear addressing mode. The feature is also available in legacy mode on AMD64 processors, and recent Intel x86 processors, when PAE is used.</dd>
</dl>
<ul>
<li><b>Removal of older features:</b> A number of "system programming" features of the x86 architecture are not used in modern operating systems and are not available on AMD64 in long (64-bit and compatibility) mode. These include segmented addressing (although the FS and GS segments are retained in vestigial form for use as extra base pointers to operating system structures)<sup id="cite_ref-amd-24593_1-8" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p70)</sup>, the <a href="/wiki/Task_State_Segment" title="Task State Segment" class="mw-redirect">task state switch</a> mechanism, and <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">Virtual 8086 mode</a>. These features remain fully implemented in "legacy mode," thus permitting these processors to run 32-bit and 16-bit operating systems without modification. A number of instructions which proved to be rarely useful are not supported in 64-bit mode: saving/restoring of segment registers on the stack, saving/restoring of all registers (PUSHA/POPA), decimal arithmetic, BOUND and INTO instructions, and "far" jumps and calls with immediate operands.</li>
</ul>
<h3><span class="mw-headline" id="Virtual_address_space_details"><span id="VIRTUAL-ADDRESS-SPACE"></span>Virtual address space details</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=4" title="Edit section: Virtual address space details">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Canonical_form_addresses">Canonical form addresses</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=5" title="Edit section: Canonical form addresses">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Although virtual addresses are 64&#160;bits wide in 64-bit mode, current implementations (and all chips known to be in the planning stages) do not allow the entire virtual address space of 2<sup>64</sup> bytes (16&#160;EB) to be used. This would be approximately four billion times the size of virtual address space on 32-bit machines. Most operating systems and applications will not need such a large address space for the foreseeable future, so implementing such wide virtual addresses would simply increase the complexity and cost of address translation with no real benefit. AMD therefore decided that, in the first implementations of the architecture, only the least significant 48&#160;bits of a virtual address would actually be used in address translation (<a href="/wiki/Page_table" title="Page table">page table</a> lookup).<sup id="cite_ref-amd-24593_1-9" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p120)</sup></p>
<p>In addition, the AMD specification requires that bits 48 through 63 of any virtual address must be copies of bit 47 (in a manner akin to <a href="/wiki/Sign_extension" title="Sign extension">sign extension</a>), or the processor will raise an exception.<sup id="cite_ref-amd-24593_1-10" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p131)</sup> Addresses complying with this rule are referred to as "canonical form."<sup id="cite_ref-amd-24593_1-11" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p130)</sup> Canonical form addresses run from 0 through 00007FFF'FFFFFFFF, and from FFFF8000'00000000 through FFFFFFFF'FFFFFFFF, for a total of 256&#160;TB of usable virtual address space. This is still approximately 64,000 times the virtual address space on 32-bit machines.</p>
<p>This feature eases later scalability to true 64-bit addressing. Many operating systems (including, but not limited to, the <a href="/wiki/Windows_NT" title="Windows NT">Windows NT</a> family) take the higher-addressed half of the address space (named <a href="/wiki/Kernel_space" title="Kernel space" class="mw-redirect">kernel space</a>) for themselves and leave the lower-addressed half (<a href="/wiki/User_space" title="User space">user space</a>) for application code, user mode stacks, heaps, and other data regions.<sup id="cite_ref-win-lim-msdn_17-0" class="reference"><a href="#cite_note-win-lim-msdn-17"><span>[</span>17<span>]</span></a></sup> The "canonical address" design ensures that every AMD64 compliant implementation has, in effect, two memory halves: the lower half starts at 00000000'00000000 and "grows upwards" as more virtual address bits become available, while the higher half is "docked" to the top of the address space and grows downwards. Also, enforcing the "canonical form" of addresses by checking the unused address bits prevents their use by operating system as flags, privilege markers, etc., as such use could become problematic when the architecture is extended to implement more virtual address bits.</p>
<table border="0" style="margin:auto; text-align:center">
<tr>
<td>Current 48-bit<br />
implementation
<p><a href="/wiki/File:AMD64-canonical--48-bit.svg" class="image"><img alt="AMD64-canonical--48-bit.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/150px-AMD64-canonical--48-bit.svg.png" width="150" height="263" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/225px-AMD64-canonical--48-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/300px-AMD64-canonical--48-bit.svg.png 2x" /></a></p>
</td>
<td>56-bit<br />
implementation
<p><a href="/wiki/File:AMD64-canonical--56-bit.svg" class="image"><img alt="AMD64-canonical--56-bit.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/a/a7/AMD64-canonical--56-bit.svg/150px-AMD64-canonical--56-bit.svg.png" width="150" height="263" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/a7/AMD64-canonical--56-bit.svg/225px-AMD64-canonical--56-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/a7/AMD64-canonical--56-bit.svg/300px-AMD64-canonical--56-bit.svg.png 2x" /></a></p>
</td>
<td>Full 64-bit<br />
implementation
<p><a href="/wiki/File:AMD64-canonical--64-bit.svg" class="image"><img alt="AMD64-canonical--64-bit.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/150px-AMD64-canonical--64-bit.svg.png" width="150" height="263" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/225px-AMD64-canonical--64-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/300px-AMD64-canonical--64-bit.svg.png 2x" /></a></p>
</td>
</tr>
<tr>
<td colspan="3">Implementations of canonical address space (diagram not to scale).</td>
</tr>
</table>
<p>The first versions of Windows for x64 did not even use the full 256&#160;TB; they were restricted to just 8&#160;TB of user space and 8&#160;TB of kernel space.<sup id="cite_ref-win-lim-msdn_17-1" class="reference"><a href="#cite_note-win-lim-msdn-17"><span>[</span>17<span>]</span></a></sup> Windows did not support the entire 48-bit address space until <a href="/wiki/Windows_8.1" title="Windows 8.1">Windows 8.1</a> (released October 2013).<sup id="cite_ref-win-lim-msdn_17-2" class="reference"><a href="#cite_note-win-lim-msdn-17"><span>[</span>17<span>]</span></a></sup></p>
<h4><span class="mw-headline" id="Page_table_structure">Page table structure</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=6" title="Edit section: Page table structure">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The 64-bit addressing mode ("<a href="/wiki/Long_mode" title="Long mode">long mode</a>") is a superset of <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extensions</a> (PAE); because of this, <a href="/wiki/Paging" title="Paging">page</a> sizes may be 4&#160;<a href="/wiki/Kilobyte" title="Kilobyte">KB</a> (2<sup>12</sup> bytes) or 2&#160;<a href="/wiki/Megabyte" title="Megabyte">MB</a> (2<sup>21</sup> bytes).<sup id="cite_ref-amd-24593_1-12" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p120)</sup> Long mode also supports page sizes of 1&#160;<a href="/wiki/Gigabyte" title="Gigabyte">GB</a> (2<sup>30</sup> bytes).<sup id="cite_ref-amd-24593_1-13" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p120)</sup> Rather than the three-level <a href="/wiki/Page_table" title="Page table">page table</a> system used by systems in PAE mode, systems running in <a href="/wiki/Long_mode" title="Long mode">long mode</a> use four levels of page table: PAE's <i>Page-Directory Pointer Table</i> is extended from 4 entries to 512, and an additional <i>Page-Map Level&#160;4 (PML4) Table</i> is added, containing 512 entries in 48-bit implementations.<sup id="cite_ref-amd-24593_1-14" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p131)</sup> In implementations providing larger virtual addresses, this latter table would either grow to accommodate sufficient entries to describe the entire address range, up to a theoretical maximum of 33,554,432 entries for a 64-bit implementation, or be over ranked by a new mapping level, such as a PML5. A full mapping hierarchy of 4&#160;KB pages for the whole 48-bit space would take a bit more than 512&#160;GB of RAM (about 0.196% of the 256&#160;TB virtual space).</p>
<h4><span class="mw-headline" id="Operating_system_limits">Operating system limits</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=7" title="Edit section: Operating system limits">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The operating system can also limit the virtual address space. Details, where applicable, are given in the "<a href="/wiki/X86-64#Operating_system_compatibility_and_characteristics" title="X86-64">Operating system compatibility and characteristics</a>" section.</p>
<h3><span class="mw-headline" id="Physical_address_space_details">Physical address space details</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=8" title="Edit section: Physical address space details">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Current AMD64 implementations support a physical address space of up to 2<sup>48</sup> bytes of RAM, or 256&#160;TB.<sup id="cite_ref-amd10h_14-1" class="reference"><a href="#cite_note-amd10h-14"><span>[</span>14<span>]</span></a></sup> A larger amount of installed RAM allows the operating system to keep more of the workload's pageable data and code in RAM, which can improve performance,<sup id="cite_ref-howstuffworksVirtualMemory_18-0" class="reference"><a href="#cite_note-howstuffworksVirtualMemory-18"><span>[</span>18<span>]</span></a></sup> though various workloads will have different points of diminishing returns.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19"><span>[</span>19<span>]</span></a></sup><sup id="cite_ref-20" class="reference"><a href="#cite_note-20"><span>[</span>20<span>]</span></a></sup></p>
<p>The upper limit on RAM that can be used in a given x86-64 system depends on a variety of factors and can be far less than that implemented by the processor. For example, as of June 2010, there are no known <a href="/wiki/Motherboard" title="Motherboard">motherboards</a> for x86-64 processors that support 256&#160;TB of RAM.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21"><span>[</span>21<span>]</span></a></sup><sup id="cite_ref-22" class="reference"><a href="#cite_note-22"><span>[</span>22<span>]</span></a></sup><sup id="cite_ref-23" class="reference"><a href="#cite_note-23"><span>[</span>23<span>]</span></a></sup><sup id="cite_ref-24" class="reference"><a href="#cite_note-24"><span>[</span>24<span>]</span></a></sup> The operating system may place additional limits on the amount of RAM that is usable or supported. Details on this point are given in the "<a href="/wiki/X86-64#Operating_system_compatibility_and_characteristics" title="X86-64">Operating system compatibility and characteristics</a>" section of this article.</p>
<h3><span class="mw-headline" id="Operating_modes"><span id="OPMODES"></span>Operating modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=9" title="Edit section: Operating modes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable" style="text-align: center;">
<tr>
<th>Operating mode</th>
<th>Operating sub-mode</th>
<th><a href="/wiki/Operating_system" title="Operating system">Operating system</a> required</th>
<th>Type of code being run</th>
<th>Default address size</th>
<th>Default operand size</th>
<th>Supported typical operand sizes</th>
<th><a href="/wiki/Register_file" title="Register file">Register file</a> size</th>
<th>Typical <a href="/wiki/General_Purpose_Register" title="General Purpose Register" class="mw-redirect">GPR</a> width</th>
</tr>
<tr>
<td rowspan="3">Long mode</td>
<td>64-bit mode</td>
<td>64-bit operating system or boot loader</td>
<td>64-bit code</td>
<td>64 bits</td>
<td>32 bits</td>
<td>8, 16, 32, or 64 bits</td>
<td>16 registers per file</td>
<td>64 bits</td>
</tr>
<tr>
<td rowspan="2">Compatibility mode</td>
<td>64-bit operating system or boot loader</td>
<td>32-bit protected mode code</td>
<td>32 bits</td>
<td>32 bits</td>
<td>8, 16, or 32 bits</td>
<td>8 registers per file</td>
<td>32 bits</td>
</tr>
<tr>
<td>64-bit operating system</td>
<td>16-bit protected mode code</td>
<td>16 bits</td>
<td>16 bits</td>
<td>8, 16, or 32 bits</td>
<td>8 registers per file</td>
<td>32 bits</td>
</tr>
<tr>
<td rowspan="4">Legacy mode</td>
<td rowspan="2"><a href="/wiki/Protected_mode" title="Protected mode">Protected mode</a></td>
<td>32-bit operating system or boot loader, or 64-bit boot loader</td>
<td>32-bit protected mode code</td>
<td>32 bits</td>
<td>32 bits</td>
<td>8, 16, or 32 bits</td>
<td>8 registers per file</td>
<td>32 bits</td>
</tr>
<tr>
<td>16-bit protected mode operating system or boot loader, or 32- or 64-bit boot loader</td>
<td>16-bit protected mode code</td>
<td>16 bits</td>
<td>16 bits</td>
<td>8, 16, or 32 bits</td>
<td>8 registers per file</td>
<td>16 or 32 bits</td>
</tr>
<tr>
<td><a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">Virtual 8086 mode</a></td>
<td>16- or 32-bit protected mode operating system</td>
<td>16-bit real mode code</td>
<td>16 bits</td>
<td>16 bits</td>
<td>8, 16, or 32 bits</td>
<td>8 registers per file</td>
<td>16 or 32 bits</td>
</tr>
<tr>
<td><a href="/wiki/Real_mode" title="Real mode">Real mode</a></td>
<td>16-bit real mode operating system or boot loader, or 32- or 64-bit boot loader</td>
<td>16-bit real mode code</td>
<td>16 bits</td>
<td>16 bits</td>
<td>8, 16, or 32 bits</td>
<td>8 registers per file</td>
<td>16 or 32 bits</td>
</tr>
</table>
<p>The traditional x87 FPU register stack is not included in the register file size extension in 64-bit mode. It has been deprecated in favor of the XMM registers used by SSE2, which did get extended. The x87 register stack is not a register file because it does not provide true random access to its contents to the majority of instructions, and remains sized at 8&#160;registers. Also note that 16-bit code written for the 80286 and below cannot use the 32-bit GPRs. 16-bit code written for the 80386 and above can use 32-bit GPRs, but defaults to using 16-bit operands.</p>
<div class="thumb tright">
<div class="thumbinner" style="width:402px;"><a href="/wiki/File:AMD64StateDiagram.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/400px-AMD64StateDiagram.svg.png" width="400" height="309" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/600px-AMD64StateDiagram.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/800px-AMD64StateDiagram.svg.png 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:AMD64StateDiagram.svg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
State diagram of the x86-64 operating modes</div>
</div>
</div>
<p>The architecture has two primary modes of operation, long mode and legacy mode.</p>
<h4><span class="mw-headline" id="Long_mode">Long mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=10" title="Edit section: Long mode">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="rellink relarticle mainarticle">Main article: <a href="/wiki/Long_mode" title="Long mode">Long mode</a></div>
<p>The architecture's intended primary mode of operation; it is a combination of the processor's native 64-bit mode and a combined 32-bit and 16-bit compatibility mode. It is used by 64-bit operating systems. Under a 64-bit operating system, 64-bit programs run under 64-bit mode, and 32-bit and 16-bit protected mode applications (that do not need to use either real mode or virtual 8086 mode in order to execute at any time) run under compatibility mode. Real-mode programs and programs that use virtual 8086 mode at any time cannot be run in long mode unless those modes are emulated in software.<sup id="cite_ref-amd-24593_1-15" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">:11</sup> However, such programs may be started from an operating system running in long mode on processors supporting <a href="/wiki/VT-x" title="VT-x" class="mw-redirect">VT-x</a>, by creating a virtual processor running in the desired mode.</p>
<p>Since the basic <a href="/wiki/Instruction_set" title="Instruction set">instruction set</a> is the same, there is almost no performance penalty for executing protected mode x86 code. This is unlike Intel's <a href="/wiki/IA-64" title="IA-64">IA-64</a>, where differences in the underlying instruction set means that running 32-bit code must be done either in emulation of x86 (making the process slower) or with a dedicated x86 processor. However, on the x86-64 platform, many x86 applications could benefit from a 64-bit <a href="/wiki/Recompile" title="Recompile" class="mw-redirect">recompile</a>, due to the additional registers in 64-bit code and guaranteed SSE2-based FPU support, which a <a href="/wiki/Compiler" title="Compiler">compiler</a> can use for optimization. However, applications that regularly handle integers wider than 32 bits, such as cryptographic algorithms, will need a rewrite of the code handling the huge integers in order to take advantage of the 64-bit registers.</p>
<h4><span class="mw-headline" id="Legacy_mode">Legacy mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=11" title="Edit section: Legacy mode">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The mode used by 16-bit ('protected mode' or 'real mode') and 32-bit operating systems. In this mode, the processor acts like a 32-bit x86 processor, and only 16-bit and 32-bit code can be executed. Legacy mode allows for a maximum of 32&#160;bit virtual addressing which limits the virtual address space to 4&#160;GB.<sup id="cite_ref-amd-24593_1-16" class="reference"><a href="#cite_note-amd-24593-1"><span>[</span>1<span>]</span></a></sup><sup class="reference" style="white-space:nowrap;">(p14)</sup><sup class="reference" style="white-space:nowrap;">(p24)</sup><sup class="reference" style="white-space:nowrap;">(p118)</sup> 64-bit programs cannot be run from legacy mode.</p>
<h3><span class="mw-headline" id="AMD64_implementations">AMD64 implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=12" title="Edit section: AMD64 implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The following processors implement the AMD64 architecture:</p>
<ul>
<li><a href="/wiki/Opteron" title="Opteron">Opteron</a></li>
<li><a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a></li>
<li><a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a></li>
<li><a href="/wiki/Athlon_64_FX" title="Athlon 64 FX" class="mw-redirect">Athlon 64 FX</a></li>
<li><a href="/wiki/Athlon_II" title="Athlon II">Athlon II</a> (followed by "X2", "X3", or "X4" to indicate the number of cores, and XLT models)</li>
<li><a href="/wiki/Turion_64" title="Turion 64" class="mw-redirect">Turion 64</a></li>
<li><a href="/wiki/Turion_64_X2" title="Turion 64 X2" class="mw-redirect">Turion 64 X2</a></li>
<li><a href="/wiki/Sempron" title="Sempron">Sempron</a> ("Palermo" E6 stepping and all "Manila" models)</li>
<li><a href="/wiki/Phenom_(processor)" title="Phenom (processor)" class="mw-redirect">Phenom</a> (followed by "X3" or "X4" to indicate the number of cores)</li>
<li><a href="/wiki/Phenom_II" title="Phenom II">Phenom II</a> (followed by "X2", "X3", "X4" or "X6" to indicate the number of cores)</li>
<li><a href="/wiki/List_of_AMD_FX_microprocessors" title="List of AMD FX microprocessors">FX</a></li>
<li><a href="/wiki/AMD_Accelerated_Processing_Unit" title="AMD Accelerated Processing Unit">Fusion</a></li>
</ul>
<h2><span class="mw-headline" id="Intel_64">Intel 64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=13" title="Edit section: Intel 64">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><b>Intel 64</b> is Intel's implementation of x86-64. It is used in newer versions of <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a>, <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D</a>, <a href="/wiki/Xeon" title="Xeon">Xeon</a> and <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a> processors, the <a href="/wiki/Intel_Atom" title="Intel Atom" class="mw-redirect">Atom</a> 230, 330, D410, D425, D510, D525, N450, N455, N470, N475, N550, N570, N2600 and N2800 and in all versions of the <a href="/wiki/Pentium_Extreme_Edition" title="Pentium Extreme Edition" class="mw-redirect">Pentium Extreme Edition</a>, <a href="/wiki/Core_2" title="Core 2" class="mw-redirect">Core 2</a>, <a href="/wiki/Intel_Core_i7" title="Intel Core i7" class="mw-redirect">Core i7</a>, <a href="/wiki/Intel_Core_i5" title="Intel Core i5" class="mw-redirect">Core i5</a>, and <a href="/wiki/Core_i3" title="Core i3" class="mw-redirect">Core i3</a> processors.</p>
<h3><span class="mw-headline" id="History_of_Intel_64">History of Intel 64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=14" title="Edit section: History of Intel 64">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Historically, AMD has developed and produced processors with instruction sets patterned after Intel's original designs, but with x86-64, roles were reversed: Intel found itself in the position of adopting the <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture" class="mw-redirect">ISA</a> which AMD had created as an extension to Intel's own x86 processor line.</p>
<p>Intel's project was originally <a href="/wiki/Codename" title="Codename" class="mw-redirect">codenamed</a> <b>Yamhill</b> (after the <a href="/wiki/Yamhill_River" title="Yamhill River">Yamhill River</a> in Oregon's Willamette Valley). After several years of denying its existence, Intel announced at the February 2004 <a href="/wiki/Intel_Developer_Forum" title="Intel Developer Forum">IDF</a> that the project was indeed underway. Intel's chairman at the time, <a href="/wiki/Craig_Barrett_(Intel_Chairman)" title="Craig Barrett (Intel Chairman)" class="mw-redirect">Craig Barrett</a>, admitted that this was one of their worst kept secrets.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25"><span>[</span>25<span>]</span></a></sup><sup id="cite_ref-26" class="reference"><a href="#cite_note-26"><span>[</span>26<span>]</span></a></sup></p>
<p>Intel's name for this instruction set has changed several times. The name used at the IDF was <b>CT</b> (presumably for <b>Clackamas Technology</b>, another codename from an <a href="/wiki/Clackamas_River" title="Clackamas River">Oregon river</a>); within weeks they began referring to it as <b>IA-32e</b> (for <a href="/wiki/IA-32" title="IA-32">IA-32</a> extensions) and in March 2004 unveiled the "official" name <b>EM64T</b> (Extended Memory 64 Technology). In late 2006 Intel began instead using the name <b>Intel 64</b> for its implementation, paralleling AMD's use of the name AMD64.<sup id="cite_ref-27" class="reference"><a href="#cite_note-27"><span>[</span>27<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Intel_64_implementations">Intel 64 implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=15" title="Edit section: Intel 64 implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The first processor to implement Intel 64 was the multi-socket processor <a href="/wiki/Xeon" title="Xeon">Xeon</a> code-named <i><a href="/wiki/Xeon#Nocona_and_Irwindale" title="Xeon">Nocona</a></i> in June 2004. In contrast, the initial Prescott chips (February 2004) did not enable this feature. Intel subsequently began selling Intel 64-enabled Pentium 4s using the E0 revision of the Prescott core, being sold on the OEM market as the Pentium 4, model F. The E0 revision also adds eXecute Disable (XD) (Intel's name for the <a href="/wiki/NX_bit" title="NX bit">NX bit</a>) to Intel 64, and has been included in then current Xeon code-named <i>Irwindale</i>. Intel's official launch of Intel 64 (under the name EM64T at that time) in mainstream desktop processors was the N0 Stepping Prescott-2M. All 9xx, 8xx, 6xx, 5x9, 5x6, 5x1, 3x6, and 3x1 series CPUs have Intel 64 enabled, as do the <a href="/wiki/Core_2" title="Core 2" class="mw-redirect">Core 2</a> CPUs, as will future Intel CPUs for workstations or servers. Intel 64 is also present in the last members of the <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D</a> line.</p>
<p>The first Intel <a href="/wiki/Mobile_processor" title="Mobile processor">mobile processor</a> implementing Intel 64 is the <a href="/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a> version of the <a href="/wiki/Core_2" title="Core 2" class="mw-redirect">Core 2</a> processor, which was released on 27 July 2006. None of Intel's earlier notebook CPUs (<a href="/wiki/Core_Duo" title="Core Duo" class="mw-redirect">Core Duo</a>, <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a>, <a href="/wiki/Celeron_M" title="Celeron M" class="mw-redirect">Celeron M</a>, <a href="/wiki/Pentium_4" title="Pentium 4">Mobile Pentium 4</a>) implements Intel 64.</p>
<p>The following processors implement the Intel 64 architecture:</p>
<ul>
<li><a href="/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst microarchitecture</a>
<ul>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a> (all models since "<a href="/wiki/Xeon#Nocona_and_Irwindale" title="Xeon">Nocona</a>")</li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a> (some models since "Prescott")</li>
<li><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> (some models since "<a href="/wiki/Intel_Prescott" title="Intel Prescott" class="mw-redirect">Prescott</a>")</li>
<li><a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a></li>
<li><a href="/wiki/Pentium_Extreme_Edition" title="Pentium Extreme Edition" class="mw-redirect">Pentium Extreme Edition</a></li>
</ul>
</li>
<li><a href="/wiki/Core_(microarchitecture)" title="Core (microarchitecture)" class="mw-redirect">Core microarchitecture</a>
<ul>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a> (all models since "Woodcrest")</li>
<li><a href="/wiki/Core_2" title="Core 2" class="mw-redirect">Core 2</a> (including Mobile processors since "Merom")</li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a> (E2140, E2160, E2180, E2200, E2220, E5200, E5300, E5400, E6300, E6500, T2310, T2330, T2370, T2390, T3200 and T3400)</li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a> (Celeron 4x0; Celeron M 5xx; E3200, E3300, E3400)</li>
</ul>
</li>
<li><a href="/wiki/Atom_(Intel)" title="Atom (Intel)" class="mw-redirect">Atom microarchitecture</a>
<ul>
<li><a href="/wiki/List_of_Intel_Atom_microprocessors#Atom_200_series" title="List of Intel Atom microprocessors">200 series</a> (not to be confused with the N200 series, widely used in <a href="/wiki/Netbook" title="Netbook">netbooks</a>)</li>
<li><a href="/wiki/List_of_Intel_Atom_microprocessors#Atom_300_series" title="List of Intel Atom microprocessors">300 series</a></li>
<li><a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">N4xx, N5xx series</a></li>
<li><a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Dxxx series</a></li>
</ul>
</li>
<li><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>, <a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>, <a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a> and <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> microarchitectures
<ul>
<li><a href="/wiki/Core_i3" title="Core i3" class="mw-redirect">Core i3</a></li>
<li><a href="/wiki/Core_i5" title="Core i5" class="mw-redirect">Core i5</a></li>
<li><a href="/wiki/Core_i7" title="Core i7" class="mw-redirect">Core i7</a></li>
</ul>
</li>
</ul>
<h2><span class="mw-headline" id="VIA.27s_x86-64_implementation">VIA's x86-64 implementation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=16" title="Edit section: VIA's x86-64 implementation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> Isaiah microarchitecture, implemented in the <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a></li>
</ul>
<p>The <b>VIA Nano</b> (formerly <a href="/wiki/Code_name#Commercial_code_names_in_the_computer_industry" title="Code name">code named</a> <b>VIA Isaiah</b>) is a <a href="/wiki/64-bit" title="64-bit" class="mw-redirect">64-bit</a> <a href="/wiki/CPU" title="CPU" class="mw-redirect">CPU</a> for <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a>. The <b>VIA Nano</b> was released by <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> in 2008 after five years of development<sup id="cite_ref-28" class="reference"><a href="#cite_note-28"><span>[</span>28<span>]</span></a></sup> by its CPU division, <a href="/wiki/Centaur_Technology" title="Centaur Technology">Centaur Technology</a>. This new Isaiah 64-bit architecture was designed from scratch, unveiled on 24 January 2008,<sup id="cite_ref-29" class="reference"><a href="#cite_note-29"><span>[</span>29<span>]</span></a></sup><sup id="cite_ref-30" class="reference"><a href="#cite_note-30"><span>[</span>30<span>]</span></a></sup><sup id="cite_ref-31" class="reference"><a href="#cite_note-31"><span>[</span>31<span>]</span></a></sup><sup id="cite_ref-32" class="reference"><a href="#cite_note-32"><span>[</span>32<span>]</span></a></sup> and launched on May 29, including low-voltage variants and the Nano brand name.<sup id="cite_ref-33" class="reference"><a href="#cite_note-33"><span>[</span>33<span>]</span></a></sup> The processor supports a number of VIA-specific x86 extensions designed to boost efficiency in low-power appliances. It is expected that the VIA Isaiah will be twice as fast in integer performance and four times as fast in <a href="/wiki/Floating-point" title="Floating-point" class="mw-redirect">floating-point</a> performance as the previous-generation <a href="/wiki/VIA_Esther" title="VIA Esther" class="mw-redirect">VIA Esther</a> at an equivalent <a href="/wiki/Clock_speed" title="Clock speed" class="mw-redirect">clock speed</a>. Power consumption is also expected to be on par with the previous-generation VIA CPUs, with <a href="/wiki/Thermal_design_power" title="Thermal design power">thermal design power</a> ranging from 5&#160;W to 25&#160;W.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34"><span>[</span>34<span>]</span></a></sup> Being a completely new design, the Isaiah architecture was built with support for features like the x86-64 instruction set and <a href="/wiki/X86_virtualization" title="X86 virtualization">x86 virtualization</a> which were unavailable on its predecessors, the <a href="/wiki/VIA_C7" title="VIA C7">VIA C7</a> line, while retaining their encryption extensions.</p>
<h2><span class="mw-headline" id="Differences_between_AMD64_and_Intel_64">Differences between AMD64 and Intel 64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=17" title="Edit section: Differences between AMD64 and Intel 64">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Although nearly identical, there are some differences between the two instruction sets in the semantics of a few seldom used machine instructions (or situations), which are mainly used for <a href="/wiki/System_programming" title="System programming">system programming</a>.<sup id="cite_ref-trcscott_35-0" class="reference"><a href="#cite_note-trcscott-35"><span>[</span>35<span>]</span></a></sup> Compilers generally produce <a href="/wiki/Executables" title="Executables" class="mw-redirect">executables</a> (i.e. <a href="/wiki/Machine_code" title="Machine code">machine code</a>) that avoid any differences, at least for ordinary <a href="/wiki/Application_program" title="Application program" class="mw-redirect">application programs</a>. This is therefore of interest mainly to developers of compilers, operating systems and similar, which must deal with individual and special system instructions.</p>
<h3><span class="mw-headline" id="Recent_implementations">Recent implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=18" title="Edit section: Recent implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>Intel&#160;64's <tt>BSF</tt> and <tt>BSR</tt> instructions act differently when the source is zero and the operand size is 32&#160;bits. The processor sets the zero flag and leaves the upper 32&#160;bits of the destination undefined.</li>
<li>AMD64 requires a different microcode update format and control MSRs (model-specific registers) while Intel&#160;64 implements <a href="/wiki/Microcode" title="Microcode">microcode</a> update unchanged from their 32-bit only processors.</li>
<li>Intel&#160;64 lacks some MSRs that are considered architectural in AMD64. These include <tt>SYSCFG</tt>, <tt>TOP_MEM</tt>, and <tt>TOP_MEM2</tt>.</li>
<li>Intel&#160;64 allows <tt>SYSCALL</tt>/<tt>SYSRET</tt> only in 64-bit mode (not in compatibility mode),<sup id="cite_ref-36" class="reference"><a href="#cite_note-36"><span>[</span>36<span>]</span></a></sup> and allows <tt>SYSENTER</tt>/<tt>SYSEXIT</tt> in both modes.<sup id="cite_ref-37" class="reference"><a href="#cite_note-37"><span>[</span>37<span>]</span></a></sup> AMD64 lacks <tt>SYSENTER</tt>/<tt>SYSEXIT</tt> in both sub-modes of <a href="/wiki/Long_mode" title="Long mode">long mode</a>.<sup id="cite_ref-38" class="reference"><a href="#cite_note-38"><span>[</span>38<span>]</span></a></sup></li>
<li>Near branches with the 66H (operand size override) prefix behave differently. Intel&#160;64 clears only the top 32&#160;bits, while AMD64 clears the top 48&#160;bits.</li>
<li>AMD processors raise a floating point Invalid Exception when performing an <tt>FLD</tt> or <tt>FSTP</tt> of an 80-bit signalling NaN, while Intel processors do not.</li>
<li>Intel&#160;64 lacks the ability to save and restore a reduced (and thus faster) version of the <a href="/wiki/Floating-point" title="Floating-point" class="mw-redirect">floating-point</a> state (involving the <tt>FXSAVE</tt> and <tt>FXRSTOR</tt> instructions).</li>
<li>Recent AMD64 processors have reintroduced limited support for segmentation to ease <a href="/wiki/X86_virtualization#64-bit" title="X86 virtualization">virtualization</a> of 64-bit guests.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39"><span>[</span>39<span>]</span></a></sup><sup id="cite_ref-40" class="reference"><a href="#cite_note-40"><span>[</span>40<span>]</span></a></sup></li>
</ul>
<h3><span class="mw-headline" id="Older_implementations">Older implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=19" title="Edit section: Older implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>Early AMD64 processors lacked the <tt>CMPXCHG16B</tt> instruction, which is an extension of the <tt>CMPXCHG8B</tt> instruction present on most post-<a href="/wiki/80486" title="80486" class="mw-redirect">80486</a> processors. Similar to <tt>CMPXCHG8B</tt>, <tt>CMPXCHG16B</tt> allows for <a href="/wiki/Atomic_operation" title="Atomic operation" class="mw-redirect">atomic operations</a> on octal words. This is useful for parallel algorithms that use <a href="/wiki/Compare_and_swap" title="Compare and swap" class="mw-redirect">compare and swap</a> on data larger than the size of a pointer, common in <a href="/wiki/Lock-free_and_wait-free_algorithms" title="Lock-free and wait-free algorithms" class="mw-redirect">lock-free and wait-free algorithms</a>. Without <tt>CMPXCHG16B</tt> one must use workarounds, such as a <a href="/wiki/Critical_section" title="Critical section">critical section</a> or alternative lock-free approaches.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41"><span>[</span>41<span>]</span></a></sup> This also prevents 64-bit <a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Windows</a> from having a <a href="/wiki/User-mode" title="User-mode" class="mw-redirect">user-mode</a> address space larger than 8&#160;terabytes.<sup id="cite_ref-42" class="reference"><a href="#cite_note-42"><span>[</span>42<span>]</span></a></sup> The 64-bit version of Windows 8.1 requires this feature.</li>
<li>Early AMD64 and Intel&#160;64 CPUs lacked <tt>LAHF</tt> and <tt>SAHF</tt> instructions. AMD introduced the instructions with their Athlon&#160;64, Opteron and Turion&#160;64 revision&#160;D processors in March&#160;2005<sup id="cite_ref-43" class="reference"><a href="#cite_note-43"><span>[</span>43<span>]</span></a></sup><sup id="cite_ref-44" class="reference"><a href="#cite_note-44"><span>[</span>44<span>]</span></a></sup><sup id="cite_ref-45" class="reference"><a href="#cite_note-45"><span>[</span>45<span>]</span></a></sup> while Intel introduced the instructions with the Pentium&#160;4&#160;G1 stepping in December&#160;2005. The 64-bit version of Windows 8.1 requires this feature.</li>
<li>Early Intel CPUs with Intel&#160;64 also lack the <a href="/wiki/NX_bit" title="NX bit">NX bit</a> of the AMD64 architecture. This feature is required by all versions of Windows 8.x.</li>
<li>Early Intel&#160;64 implementations only allowed access to 64&#160;GB of physical memory while original AMD64 implementations allowed access to 1&#160;TB of physical memory. Recent AMD64 and Intel&#160;64 implementations provide 256&#160;TB of physical address space (and AMD plans an expansion to 4&#160;PB.)<sup class="Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (October 2010)">citation needed</span></a></i>]</sup> Physical memory capacities of this size are appropriate for large-scale applications (such as large databases), and high-performance computing (centrally oriented applications and scientific computing.)</li>
</ul>
<h2><span class="mw-headline" id="Adoption">Adoption</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=20" title="Edit section: Adoption">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:352px;"><a href="/wiki/File:Processor_families_in_TOP500_supercomputers.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/350px-Processor_families_in_TOP500_supercomputers.svg.png" width="350" height="220" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/525px-Processor_families_in_TOP500_supercomputers.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/700px-Processor_families_in_TOP500_supercomputers.svg.png 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Processor_families_in_TOP500_supercomputers.svg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Area chart showing the representation of different families of microprocessors in the TOP500 supercomputer ranking list, from 1992 to 2014.<sup id="cite_ref-46" class="reference"><a href="#cite_note-46"><span>[</span>46<span>]</span></a></sup></div>
</div>
</div>
<p>In <a href="/wiki/Supercomputer" title="Supercomputer">supercomputer</a> <a href="/wiki/Computer_cluster" title="Computer cluster">clusters</a> tracked by <a href="/wiki/TOP500" title="TOP500">TOP500</a>, the appearance of 64-bit extensions for the x86 architecture enabled 64-bit x86 processors by AMD and Intel (orange and blue on the diagram on the right, respectively) to replace most RISC processor architectures previously used in such systems (including <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, <a href="/wiki/SPARC" title="SPARC">SPARC</a>, <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a> and others), as well as 32-bit x86 (green on the diagram), even though Intel itself initially tried unsuccesfully to replace x86 with a new incompatible 64-bit architecture in the <a href="/wiki/Itanium" title="Itanium">Itanium</a> processor.</p>
<p>As of 2014<sup class="plainlinks noprint asof-tag update" style="display:none;"><a class="external text" href="//en.wikipedia.org/w/index.php?title=X86-64&amp;action=edit">[update]</a></sup>, the main non-x86 architecture which is still used in supercomputing clusters is the <a href="/wiki/Power_Architecture" title="Power Architecture">Power Architecture</a> used by <a href="/wiki/IBM_POWER_microprocessors" title="IBM POWER microprocessors">IBM POWER microprocessors</a> (red on the diagram), with SPARC as a distant second.</p>
<h2><span class="mw-headline" id="Operating_system_compatibility_and_characteristics">Operating system compatibility and characteristics</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=21" title="Edit section: Operating system compatibility and characteristics">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following operating systems and releases support the x86-64 architecture in <a href="/wiki/Long_mode" title="Long mode">long mode</a>.</p>
<h3><span class="mw-headline" id="BSD">BSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=22" title="Edit section: BSD">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="DragonFly_BSD">DragonFly BSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=23" title="Edit section: DragonFly BSD">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Preliminary infrastructure work was started in February 2004 for a x86-64 port.<sup id="cite_ref-dfly-amd64-prelim_47-0" class="reference"><a href="#cite_note-dfly-amd64-prelim-47"><span>[</span>47<span>]</span></a></sup> This development later stalled. Development started again during July 2007 <sup id="cite_ref-dfly-amd64-noah_48-0" class="reference"><a href="#cite_note-dfly-amd64-noah-48"><span>[</span>48<span>]</span></a></sup> and continued during <a href="/wiki/Google_Summer_of_Code" title="Google Summer of Code">Google Summer of Code</a> 2008 and SoC 2009.<sup id="cite_ref-dfly-amd64-soc2008_49-0" class="reference"><a href="#cite_note-dfly-amd64-soc2008-49"><span>[</span>49<span>]</span></a></sup><sup id="cite_ref-dfly-amd64-soc2009_50-0" class="reference"><a href="#cite_note-dfly-amd64-soc2009-50"><span>[</span>50<span>]</span></a></sup> The first official release to contain x86-64 support was version 2.4.<sup id="cite_ref-dflyamd64-release_51-0" class="reference"><a href="#cite_note-dflyamd64-release-51"><span>[</span>51<span>]</span></a></sup></p>
<h4><span class="mw-headline" id="FreeBSD">FreeBSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=24" title="Edit section: FreeBSD">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a> first added x86-64 support under the name "amd64" as an experimental architecture in 5.1-RELEASE in June 2003. It was included as a standard distribution architecture as of 5.2-RELEASE in January 2004. Since then, FreeBSD has designated it as a Tier&#160;1 platform. The 6.0-RELEASE version cleaned up some quirks with running x86 executables under amd64, and most drivers work just as they do on the x86 architecture. Work is currently being done to integrate more fully the x86 <a href="/wiki/Application_binary_interface" title="Application binary interface">application binary interface</a> (ABI), in the same manner as the Linux 32-bit ABI compatibility currently works.</p>
<h4><span class="mw-headline" id="NetBSD">NetBSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=25" title="Edit section: NetBSD">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>x86-64 architecture support was first committed to the <a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> source tree on 19 June 2001. As of NetBSD&#160;2.0, released on 9 December 2004, <i>NetBSD/amd64</i> is a fully integrated and supported port. 32-bit code is still supported in 64-bit mode, with a netbsd-32 kernel compatibility layer for 32-bit syscalls. The NX bit is used to provide non-executable stack and heap with per-page granularity (segment granularity being used on 32-bit x86).</p>
<h4><span class="mw-headline" id="OpenBSD">OpenBSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=26" title="Edit section: OpenBSD">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> has supported AMD64 since OpenBSD 3.5, released on 1 May 2004. Complete in-tree implementation of AMD64 support was achieved prior to the hardware's initial release due to AMD's loaning of several machines for the project's <a href="/wiki/Hackathon" title="Hackathon">hackathon</a> that year. OpenBSD developers have taken to the platform because of its support for the <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, which allowed for an easy implementation of the <a href="/wiki/W%5EX" title="W^X">W^X</a> feature.</p>
<p>The code for the AMD64 port of OpenBSD also runs on Intel 64 processors which contains cloned use of the AMD64 extensions, but since Intel left out the page table NX bit in early Intel 64 processors, there is no W^X capability on those Intel CPUs; later Intel 64 processors added the NX bit under the name "XD bit". <a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">Symmetric multiprocessing</a> (SMP) works on OpenBSD's AMD64 port, starting with release 3.6 on 1 November 2004.</p>
<h3><span class="mw-headline" id="DOS">DOS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=27" title="Edit section: DOS">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>It is possible to enter <a href="/wiki/Long_mode" title="Long mode">long mode</a> under <a href="/wiki/DOS" title="DOS">DOS</a> without a DOS extender,<sup id="cite_ref-52" class="reference"><a href="#cite_note-52"><span>[</span>52<span>]</span></a></sup> but the user must return to real mode in order to call BIOS or DOS interrupts.</p>
<p>It may also be possible to enter <a href="/wiki/Long_mode" title="Long mode">long mode</a> with a <a href="/wiki/DOS_extender" title="DOS extender">DOS extender</a> similar to <a href="/wiki/DOS/4GW" title="DOS/4GW" class="mw-redirect">DOS/4GW</a>, but more complex since x86-64 lacks <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">virtual 8086 mode</a>. DOS itself is not aware of that, and no benefits should be expected unless running DOS in an emulation with an adequate virtualization driver backend, for example: the mass storage interface.</p>
<h3><span class="mw-headline" id="Linux">Linux</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=28" title="Edit section: Linux">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink boilerplate seealso">See also: <a href="/wiki/Comparison_of_Linux_distributions#Architecture_support" title="Comparison of Linux distributions">Comparison of Linux distributions#Architecture support</a></div>
<p><a href="/wiki/Linux" title="Linux">Linux</a> was the first operating system kernel to run the x86-64 architecture in <a href="/wiki/Long_mode" title="Long mode">long mode</a>, starting with the 2.4 version in 2001 (prior to the physical hardware's availability).<sup id="cite_ref-53" class="reference"><a href="#cite_note-53"><span>[</span>53<span>]</span></a></sup><sup id="cite_ref-54" class="reference"><a href="#cite_note-54"><span>[</span>54<span>]</span></a></sup> Linux also provides backward compatibility for running 32-bit executables. This permits programs to be recompiled into long mode while retaining the use of 32-bit programs. Several Linux distributions currently ship with x86-64-native kernels and <a href="/wiki/Userland_(computing)" title="Userland (computing)" class="mw-redirect">userlands</a>. Some, such as <a href="/wiki/Arch_Linux" title="Arch Linux">Arch Linux</a>,<sup id="cite_ref-55" class="reference"><a href="#cite_note-55"><span>[</span>55<span>]</span></a></sup> <a href="/wiki/SUSE_Linux" title="SUSE Linux" class="mw-redirect">SUSE</a>, <a href="/wiki/Mandriva_Linux" title="Mandriva Linux">Mandriva</a>, and <a href="/wiki/Debian" title="Debian">Debian GNU/Linux</a>, allow users to install a set of 32-bit components and libraries when installing off a 64-bit DVD, thus allowing most existing 32-bit applications to run alongside the 64-bit OS. Other distributions, such as <a href="/wiki/Fedora_(operating_system)" title="Fedora (operating system)">Fedora</a>, <a href="/wiki/Slackware" title="Slackware">Slackware</a> and <a href="/wiki/Ubuntu_(operating_system)" title="Ubuntu (operating system)">Ubuntu</a>, are available in one version compiled for a 32-bit architecture and another compiled for a 64-bit architecture. Fedora and <a href="/wiki/Red_Hat_Enterprise_Linux" title="Red Hat Enterprise Linux">Red Hat Enterprise Linux</a> allow concurrent installation of all userland components in both 32 and 64-bit versions on a 64-bit system.</p>
<p><a href="/wiki/X32_ABI" title="X32 ABI">x32 ABI</a> (Application Binary Interface), introduced in Linux 3.4, allows programs compiled for the x32 ABI to run in the 64-bit mode of x86-64 while only using 32-bit pointers and data fields. <sup id="cite_ref-x32ABIHOnline_56-0" class="reference"><a href="#cite_note-x32ABIHOnline-56"><span>[</span>56<span>]</span></a></sup> <sup id="cite_ref-x32ABILinuxPlumbers_57-0" class="reference"><a href="#cite_note-x32ABILinuxPlumbers-57"><span>[</span>57<span>]</span></a></sup> <sup id="cite_ref-x32ABIDevelopmentGroup_58-0" class="reference"><a href="#cite_note-x32ABIDevelopmentGroup-58"><span>[</span>58<span>]</span></a></sup> Though this limits the program to a virtual address space of 4&#160;GB it also decreases the memory footprint of the program and in some cases can allow it to run faster.<sup id="cite_ref-x32ABIHOnline_56-1" class="reference"><a href="#cite_note-x32ABIHOnline-56"><span>[</span>56<span>]</span></a></sup><sup id="cite_ref-x32ABILinuxPlumbers_57-1" class="reference"><a href="#cite_note-x32ABILinuxPlumbers-57"><span>[</span>57<span>]</span></a></sup><sup id="cite_ref-x32ABIDevelopmentGroup_58-1" class="reference"><a href="#cite_note-x32ABIDevelopmentGroup-58"><span>[</span>58<span>]</span></a></sup></p>
<p>64-bit Linux allows up to 128&#160;<a href="/wiki/Terabyte" title="Terabyte">TB</a> of virtual address space for individual processes, and can address approximately 64&#160;TB of physical memory, subject to processor and system limitations.<sup id="cite_ref-DebianAMD64_59-0" class="reference"><a href="#cite_note-DebianAMD64-59"><span>[</span>59<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="OS_X">OS X</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=29" title="Edit section: OS X">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Mac OS X v10.4.7 and higher versions of <a href="/wiki/Mac_OS_X_v10.4" title="Mac OS X v10.4" class="mw-redirect">Mac OS X v10.4</a> run 64-bit command-line tools using the POSIX and math libraries on 64-bit Intel-based machines, just as all versions of Mac OS X v10.4 and 10.5 run them on 64-bit PowerPC machines. No other libraries or frameworks work with 64-bit applications in Mac OS X v10.4.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60"><span>[</span>60<span>]</span></a></sup> The kernel, and all kernel extensions, are 32-bit only.</p>
<p><a href="/wiki/Mac_OS_X_v10.5" title="Mac OS X v10.5" class="mw-redirect">Mac OS X v10.5</a> supports 64-bit GUI applications using <a href="/wiki/Cocoa_(API)" title="Cocoa (API)">Cocoa</a>, <a href="/wiki/Quartz_(graphics_layer)" title="Quartz (graphics layer)">Quartz</a>, <a href="/wiki/OpenGL" title="OpenGL">OpenGL</a>, and <a href="/wiki/X11" title="X11" class="mw-redirect">X11</a> on 64-bit Intel-based machines, as well as on 64-bit <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> machines.<sup id="cite_ref-61" class="reference"><a href="#cite_note-61"><span>[</span>61<span>]</span></a></sup> All non-GUI libraries and frameworks also support 64-bit applications on those platforms. The kernel, and all kernel extensions, are 32-bit only.</p>
<p><a href="/wiki/Mac_OS_X_v10.6" title="Mac OS X v10.6" class="mw-redirect">Mac OS X v10.6</a> is the first version of OS X that supports a 64-bit <a href="/wiki/Kernel_(computing)" title="Kernel (computing)">kernel</a>. However, not all 64-bit computers can run the 64-bit kernel, and not all 64-bit computers that can run the 64-bit kernel will do so by default.<sup id="cite_ref-62" class="reference"><a href="#cite_note-62"><span>[</span>62<span>]</span></a></sup> The 64-bit kernel, like the 32-bit kernel, supports 32-bit applications; both kernels also support 64-bit applications. 32-bit applications have a virtual address space limit of 4&#160;GB under either kernel.<sup id="cite_ref-arstechnicaMacOSX64bit_63-0" class="reference"><a href="#cite_note-arstechnicaMacOSX64bit-63"><span>[</span>63<span>]</span></a></sup> <sup id="cite_ref-Apple64Bit_64-0" class="reference"><a href="#cite_note-Apple64Bit-64"><span>[</span>64<span>]</span></a></sup></p>
<p><a href="/wiki/OS_X_v10.8" title="OS X v10.8" class="mw-redirect">OS X v10.8</a> includes only the 64-bit kernel, but continues to support 32-bit applications.</p>
<p>The 64-bit kernel does not support 32-bit <a href="/wiki/Loadable_kernel_module" title="Loadable kernel module">kernel extensions</a>, and the 32-bit kernel does not support 64-bit kernel extensions.</p>
<p>OS X uses the <a href="/wiki/Universal_binary" title="Universal binary">universal binary</a> format to package 32- and 64-bit versions of application and library code into a single file; the most appropriate version is automatically selected at load time. In Mac OS X 10.6, the universal binary format is also used for the kernel and for those kernel extensions that support both 32-bit and 64-bit kernels.</p>
<h3><span class="mw-headline" id="Solaris">Solaris</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=30" title="Edit section: Solaris">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="/wiki/Solaris_Operating_System" title="Solaris Operating System" class="mw-redirect">Solaris</a> 10 and later releases support the x86-64 architecture.</p>
<p>For Solaris 10, just as with the <a href="/wiki/SPARC" title="SPARC">SPARC</a> architecture, there is only one operating system image, which contains a 32-bit kernel and a 64-bit kernel; this is labeled as the "x64/x86" DVD-ROM image. The default behavior is to boot a 64-bit kernel, allowing both 64-bit and existing or new 32-bit executables to be run. A 32-bit kernel can also be manually selected, in which case only 32-bit executables will run. The <code>isainfo</code> command can be used to determine if a system is running a 64-bit kernel.</p>
<p>For Solaris 11, only the 64-bit kernel is provided. However, the 64-bit kernel supports both 32- and 64-bit executables, libraries, and system calls.</p>
<h3><span class="mw-headline" id="Windows">Windows</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=31" title="Edit section: Windows">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>x64 editions of Microsoft Windows client and serverâ€”<a href="/wiki/Windows_XP_Professional_x64_Edition" title="Windows XP Professional x64 Edition">Windows XP Professional x64 Edition</a> and <a href="/wiki/Windows_Server_2003" title="Windows Server 2003">Windows Server 2003</a> x64 Editionâ€”were released in March 2005. Internally they are actually the same build (5.2.3790.1830 SP1), as they share the same source base and operating system binaries, so even system updates are released in unified packages, much in the manner as Windows 2000 Professional and Server editions for x86. <a href="/wiki/Windows_Vista" title="Windows Vista">Windows Vista</a>, which also has many different editions, was released in January 2007. <a href="/wiki/Windows_7" title="Windows 7">Windows&#160;7</a> was released in July 2009. <a href="/wiki/Windows_Server_2008_R2" title="Windows Server 2008 R2">Windows Server 2008 R2</a> and later versions will only be available as x64 versions.</p>
<p>Prior to Windows 8.1/Windows Server 2012 R2, Windows for x64 offered:</p>
<ul>
<li>8&#160;TB of virtual address space per process, accessible from both user mode and kernel mode, referred to as the user mode address space. An x64 program can use all of this, subject to backing store limits on the system, and provided it is linked with the "large address aware" option.<sup id="cite_ref-VSdocLAA_65-0" class="reference"><a href="#cite_note-VSdocLAA-65"><span>[</span>65<span>]</span></a></sup> This is a 4096-fold increase over the default 2&#160;GB user-mode virtual address space offered by 32-bit Windows.<sup id="cite_ref-Pietrek64BitWindowsProgramming_66-0" class="reference"><a href="#cite_note-Pietrek64BitWindowsProgramming-66"><span>[</span>66<span>]</span></a></sup><sup id="cite_ref-MicrosoftMoveTox64_67-0" class="reference"><a href="#cite_note-MicrosoftMoveTox64-67"><span>[</span>67<span>]</span></a></sup></li>
<li>8&#160;TB of kernel mode virtual address space for the operating system.<sup id="cite_ref-Pietrek64BitWindowsProgramming_66-1" class="reference"><a href="#cite_note-Pietrek64BitWindowsProgramming-66"><span>[</span>66<span>]</span></a></sup> As with the user mode address space, this is a 4096-fold increase over 32-bit Windows versions. The increased space primarily benefits the file system cache and kernel mode "heaps" (non-paged pool and paged pool). Windows only uses a total of 16&#160;TB out of the 256&#160;TB implemented by the processors because early AMD64 processors lacked a <code>CMPXCHG16B</code> instruction.<sup id="cite_ref-68" class="reference"><a href="#cite_note-68"><span>[</span>68<span>]</span></a></sup></li>
</ul>
<p>Under Windows 8.1 and Windows Server 2012 R2, both user mode and kernel mode virtual address spaces have been extended to 128&#160;TB.<sup id="cite_ref-69" class="reference"><a href="#cite_note-69"><span>[</span>69<span>]</span></a></sup> These versions of Windows will not install on processors that lack the <code>CMPXCHG16B</code> instruction.</p>
<p>The following additional characteristics apply to all x64 versions of Windows:</p>
<ul>
<li>Ability to run existing 32-bit applications (<code>.exe</code> programs) and dynamic link libraries (<tt>.dll</tt>s) using <a href="/wiki/WoW64" title="WoW64">WoW64</a>. Furthermore, a 32-bit program, if it was linked with the "large address aware" option,<sup id="cite_ref-VSdocLAA_65-1" class="reference"><a href="#cite_note-VSdocLAA-65"><span>[</span>65<span>]</span></a></sup> can use up to 4&#160;GB of virtual address space in 64-bit Windows, instead of the default 2&#160;GB (optional 3&#160;GB with <tt>/3GB</tt> boot option and "large address aware" link option) offered by 32-bit Windows.<sup id="cite_ref-64-bitProgrammingGameDevelopers_70-0" class="reference"><a href="#cite_note-64-bitProgrammingGameDevelopers-70"><span>[</span>70<span>]</span></a></sup> Unlike the use of the <tt>/3GB</tt> boot option on x86, this does not reduce the kernel mode virtual address space available to the operating system. 32-bit applications can therefore benefit from running on x64 Windows even if they are not recompiled for x86-64.</li>
<li>Both 32- and 64-bit applications, if not linked with "large address aware," are limited to 2&#160;GB of virtual address space.</li>
<li>Ability to use up to 128&#160;GB (Windows XP/Vista), 192&#160;GB (Windows&#160;7), 512&#160;GB (Windows&#160;8), 1&#160;TB (Windows Server 2003), 2&#160;TB (Windows Server 2008), or 4&#160;TB (Windows Server 2012) of physical random access memory (RAM).<sup id="cite_ref-71" class="reference"><a href="#cite_note-71"><span>[</span>71<span>]</span></a></sup></li>
<li><a href="/wiki/LLP64" title="LLP64" class="mw-redirect">LLP64</a> data model: "int" and "long" types are 32&#160;bits wide, long long is 64&#160;bits, while pointers and types derived from pointers are 64&#160;bits wide.</li>
<li>Kernel mode device drivers must be 64-bit versions; there is no way to run 32-bit kernel mode executables within the 64-bit operating system. User mode device drivers can be either 32-bit or 64-bit.</li>
<li>16-bit Windows (Win16) and DOS applications will not run on x86-64 versions of Windows due to removal of the <a href="/wiki/Virtual_DOS_machine" title="Virtual DOS machine">virtual DOS machine</a> subsystem (NTVDM) which relied upon the ability to use virtual 8086 mode. Virtual 8086 mode cannot be entered while running in long mode.</li>
<li>Full implementation of the <a href="/wiki/NX_bit" title="NX bit">NX</a> (No Execute) page protection feature. This is also implemented on recent 32-bit versions of Windows when they are started in PAE mode.</li>
<li>Instead of FS segment descriptor on x86 versions of the <a href="/wiki/Windows_NT" title="Windows NT">Windows NT</a> family, GS segment descriptor is used to point to two operating system defined structures: Thread Information Block (NT_TIB) in user mode and Processor Control Region (KPCR) in kernel mode. Thus, for example, in user mode <tt>GS:0</tt> is the address of the first member of the Thread Information Block. Maintaining this convention made the x86-64 port easier, but required AMD to retain the function of the FS and GS segments in long mode â€” even though segmented addressing <i>per se</i> is not really used by any modern operating system.<sup id="cite_ref-Pietrek64BitWindowsProgramming_66-2" class="reference"><a href="#cite_note-Pietrek64BitWindowsProgramming-66"><span>[</span>66<span>]</span></a></sup></li>
<li>Early reports claimed that the operating system scheduler would not save and restore the x87 FPU machine state across thread context switches. Observed behavior shows that this is not the case: the x87 state is saved and restored, except for kernel mode-only threads (a limitation that exists in the 32-bit version as well). The most recent documentation available from Microsoft states that the x87/MMX/3DNow! instructions may be used in long mode, but that they are deprecated and may cause compatibility problems in the future.<sup id="cite_ref-64-bitProgrammingGameDevelopers_70-1" class="reference"><a href="#cite_note-64-bitProgrammingGameDevelopers-70"><span>[</span>70<span>]</span></a></sup></li>
<li>Some components like <a href="/wiki/Microsoft_Jet_Database_Engine" title="Microsoft Jet Database Engine">Microsoft Jet Database Engine</a> and <a href="/wiki/Data_Access_Objects" title="Data Access Objects" class="mw-redirect">Data Access Objects</a> will not be ported to 64-bit architectures such as x86-64 and IA-64.<sup id="cite_ref-72" class="reference"><a href="#cite_note-72"><span>[</span>72<span>]</span></a></sup><sup id="cite_ref-73" class="reference"><a href="#cite_note-73"><span>[</span>73<span>]</span></a></sup></li>
<li><a href="/wiki/Microsoft_Visual_Studio" title="Microsoft Visual Studio">Microsoft Visual Studio</a> can compile <a href="/wiki/Native_code" title="Native code" class="mw-redirect">native applications</a> to target either the x86-64 architecture, which can run only on 64-bit Microsoft Windows, or the <a href="/wiki/IA-32" title="IA-32">IA-32</a> architecture, which can run as a 32-bit application on 32-bit Microsoft Windows or 64-bit Microsoft Windows in <a href="/wiki/WoW64" title="WoW64">WoW64</a> emulation mode. <a href="/wiki/Managed_code" title="Managed code">Managed applications</a> can be compiled either in IA-32, x86-64 or AnyCPU modes. Software created in the first two modes behave like their IA-32 or x86-64 native code counterparts respectively; When using the AnyCPU mode however, applications in 32-bit versions of Microsoft Windows run as 32-bit applications, while they run as a 64-bit application in 64-bit editions of Microsoft Windows.</li>
</ul>
<h2><span class="mw-headline" id="Video_game_consoles">Video game consoles</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=32" title="Edit section: Video game consoles">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="/wiki/PlayStation_4" title="PlayStation 4">PlayStation 4</a> and <a href="/wiki/Xbox_One" title="Xbox One">Xbox One</a> include <a href="/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a>, a <a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core processor</a> designed by AMD. Both use x86-64 to address 8&#160;GB of RAM.<sup id="cite_ref-XboxOneMay2013Anandtechcomparison_74-0" class="reference"><a href="#cite_note-XboxOneMay2013Anandtechcomparison-74"><span>[</span>74<span>]</span></a></sup><sup id="cite_ref-XboxOneMay2013SpecGameinformer_75-0" class="reference"><a href="#cite_note-XboxOneMay2013SpecGameinformer-75"><span>[</span>75<span>]</span></a></sup></p>
<h2><span class="mw-headline" id="Industry_naming_conventions">Industry naming conventions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=33" title="Edit section: Industry naming conventions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Since AMD64 and Intel 64 are substantially similar, many software and hardware products use one vendor-neutral term to indicate their compatibility with both implementations. AMD's original designation for this processor architecture, "x86-64", is still sometimes used for this purpose,<sup id="cite_ref-apple-x86-64_4-1" class="reference"><a href="#cite_note-apple-x86-64-4"><span>[</span>4<span>]</span></a></sup> as is the variant "x86_64".<sup id="cite_ref-apple-x86_64-arch-manpage_5-1" class="reference"><a href="#cite_note-apple-x86_64-arch-manpage-5"><span>[</span>5<span>]</span></a></sup><sup id="cite_ref-apple-x86_64-email_6-1" class="reference"><a href="#cite_note-apple-x86_64-email-6"><span>[</span>6<span>]</span></a></sup> Other companies, such as <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a><sup id="cite_ref-ms-x64_8-1" class="reference"><a href="#cite_note-ms-x64-8"><span>[</span>8<span>]</span></a></sup> and <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>/<a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a>,<sup id="cite_ref-solaris-x64_7-1" class="reference"><a href="#cite_note-solaris-x64-7"><span>[</span>7<span>]</span></a></sup> use the contraction "x64" in marketing material.</p>
<p>The term <a href="/wiki/IA-64" title="IA-64">IA-64</a> refers to the <a href="/wiki/Itanium" title="Itanium">Itanium</a> processor, and should not be confused with x86-64, as it is a completely different instruction set.</p>
<p>Many operating systems and products, especially those that introduced x86-64 support prior to Intel's entry into the market, use the term "AMD64" or "amd64" to refer to both AMD64 and Intel 64.</p>
<ul>
<li><a href="/wiki/BSD" title="BSD" class="mw-redirect">BSD</a> systems such as <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a>, <a href="/wiki/MidnightBSD" title="MidnightBSD">MidnightBSD</a>, <a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> and <a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> refer to both AMD64 and Intel 64 under the architecture name "amd64".</li>
<li>The <a href="/wiki/Linux_kernel" title="Linux kernel">Linux kernel</a><sup id="cite_ref-76" class="reference"><a href="#cite_note-76"><span>[</span>76<span>]</span></a></sup> and <a href="/wiki/DragonFly_BSD" title="DragonFly BSD">DragonFly BSD</a> refers to 64-bit architecture as "x86_64".</li>
<li><a href="/wiki/Debian" title="Debian">Debian</a>, <a href="/wiki/Ubuntu_(operating_system)" title="Ubuntu (operating system)">Ubuntu</a>, and <a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo</a> refer to both AMD64 and Intel 64 under the architecture name "amd64".</li>
<li>The <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GNU Compiler Collection</a>, <a href="/wiki/Fedora_(operating_system)" title="Fedora (operating system)">Fedora</a>, <a href="/wiki/PackageKit" title="PackageKit">PackageKit</a>, <a href="/wiki/OpenSUSE" title="OpenSUSE">openSUSE</a>, and <a href="/wiki/Arch_Linux" title="Arch Linux">Arch Linux</a> refer to this 64-bit architecture as "x86_64".</li>
<li><a href="/wiki/Haiku_(operating_system)" title="Haiku (operating system)">Haiku</a>: refers to 64-bit architecture as "x86_64".</li>
<li><a href="/wiki/Java_Development_Kit" title="Java Development Kit">Java Development Kit</a> (JDK): the name "amd64" is used in directory names containing x86-64 files.</li>
<li><a href="/wiki/OS_X" title="OS X">OS X</a>: Apple refers to 64-bit architecture as "x86-64" or "x86_64", as noted with the Terminal command <code>arch</code><sup id="cite_ref-apple-x86_64-arch-manpage_5-2" class="reference"><a href="#cite_note-apple-x86_64-arch-manpage-5"><span>[</span>5<span>]</span></a></sup> and in their developer documentation.<sup id="cite_ref-apple-x86-64_4-2" class="reference"><a href="#cite_note-apple-x86-64-4"><span>[</span>4<span>]</span></a></sup><sup id="cite_ref-apple-x86_64-email_6-2" class="reference"><a href="#cite_note-apple-x86_64-email-6"><span>[</span>6<span>]</span></a></sup></li>
<li><a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Microsoft Windows</a>: x64 versions of Windows use the AMD64 moniker internally to designate various components which use or are compatible with this architecture. For example, the <a href="/wiki/Environment_variable" title="Environment variable">environment variable</a> PROCESSOR_ARCHITECTURE is assigned the value "AMD64" as opposed to "x86" in 32-bit versions, and the system directory on a Windows x64 Edition installation CD-ROM is named "AMD64", in contrast to "i386" in 32-bit versions.<sup id="cite_ref-77" class="reference"><a href="#cite_note-77"><span>[</span>77<span>]</span></a></sup></li>
<li><a href="/wiki/Solaris_(operating_system)" title="Solaris (operating system)">Solaris</a>: the <i>isalist</i> command in Sun's Solaris operating system identifies both AMD64- and Intel 64-based systems as "amd64".</li>
<li><a href="/w/index.php?title=T2_SDE&amp;action=edit&amp;redlink=1" class="new" title="T2 SDE (page does not exist)">T2 SDE</a> refers to both AMD64 and Intel 64 under the architecture name "x86-64", in source code directories and package meta information.</li>
</ul>
<h2><span class="mw-headline" id="Licensing_issues">Licensing issues</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=34" title="Edit section: Licensing issues">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel licenses to AMD the right to use the original x86 architecture (upon which AMD's x86-64 is based).<sup id="cite_ref-78" class="reference"><a href="#cite_note-78"><span>[</span>78<span>]</span></a></sup><sup id="cite_ref-79" class="reference"><a href="#cite_note-79"><span>[</span>79<span>]</span></a></sup> In 2009, AMD and Intel settled several lawsuits and cross-licensing disagreements, extending their cross-licensing agreements.<sup id="cite_ref-80" class="reference"><a href="#cite_note-80"><span>[</span>80<span>]</span></a></sup><sup id="cite_ref-81" class="reference"><a href="#cite_note-81"><span>[</span>81<span>]</span></a></sup></p>
<h2><span class="mw-headline" id="Notes_and_references">Notes and references</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=35" title="Edit section: Notes and references">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-amd-24593-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-amd-24593_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amd-24593_1-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-amd-24593_1-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-amd-24593_1-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-amd-24593_1-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-amd-24593_1-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-amd-24593_1-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-amd-24593_1-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-amd-24593_1-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-amd-24593_1-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-amd-24593_1-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-amd-24593_1-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-amd-24593_1-12"><sup><i><b>m</b></i></sup></a> <a href="#cite_ref-amd-24593_1-13"><sup><i><b>n</b></i></sup></a> <a href="#cite_ref-amd-24593_1-14"><sup><i><b>o</b></i></sup></a> <a href="#cite_ref-amd-24593_1-15"><sup><i><b>p</b></i></sup></a> <a href="#cite_ref-amd-24593_1-16"><sup><i><b>q</b></i></sup></a></span> <span class="reference-text"><span class="citation web">AMD Corporation (September 2012). <a rel="nofollow" class="external text" href="http://developer.amd.com/wordpress/media/2012/10/24593_APM_v2.pdf">"Volume 2: System Programming"</a> (PDF). <i>AMD64 Architecture Programmer's Manual</i>. AMD Corporation<span class="reference-accessdate">. Retrieved 2014-02-17</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.atitle=Volume+2%3A+System+Programming&amp;rft.au=AMD+Corporation&amp;rft.aulast=AMD+Corporation&amp;rft.date=September+2012&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fdeveloper.amd.com%2Fwordpress%2Fmedia%2F2012%2F10%2F24593_APM_v2.pdf&amp;rft.jtitle=AMD64+Architecture+Programmer%27s+Manual&amp;rft.pub=AMD+Corporation&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-x86-compat-perf-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-x86-compat-perf_2-0">^</a></b></span> <span class="reference-text"><span class="citation web">IBM Corporation (2007-09-06). <a rel="nofollow" class="external text" href="ftp://ftp.software.ibm.com/software/webserver/appserv/was/64bitPerf.pdf">"IBM WebSphere Application Server 64-bit Performance Demystified"</a>. p.&#160;14<span class="reference-accessdate">. Retrieved 2010-04-09</span>. "Figures 5, 6 and 7 also show the 32-bit version of WAS runs applications at full native hardware performance on the POWER and x86-64 platforms. Unlike some 64-bit processor architectures, the POWER and x86-64 hardware does not emulate 32-bit mode. Therefore applications that do not benefit from 64-bit features can run with full performance on the 32-bit version of WebSphere running on the above mentioned 64-bit platforms."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.au=IBM+Corporation&amp;rft.aulast=IBM+Corporation&amp;rft.btitle=IBM+WebSphere+Application+Server+64-bit+Performance+Demystified&amp;rft.date=2007-09-06&amp;rft.genre=book&amp;rft_id=ftp%3A%2F%2Fftp.software.ibm.com%2Fsoftware%2Fwebserver%2Fappserv%2Fwas%2F64bitPerf.pdf&amp;rft.pages=14&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-inq-amd64-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-inq-amd64_3-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://wiki.debian.org/DebianAMD64Faq">"Debian AMD64 FAQ"</a>. <i>Debian Wiki</i><span class="reference-accessdate">. Retrieved 2012-05-03</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.atitle=Debian+AMD64+FAQ&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwiki.debian.org%2FDebianAMD64Faq&amp;rft.jtitle=Debian+Wiki&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-apple-x86-64-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-apple-x86-64_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-apple-x86-64_4-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-apple-x86-64_4-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="https://developer.apple.com/library/mac/#documentation/developertools/Conceptual/MachOTopics/1-Articles/x86_64_code.html">"x86-64 Code Model"</a>. Apple<span class="reference-accessdate">. Retrieved November 23, 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=x86-64+Code+Model&amp;rft.genre=book&amp;rft_id=https%3A%2F%2Fdeveloper.apple.com%2Flibrary%2Fmac%2F%23documentation%2Fdevelopertools%2FConceptual%2FMachOTopics%2F1-Articles%2Fx86_64_code.html&amp;rft.pub=Apple&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-apple-x86_64-arch-manpage-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-apple-x86_64-arch-manpage_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-apple-x86_64-arch-manpage_5-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-apple-x86_64-arch-manpage_5-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="plainlinksneverexpand"><code><a rel="nofollow" class="external text" href="http://developer.apple.com/documentation/Darwin/Reference/ManPages/man1/arch.1.html">arch(1)</a></code></span>&#160;â€“&#160;<a href="/wiki/Darwin_(operating_system)" title="Darwin (operating system)">Darwin</a> and <a href="/wiki/Mac_OS_X" title="Mac OS X" class="mw-redirect">Mac OS X</a> General Commands <a href="/wiki/Manual_page_(Unix)" title="Manual page (Unix)" class="mw-redirect">Manual</a></span></li>
<li id="cite_note-apple-x86_64-email-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-apple-x86_64-email_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-apple-x86_64-email_6-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-apple-x86_64-email_6-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="citation web">Kevin Van Vechten (2006-08-09). <a rel="nofollow" class="external text" href="http://lists.apple.com/archives/Darwin-dev/2006/Aug/msg00095.html">"re: Intel XNU bug report"</a>. <i>Darwin-dev mailing list</i>. <a href="/wiki/Apple_Computer" title="Apple Computer" class="mw-redirect">Apple Computer</a><span class="reference-accessdate">. Retrieved 2006-10-05</span>. "The kernel and developer tools have standardized on "x86_64" for the name of the Mach-O architecture"</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.atitle=re%3A+Intel+XNU+bug+report&amp;rft.au=Kevin+Van+Vechten&amp;rft.aulast=Kevin+Van+Vechten&amp;rft.date=2006-08-09&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Flists.apple.com%2Farchives%2FDarwin-dev%2F2006%2FAug%2Fmsg00095.html&amp;rft.jtitle=Darwin-dev+mailing+list&amp;rft.pub=Apple+Computer&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-solaris-x64-7"><span class="mw-cite-backlink">^ <a href="#cite_ref-solaris-x64_7-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-solaris-x64_7-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.oracle.com/technetwork/server-storage/solaris/overview/solaris10amdopteron-jsp-140575.html">"Solaris 10 on AMD Opteron"</a>. Oracle<span class="reference-accessdate">. Retrieved 2010-12-09</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Solaris+10+on+AMD+Opteron&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.oracle.com%2Ftechnetwork%2Fserver-storage%2Fsolaris%2Foverview%2Fsolaris10amdopteron-jsp-140575.html&amp;rft.pub=Oracle&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-ms-x64-8"><span class="mw-cite-backlink">^ <a href="#cite_ref-ms-x64_8-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ms-x64_8-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.microsoft.com/windowsserver2008/en/us/64bit-computing.aspx">"Microsoft 64-Bit Computing"</a>. Microsoft<span class="reference-accessdate">. Retrieved 2010-12-09</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Microsoft+64-Bit+Computing&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.microsoft.com%2Fwindowsserver2008%2Fen%2Fus%2F64bit-computing.aspx&amp;rft.pub=Microsoft&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.debian.org/ports/amd64/">"AMD64 Port"</a>. Debian<span class="reference-accessdate">. Retrieved November 23, 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=AMD64+Port&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.debian.org%2Fports%2Famd64%2F&amp;rft.pub=Debian&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.gentoo.org/proj/en/base/amd64/">"Gentoo/AMD64 Project"</a>. Gentoo Project<span class="reference-accessdate">. Retrieved May 27, 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Gentoo%2FAMD64+Project&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.gentoo.org%2Fproj%2Fen%2Fbase%2Famd64%2F&amp;rft.pub=Gentoo+Project&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><span class="citation pressrelease"><a rel="nofollow" class="external text" href="http://www.amd.com/us/press-releases/Pages/Press_Release_751.aspx">"AMD Discloses New Technologies At Microporcessor Forum"</a> (Press release). AMD. 1999-10-05<span class="reference-accessdate">. Retrieved 2010-11-09</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=AMD+Discloses+New+Technologies+At+Microporcessor+Forum&amp;rft.date=1999-10-05&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.amd.com%2Fus%2Fpress-releases%2FPages%2FPress_Release_751.aspx&amp;rft.pub=AMD&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><span class="citation pressrelease"><a rel="nofollow" class="external text" href="http://www.amd.com/us/press-releases/Pages/Press_Release_715.aspx">"AMD Releases x86-64 Architectural Specification; Enables Market Driven Migration to 64-Bit Computing"</a> (Press release). AMD. 2000-08-10<span class="reference-accessdate">. Retrieved 2010-11-09</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=AMD+Releases+x86-64+Architectural+Specification%3B+Enables+Market+Driven+Migration+to+64-Bit+Computing&amp;rft.date=2000-08-10&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.amd.com%2Fus%2Fpress-releases%2FPages%2FPress_Release_715.aspx&amp;rft.pub=AMD&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-intel-253668-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-intel-253668_13-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/Assets/PDF/manual/253668.pdf">"Intel 64 and IA-32 Architectures Software Developerâ€™s Manual, Volume 3A: System Programming Guide, Part&#160;1"</a> (PDF). pp.&#160;4â€“10<span class="reference-accessdate">. Retrieved 2010-05-29</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%E2%80%99s+Manual%2C+Volume+3A%3A+System+Programming+Guide%2C+Part%26nbsp%3B1&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.intel.com%2FAssets%2FPDF%2Fmanual%2F253668.pdf&amp;rft.pages=4%E2%80%9310&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-amd10h-14"><span class="mw-cite-backlink">^ <a href="#cite_ref-amd10h_14-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amd10h_14-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/31116-Public-GH-BKDG_3.20_2-4-09.pdf">"BIOS and Kernel Developerâ€™s Guide (BKDG) For AMD Family 10h Processors"</a> (PDF). p.&#160;24<span class="reference-accessdate">. Retrieved 2010-05-29</span>. "Physical address space increased to 48 bits."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=BIOS+and+Kernel+Developer%E2%80%99s+Guide+%28BKDG%29+For+AMD+Family+10h+Processors&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.amd.com%2Fus-en%2Fassets%2Fcontent_type%2Fwhite_papers_and_tech_docs%2F31116-Public-GH-BKDG_3.20_2-4-09.pdf&amp;rft.pages=24&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span><sup class="noprint Inline-Template"><span style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;since November 2010">dead link</span></a></i>]</span></sup></span></li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.amd64.org/fileadmin/user_upload/pub/64bit_Linux-Myths_and_Facts.pdf">"Myth and facts about 64-bit Linux"</a> (PDF). 2008-03-02. p.&#160;7<span class="reference-accessdate">. Retrieved 2010-05-30</span>. "Physical address space increased to 48 bits"</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Myth+and+facts+about+64-bit+Linux&amp;rft.date=2008-03-02&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.amd64.org%2Ffileadmin%2Fuser_upload%2Fpub%2F64bit_Linux-Myths_and_Facts.pdf&amp;rft.pages=7&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-shanley-ppro-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-shanley-ppro_16-0">^</a></b></span> <span class="reference-text"><span class="citation book">Shanley, Tom (1998). <i>Pentium Pro and Pentium II System Architecture</i>. PC System Architecture Series (Second ed.). Addison-Wesley. p.&#160;445. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-201-30973-4" title="Special:BookSources/0-201-30973-4">0-201-30973-4</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.aufirst=Tom&amp;rft.aulast=Shanley&amp;rft.au=Shanley%2C+Tom&amp;rft.btitle=Pentium+Pro+and+Pentium+II+System+Architecture&amp;rft.date=1998&amp;rft.edition=Second&amp;rft.genre=book&amp;rft.isbn=0-201-30973-4&amp;rft.pages=445&amp;rft.pub=Addison-Wesley&amp;rft.series=PC+System+Architecture+Series&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-win-lim-msdn-17"><span class="mw-cite-backlink">^ <a href="#cite_ref-win-lim-msdn_17-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-win-lim-msdn_17-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-win-lim-msdn_17-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/windows/desktop/aa366778(v=vs.85).aspx#memory_limits">"Memory Limits for Windows Releases"</a>. <i><a href="/wiki/MSDN" title="MSDN" class="mw-redirect">MSDN</a></i>. <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>. November 16, 2013<span class="reference-accessdate">. Retrieved January 20, 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.atitle=Memory+Limits+for+Windows+Releases&amp;rft.date=November+16%2C+2013&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwindows%2Fdesktop%2Faa366778%28v%3Dvs.85%29.aspx%23memory_limits&amp;rft.jtitle=MSDN&amp;rft.pub=Microsoft&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-howstuffworksVirtualMemory-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-howstuffworksVirtualMemory_18-0">^</a></b></span> <span class="reference-text"><span class="citation web">Jeff Tyson (2004-01-15). <a rel="nofollow" class="external text" href="http://computer.howstuffworks.com/virtual-memory.htm">"How Virtual Memory Works"</a>. howstuffworks<span class="reference-accessdate">. Retrieved 2010-06-07</span>. "The read/write speed of a hard drive is much slower than RAM, and the technology of a hard drive is not geared toward accessing small pieces of data at a time. If your system has to rely too heavily on virtual memory, you will notice a significant performance drop. The key is to have enough RAM to handle everything you tend to work on simultaneously."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.au=Jeff+Tyson&amp;rft.aulast=Jeff+Tyson&amp;rft.btitle=How+Virtual+Memory+Works&amp;rft.date=2004-01-15&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fcomputer.howstuffworks.com%2Fvirtual-memory.htm&amp;rft.pub=howstuffworks&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><span class="citation web">Jason Dunn (2003-09-03). <a rel="nofollow" class="external text" href="http://www.microsoft.com/windowsxp/using/moviemaker/expert/dunn_03august11_ram.mspx">"Computer RAM: A Crucial Component in Video Editing"</a>. Microsoft Corporation<span class="reference-accessdate">. Retrieved 2010-06-09</span>. "There's a point of diminishing returns where adding more RAM won't give you better system performance."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.au=Jason+Dunn&amp;rft.aulast=Jason+Dunn&amp;rft.btitle=Computer+RAM%3A+A+Crucial+Component+in+Video+Editing&amp;rft.date=2003-09-03&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.microsoft.com%2Fwindowsxp%2Fusing%2Fmoviemaker%2Fexpert%2Fdunn_03august11_ram.mspx&amp;rft.pub=Microsoft+Corporation&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://technet.microsoft.com/en-us/library/dd346700.aspx">"Understanding Memory Configurations and Exchange Performance"</a>. Microsoft Corporation. 2003-09-03<span class="reference-accessdate">. Retrieved 2010</span>. "There is, however, a point of diminishing returns at which adding memory to the server may not be justifiable based on price and performance."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Understanding+Memory+Configurations+and+Exchange+Performance&amp;rft.date=2003-09-03&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Ftechnet.microsoft.com%2Fen-us%2Flibrary%2Fdd346700.aspx&amp;rft.pub=Microsoft+Corporation&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.supermicro.com/Aplus/motherboard/Opteron6100/">"Opteron 6100 Series Motherboards"</a>. Supermicro Corporation<span class="reference-accessdate">. Retrieved 2010-06-22</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Opteron+6100+Series+Motherboards&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2FAplus%2Fmotherboard%2FOpteron6100%2F&amp;rft.pub=Supermicro+Corporation&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.supermicro.com/products/motherboard/Xeon1333/#1366">"Supermicro XeonSolutions"</a>. Supermicro Corporation<span class="reference-accessdate">. Retrieved 2010-06-20</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Supermicro+XeonSolutions&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2Fproducts%2Fmotherboard%2FXeon1333%2F%231366&amp;rft.pub=Supermicro+Corporation&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.supermicro.com/Aplus/motherboard/Opteron8000/">"Opteron 8000 Series Motherboards"</a>. Supermicro Corporation<span class="reference-accessdate">. Retrieved 2010-06-20</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Opteron+8000+Series+Motherboards&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2FAplus%2Fmotherboard%2FOpteron8000%2F&amp;rft.pub=Supermicro+Corporation&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.supermicro.com/products/motherboard/Core/index.cfm#1366">"Tyan Product Matrix"</a>. MiTEC International Corporation<span class="reference-accessdate">. Retrieved 2010-06-21</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Tyan+Product+Matrix&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2Fproducts%2Fmotherboard%2FCore%2Findex.cfm%231366&amp;rft.pub=MiTEC+International+Corporation&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.theinquirer.net/default.aspx?article=14189">"Craig Barrett confirms 64&#160;bit address extensions for Xeon. And Prescott", from The Inquirer</a></span></li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.internetnews.com/ent-news/article.php/3518781">"A Roundup of 64-Bit Computing", from internetnews.com</a></span></li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/technology/intel64/index.htm">"Intel 64 Architecture"</a>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved 2007-06-29</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Intel+64+Architecture&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Ftechnology%2Fintel64%2Findex.htm&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.digitimes.com/news/a20070725PD206.html">"VIA to launch new processor architecture in 1Q08"</a> (subscription required). <a href="/wiki/DigiTimes" title="DigiTimes">DigiTimes</a><span class="reference-accessdate">. Retrieved 2007-07-25</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=VIA+to+launch+new+processor+architecture+in+1Q08&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.digitimes.com%2Fnews%2Fa20070725PD206.html&amp;rft.pub=DigiTimes&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><span class="citation web">Stokes, Jon (2008-01-23). <a rel="nofollow" class="external text" href="http://arstechnica.com/articles/paedia/cpu/via-cpu-isaiah.ars">"Isaiah revealed: VIA's new low-power architecture"</a>. Ars Technica<span class="reference-accessdate">. Retrieved 2008-01-24</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.aufirst=Jon&amp;rft.aulast=Stokes&amp;rft.au=Stokes%2C+Jon&amp;rft.btitle=Isaiah+revealed%3A+VIA%27s+new+low-power+architecture&amp;rft.date=2008-01-23&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Farstechnica.com%2Farticles%2Fpaedia%2Fcpu%2Fvia-cpu-isaiah.ars&amp;rft.pub=Ars+Technica&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><span class="citation web">Bennett, Kyle (2008-01-24). <a rel="nofollow" class="external text" href="http://enthusiast.hardocp.com/article/2008/01/24/vias_new_centaur_designed_isaiah_cpu_architecture">"VIA's New Centaur Designed Isaiah CPU Architecture"</a>. <a href="/wiki/HardOCP" title="HardOCP">[H]ard|OCP</a><span class="reference-accessdate">. Retrieved 2008-01-24</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.au=Bennett%2C+Kyle&amp;rft.aufirst=Kyle&amp;rft.aulast=Bennett&amp;rft.btitle=VIA%27s+New+Centaur+Designed+Isaiah+CPU+Architecture&amp;rft.date=2008-01-24&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fenthusiast.hardocp.com%2Farticle%2F2008%2F01%2F24%2Fvias_new_centaur_designed_isaiah_cpu_architecture&amp;rft.pub=%5B%5BHardOCP%7C%5BH%5Dard%7COCP%5D%5D&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://web.archive.org/web/20080128063538/http://www.linuxdevices.com/news/NS5877802443.html">"Via launches 64-bit architecture"</a>. <a href="/wiki/LinuxDevices.com" title="LinuxDevices.com" class="mw-redirect">LinuxDevices.com</a>. 2008-01-23. Archived from <a rel="nofollow" class="external text" href="http://www.linuxdevices.com/news/NS5877802443.html">the original</a> on 2008-01-28<span class="reference-accessdate">. Retrieved 2008-01-24</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Via+launches+64-bit+architecture&amp;rft.date=2008-01-23&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.linuxdevices.com%2Fnews%2FNS5877802443.html&amp;rft.pub=LinuxDevices.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><span class="citation web">Wasson, Scott (2008-01-24). <a rel="nofollow" class="external text" href="http://techreport.com/articles.x/13996">"A look at VIA's next-gen Isaiah x86 CPU architecture"</a>. <a href="/wiki/The_Tech_Report" title="The Tech Report">The Tech Report</a><span class="reference-accessdate">. Retrieved 2008-01-24</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.aufirst=Scott&amp;rft.aulast=Wasson&amp;rft.au=Wasson%2C+Scott&amp;rft.btitle=A+look+at+VIA%27s+next-gen+Isaiah+x86+CPU+architecture&amp;rft.date=2008-01-24&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Ftechreport.com%2Farticles.x%2F13996&amp;rft.pub=The+Tech+Report&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><span class="citation pressrelease"><a rel="nofollow" class="external text" href="http://www.via.com.tw/en/resources/pressroom/pressrelease.jsp?press_release_no=2369">"VIA Launches VIA Nano Processor Family"</a> (Press release). <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. 2008-05-29<span class="reference-accessdate">. Retrieved 2008-05-29</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=VIA+Launches+VIA+Nano+Processor+Family&amp;rft.date=2008-05-29&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.via.com.tw%2Fen%2Fresources%2Fpressroom%2Fpressrelease.jsp%3Fpress_release_no%3D2369&amp;rft.pub=VIA&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.via.com.tw/en/downloads/presentations/processors/pb_via-isaiah_080124.pdf">"VIA Isaiah Architecture Introduction"</a> (PDF). <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. 2008-01-23<span class="reference-accessdate">. Retrieved 2013-07-31</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=VIA+Isaiah+Architecture+Introduction&amp;rft.date=2008-01-23&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.via.com.tw%2Fen%2Fdownloads%2Fpresentations%2Fprocessors%2Fpb_via-isaiah_080124.pdf&amp;rft.pub=VIA&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-trcscott-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-trcscott_35-0">^</a></b></span> <span class="reference-text"><span class="citation web">Wasson, Scott. <a rel="nofollow" class="external text" href="http://techreport.com/articles.x/8131/1">"64-bit computing in theory and practice"</a>. <i>The Tech Report</i>. The Tech Report<span class="reference-accessdate">. Retrieved 2011-03-22</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.atitle=64-bit+computing+in+theory+and+practice&amp;rft.aufirst=Scott&amp;rft.aulast=Wasson&amp;rft.au=Wasson%2C+Scott&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Ftechreport.com%2Farticles.x%2F8131%2F1&amp;rft.jtitle=The+Tech+Report&amp;rft.pub=The+Tech+Report&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developerâ€™s Manual Volume 2 (2A, 2B &amp; 2C): Instruction Set Reference, A-Z"</a>. Intel. September 2013. pp.&#160;4â€“397<span class="reference-accessdate">. Retrieved January 21, 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%E2%80%99s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A-Z&amp;rft.date=September+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&amp;rft.pages=4%E2%80%93397&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developerâ€™s Manual Volume 2 (2A, 2B &amp; 2C): Instruction Set Reference, A-Z"</a>. Intel. September 2013. pp.&#160;4â€“400<span class="reference-accessdate">. Retrieved January 21, 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%E2%80%99s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A-Z&amp;rft.date=September+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&amp;rft.pages=4%E2%80%93400&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://developer.amd.com/wordpress/media/2012/10/24593_APM_v21.pdf">"AMD64 Architecture Programmerâ€™s Manual Volume 2: System Programming"</a>. AMD. May 2013. p.&#160;33<span class="reference-accessdate">. Retrieved January 21, 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=AMD64+Architecture+Programmer%E2%80%99s+Manual+Volume+2%3A+System+Programming&amp;rft.date=May+2013&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fdeveloper.amd.com%2Fwordpress%2Fmedia%2F2012%2F10%2F24593_APM_v21.pdf&amp;rft.pages=33&amp;rft.pub=AMD&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.pagetable.com/?p=25">"How retiring segmentation in AMD64 long mode broke VMware"</a>. Pagetable.com. 2006-11-09<span class="reference-accessdate">. Retrieved 2010-05-02</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=How+retiring+segmentation+in+AMD64+long+mode+broke+VMware&amp;rft.date=2006-11-09&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pagetable.com%2F%3Fp%3D25&amp;rft.pub=Pagetable.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://download3.vmware.com/vmworld/2005/pac346.pdf">"VMware and CPU Virtualization Technology"</a> (PDF). VMWare<span class="reference-accessdate">. Retrieved 2010-09-08</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=VMware+and+CPU+Virtualization+Technology&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fdownload3.vmware.com%2Fvmworld%2F2005%2Fpac346.pdf&amp;rft.pub=VMWare&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><span class="citation web">Maged M. Michael. <a rel="nofollow" class="external text" href="http://www.research.ibm.com/people/m/michael/disc-2004.pdf">"Practical Lock-Free and Wait-Free LL/SC/VL Implementations Using 64-Bit CAS"</a>. IBM<span class="reference-accessdate">. Retrieved January 21, 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.aulast=Maged+M.+Michael&amp;rft.au=Maged+M.+Michael&amp;rft.btitle=Practical+Lock-Free+and+Wait-Free+LL%2FSC%2FVL+Implementations+Using+64-Bit+CAS&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.research.ibm.com%2Fpeople%2Fm%2Fmichael%2Fdisc-2004.pdf&amp;rft.pub=IBM&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text">"<a rel="nofollow" class="external free" href="http://blogs.msdn.com/b/oldnewthing/archive/2006/11/22/1122581.aspx">http://blogs.msdn.com/b/oldnewthing/archive/2006/11/22/1122581.aspx</a>" The Old New Thing, by Raymond Chen (see bottom paragraph of blog post)</span></li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://support.amd.com/us/Processor_TechDocs/25759.pdf">"Revision Guide for AMD Athlon&#160;64 and AMD Opteron Processors", from AMD</a></span></li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/1021373/amd-turion-64-pictured-up-and-running">"AMD Turion&#160;64 pictured up and running", from The Inquirer</a></span></li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/1042931/athlon-64-revision-e-wont-work-on-some-nforce-34--boards">"Athlon&#160;64 revision&#160;E won't work on some Nforce 3/4 boards", from The Inquirer</a></span></li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.top500.org/statistics">"Statistics | TOP500 Supercomputer Sites"</a>. Top500.org<span class="reference-accessdate">. Retrieved 2014-03-22</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Statistics+%26%23124%3B+TOP500+Supercomputer+Sites&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.top500.org%2Fstatistics&amp;rft.pub=Top500.org&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-dfly-amd64-prelim-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-prelim_47-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/commits/2004-02/msg00011.html">"cvs commit: src/sys/amd64/amd64 genassym.c src/sys/amd64/include asm.h atomic.h bootinfo.h coredump.h cpufunc.h elf.h endian.h exec.h float.h fpu.h frame.h globaldata.h ieeefp.h limits.h lock.h md_var.h param.h pcb.h pcb_ext.h pmap.h proc.h profile.h psl.h ..."</a><span class="reference-accessdate">. Retrieved 2009-05-03</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=cvs+commit%3A+src%2Fsys%2Famd64%2Famd64+genassym.c+src%2Fsys%2Famd64%2Finclude+asm.h+atomic.h+bootinfo.h+coredump.h+cpufunc.h+elf.h+endian.h+exec.h+float.h+fpu.h+frame.h+globaldata.h+ieeefp.h+limits.h+lock.h+md_var.h+param.h+pcb.h+pcb_ext.h+pmap.h+proc.h+profile.h+psl.h+...&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fcommits%2F2004-02%2Fmsg00011.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-dfly-amd64-noah-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-noah_48-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/users/2007-07/msg00016.html">"AMD64 port"</a><span class="reference-accessdate">. Retrieved 2009-05-03</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=AMD64+port&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fusers%2F2007-07%2Fmsg00016.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-dfly-amd64-soc2008-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-soc2008_49-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.dragonflybsd.org/docs/developer/GoogleSoC2008/">"DragonFlyBSD: GoogleSoC2008"</a><span class="reference-accessdate">. Retrieved 2009-05-03</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=DragonFlyBSD%3A+GoogleSoC2008&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.dragonflybsd.org%2Fdocs%2Fdeveloper%2FGoogleSoC2008%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-dfly-amd64-soc2009-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-soc2009_50-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/users/2009-04/msg00091.html">"Summer of Code accepted students"</a><span class="reference-accessdate">. Retrieved 2009-05-03</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Summer+of+Code+accepted+students&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fusers%2F2009-04%2Fmsg00091.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-dflyamd64-release-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-dflyamd64-release_51-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.dragonflybsd.org/release24/">"DragonFlyBSD: release24"</a><span class="reference-accessdate">. Retrieved 2009-05-03</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=DragonFlyBSD%3A+release24&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.dragonflybsd.org%2Frelease24%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.turboirc.com/asm">Tutorial for entering protected and long mode from DOS</a></span></li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><span class="citation web">Andi Kleen (2001-06-26). <a rel="nofollow" class="external text" href="http://www.x86-64.org/pipermail/announce/2001-June/000020.html">"Porting Linux to x86-64"</a>. "Status: The kernel, compiler, tool chain work. The kernel boots and work on simulator and is used for porting of userland and running programs"</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.au=Andi+Kleen&amp;rft.aulast=Andi+Kleen&amp;rft.btitle=Porting+Linux+to+x86-64&amp;rft.date=2001-06-26&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.x86-64.org%2Fpipermail%2Fannounce%2F2001-June%2F000020.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><span class="citation web">Andi Kleen. <a rel="nofollow" class="external text" href="http://www.halobates.de/">"Andi Kleen's Page"</a>. "This was the original paper describing the Linux x86-64 kernel port back when x86-64 was only available on simulators."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.au=Andi+Kleen&amp;rft.aulast=Andi+Kleen&amp;rft.btitle=Andi+Kleen%27s+Page&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.halobates.de%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="https://wiki.archlinux.org/index.php/Arch64_FAQ">"Arch64 FAQ"</a>. 2012-04-23. "You can either use the multilib packages or a i686 chroot."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Arch64+FAQ&amp;rft.date=2012-04-23&amp;rft.genre=book&amp;rft_id=https%3A%2F%2Fwiki.archlinux.org%2Findex.php%2FArch64_FAQ&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-x32ABIHOnline-56"><span class="mw-cite-backlink">^ <a href="#cite_ref-x32ABIHOnline_56-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x32ABIHOnline_56-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation news">Thorsten Leemhuis (2011-09-13). <a rel="nofollow" class="external text" href="http://web.archive.org/web/20111028081253/http://www.h-online.com/open/features/Kernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html?">"Kernel Log: x32 ABI gets around 64-bit drawbacks"</a>. www.h-online.com. Archived from <a rel="nofollow" class="external text" href="http://www.h-online.com/open/features/Kernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html">the original</a> on 28 October 2011<span class="reference-accessdate">. Retrieved 2011-11-01</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.aulast=Thorsten+Leemhuis&amp;rft.au=Thorsten+Leemhuis&amp;rft.btitle=Kernel+Log%3A+x32+ABI+gets+around+64-bit+drawbacks&amp;rft.date=2011-09-13&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.h-online.com%2Fopen%2Ffeatures%2FKernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html&amp;rft.pub=www.h-online.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-x32ABILinuxPlumbers-57"><span class="mw-cite-backlink">^ <a href="#cite_ref-x32ABILinuxPlumbers_57-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x32ABILinuxPlumbers_57-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation news"><a rel="nofollow" class="external text" href="http://linuxplumbersconf.org/2011/ocw/sessions/531">"x32 â€“ a native 32-bit ABI for x86-64"</a>. linuxplumbersconf.org<span class="reference-accessdate">. Retrieved 2011-11-01</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=x32+%E2%80%93+a+native+32-bit+ABI+for+x86-64&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Flinuxplumbersconf.org%2F2011%2Focw%2Fsessions%2F531&amp;rft.pub=linuxplumbersconf.org&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-x32ABIDevelopmentGroup-58"><span class="mw-cite-backlink">^ <a href="#cite_ref-x32ABIDevelopmentGroup_58-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x32ABIDevelopmentGroup_58-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation news"><a rel="nofollow" class="external text" href="http://sites.google.com/site/x32abi/">"x32-abi"</a>. Google Sites<span class="reference-accessdate">. Retrieved 2011-11-01</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=x32-abi&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fsites.google.com%2Fsite%2Fx32abi%2F&amp;rft.pub=Google+Sites&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-DebianAMD64-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-DebianAMD64_59-0">^</a></b></span> <span class="reference-text"><span class="citation news"><a rel="nofollow" class="external text" href="http://www.debian.org/ports/amd64/">"AMD64 Port"</a>. debian.org<span class="reference-accessdate">. Retrieved 2011-10-29</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=AMD64+Port&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.debian.org%2Fports%2Famd64%2F&amp;rft.pub=debian.org&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://web.archive.org/web/20090422045532/http://developer.apple.com/releasenotes/DeveloperTools/RN-CompilerTools/index.html">"Apple â€“ Mac OS X Xcode 2.4 Release Notes: Compiler Tools"</a>. <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple Inc.</a> 2007-04-11. Archived from <a rel="nofollow" class="external text" href="http://developer.apple.com/releasenotes/DeveloperTools/RN-CompilerTools/index.html">the original</a> on 2009-04-22<span class="reference-accessdate">. Retrieved 2012-11-19</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Apple+%E2%80%93+Mac+OS+X+Xcode+2.4+Release+Notes%3A+Compiler+Tools&amp;rft.date=2007-04-11&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fdeveloper.apple.com%2Freleasenotes%2FDeveloperTools%2FRN-CompilerTools%2Findex.html&amp;rft.pub=Apple+Inc.&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://web.archive.org/web/20090112055017/http://www.apple.com/macosx/technology/64bit.html">"Apple â€“ Mac OS X Leopard â€“ Technology â€“ 64-bit"</a>. Apple Inc. Archived from <a rel="nofollow" class="external text" href="http://www.apple.com/macosx/technology/64bit.html">the original</a> on 2009-01-12<span class="reference-accessdate">. Retrieved 2012-11-19</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Apple+%E2%80%93+Mac+OS+X+Leopard+%E2%80%93+Technology+%E2%80%93+64-bit&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.apple.com%2Fmacosx%2Ftechnology%2F64bit.html&amp;rft.pub=Apple+Inc.&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://support.apple.com/kb/HT3770">"Mac OS X v10.6: Macs that use the 64-bit kernel"</a>. Apple Inc<span class="reference-accessdate">. Retrieved 2012-11-29</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Mac+OS+X+v10.6%3A+Macs+that+use+the+64-bit+kernel&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fsupport.apple.com%2Fkb%2FHT3770&amp;rft.pub=Apple+Inc.&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-arstechnicaMacOSX64bit-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-arstechnicaMacOSX64bit_63-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a href="/w/index.php?title=John_Siracusa&amp;action=edit&amp;redlink=1" class="new" title="John Siracusa (page does not exist)">John Siracusa</a>. <a rel="nofollow" class="external text" href="http://arstechnica.com/apple/reviews/2009/08/mac-os-x-10-6.ars/5">"Mac OS X 10.6 Snow Leopard: the Ars Technica review"</a>. Ars Technica LLC<span class="reference-accessdate">. Retrieved 2010-06-20</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.au=John+Siracusa&amp;rft.aulast=John+Siracusa&amp;rft.btitle=Mac+OS+X+10.6+Snow+Leopard%3A+the+Ars+Technica+review&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Farstechnica.com%2Fapple%2Freviews%2F2009%2F08%2Fmac-os-x-10-6.ars%2F5&amp;rft.pub=Ars+Technica+LLC&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-Apple64Bit-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-Apple64Bit_64-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://web.archive.org/web/20110328170107/http://www.apple.com/macosx/technology/#sixtyfourbit">"Mac OS X Technology"</a>. Apple Inc. Archived from <a rel="nofollow" class="external text" href="http://www.apple.com/macosx/technology/#sixtyfourbit">the original</a> on 2011-03-28<span class="reference-accessdate">. Retrieved 2012-11-19</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Mac+OS+X+Technology&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.apple.com%2Fmacosx%2Ftechnology%2F%23sixtyfourbit&amp;rft.pub=Apple+Inc.&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-VSdocLAA-65"><span class="mw-cite-backlink">^ <a href="#cite_ref-VSdocLAA_65-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-VSdocLAA_65-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/wz223b1z(VS.80).aspx">"/LARGEADDRESSAWARE (Handle Large Addresses)"</a>. <i>Visual Studio 2005 Documentation â€“ Visual C++ â€“ Linker Options</i>. Microsoft<span class="reference-accessdate">. Retrieved 2010-06-19</span>. "The /LARGEADDRESSAWARE option tells the linker that the application can handle addresses larger than 2&#160;gigabytes."</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.atitle=%2FLARGEADDRESSAWARE+%28Handle+Large+Addresses%29&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwz223b1z%28VS.80%29.aspx&amp;rft.jtitle=Visual+Studio+2005+Documentation+%E2%80%93+Visual+C%2B%2B+%E2%80%93+Linker+Options&amp;rft.pub=Microsoft&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-Pietrek64BitWindowsProgramming-66"><span class="mw-cite-backlink">^ <a href="#cite_ref-Pietrek64BitWindowsProgramming_66-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Pietrek64BitWindowsProgramming_66-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Pietrek64BitWindowsProgramming_66-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="citation web">Matt Pietrek (May 2006). <a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/magazine/cc300794.aspx">"Everything You Need To Know To Start Programming 64-Bit Windows Systems"</a>. Microsoft<span class="reference-accessdate">. Retrieved 2010-05-24</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.aulast=Matt+Pietrek&amp;rft.au=Matt+Pietrek&amp;rft.btitle=Everything+You+Need+To+Know+To+Start+Programming+64-Bit+Windows+Systems&amp;rft.date=May+2006&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Fmagazine%2Fcc300794.aspx&amp;rft.pub=Microsoft&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-MicrosoftMoveTox64-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-MicrosoftMoveTox64_67-0">^</a></b></span> <span class="reference-text"><span class="citation web">Chris St. Amand (January 2006). <a rel="nofollow" class="external text" href="http://technet.microsoft.com/en-us/magazine/2006.01.insidemscom.aspx">"Making the Move to x64"</a>. Microsoft<span class="reference-accessdate">. Retrieved 2010-05-24</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.au=Chris+St.+Amand&amp;rft.aulast=Chris+St.+Amand&amp;rft.btitle=Making+the+Move+to+x64&amp;rft.date=January+2006&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Ftechnet.microsoft.com%2Fen-us%2Fmagazine%2F2006.01.insidemscom.aspx&amp;rft.pub=Microsoft&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.alex-ionescu.com/?p=50">"Behind Windows x86-64â€™s 44-bit Virtual Memory Addressing Limit"</a><span class="reference-accessdate">. Retrieved 2009-07-02</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Behind+Windows+x86-64%E2%80%99s+44-bit+Virtual+Memory+Addressing+Limit&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.alex-ionescu.com%2F%3Fp%3D50&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/windows/desktop/aa366778(v=vs.85).aspx#memory_limits">"Memory Limits for Windows Releases"</a>. <i><a href="/wiki/MSDN" title="MSDN" class="mw-redirect">MSDN</a></i>. <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>. November 16, 2013<span class="reference-accessdate">. Retrieved January 20, 2014</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.atitle=Memory+Limits+for+Windows+Releases&amp;rft.date=November+16%2C+2013&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwindows%2Fdesktop%2Faa366778%28v%3Dvs.85%29.aspx%23memory_limits&amp;rft.jtitle=MSDN&amp;rft.pub=Microsoft&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-64-bitProgrammingGameDevelopers-70"><span class="mw-cite-backlink">^ <a href="#cite_ref-64-bitProgrammingGameDevelopers_70-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-64-bitProgrammingGameDevelopers_70-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/ee418798(VS.85).aspx#Porting_to_64bit">"64-bit programming for Game Developers"</a><span class="reference-accessdate">. Retrieved 21 August 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=64-bit+programming+for+Game+Developers&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fee418798%28VS.85%29.aspx%23Porting_to_64bit&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/aa366778(VS.85).aspx">"Memory Limits for Windows Releases"</a>. Microsoft<span class="reference-accessdate">. Retrieved 20 February 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Memory+Limits+for+Windows+Releases&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Faa366778%28VS.85%29.aspx&amp;rft.pub=Microsoft&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://msdn2.microsoft.com/en-us/library/aa384190.aspx">Microsoft Developer Network â€“ General Porting Guidelines (64-bit Windows Programming)</a></span></li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/library/default.asp?url=/library/en-us/dnmdac/html/data_mdacroadmap.asp">Microsoft Developer Network â€“ Data Access Road Map</a></span></li>
<li id="cite_note-XboxOneMay2013Anandtechcomparison-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-XboxOneMay2013Anandtechcomparison_74-0">^</a></b></span> <span class="reference-text"><span class="citation news">Anand Lal Shimpi (2013-05-21). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6972/xbox-one-hardware-compared-to-playstation-4/2">"The Xbox&#160;One: Hardware Analysis &amp; Comparison to PlayStation&#160;4"</a>. Anandtech<span class="reference-accessdate">. Retrieved 2013-05-22</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.au=Anand+Lal+Shimpi&amp;rft.aulast=Anand+Lal+Shimpi&amp;rft.btitle=The+Xbox%26nbsp%3BOne%3A+Hardware+Analysis+%26+Comparison+to+PlayStation%26nbsp%3B4&amp;rft.date=2013-05-21&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6972%2Fxbox-one-hardware-compared-to-playstation-4%2F2&amp;rft.pub=Anandtech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-XboxOneMay2013SpecGameinformer-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-XboxOneMay2013SpecGameinformer_75-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.gameinformer.com/b/news/archive/2013/05/21/the-tech-spec-test-xbox-one-vs-playstation-4.aspx">"The Tech Spec Test: Xbox&#160;One Vs. PlayStation&#160;4"</a>. Game Informer. 2013-05-21<span class="reference-accessdate">. Retrieved 2013-05-22</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=The+Tech+Spec+Test%3A+Xbox%26nbsp%3BOne+Vs.+PlayStation%26nbsp%3B4&amp;rft.date=2013-05-21&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.gameinformer.com%2Fb%2Fnews%2Farchive%2F2013%2F05%2F21%2Fthe-tech-spec-test-xbox-one-vs-playstation-4.aspx&amp;rft.pub=Game+Informer&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-76">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://lxr.linux.no/#linux+v3.7.8/arch/x86/configs/x86_64_defconfig">"An example file from Linux 3.7.8 kernel source tree displaying the usage of the term x86_64"</a><span class="reference-accessdate">. Retrieved 2013-02-17</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=An+example+file+from+Linux+3.7.8+kernel+source+tree+displaying+the+usage+of+the+term+x86_64&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Flxr.linux.no%2F%23linux%2Bv3.7.8%2Farch%2Fx86%2Fconfigs%2Fx86_64_defconfig&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture_fields.aspx">ProcessorArchitecture Fields</a></span></li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/opinion/759/1050759/amd-plays-antitrust-poker-intel-x86-licence">"AMD plays antitrust poker for Intel's X86 licence"</a>. Incisive Media Limited. 2009-02-03<span class="reference-accessdate">. Retrieved 2009-02-26</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=AMD+plays+antitrust+poker+for+Intel%27s+X86+licence&amp;rft.date=2009-02-03&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fopinion%2F759%2F1050759%2Famd-plays-antitrust-poker-intel-x86-licence&amp;rft.pub=Incisive+Media+Limited&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://contracts.corporate.findlaw.com/agreements/amd/intel.license.2001.01.01.html">"Patent Cross License Agreement Between AMD and Intel"</a>. 2001-01-01<span class="reference-accessdate">. Retrieved 2009-08-23</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=Patent+Cross+License+Agreement+Between+AMD+and+Intel&amp;rft.date=2001-01-01&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fcontracts.corporate.findlaw.com%2Fagreements%2Famd%2Fintel.license.2001.01.01.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.sec.gov/Archives/edgar/data/2488/000119312509236705/dex101.htm">"AMD Intel Settlement Agreement"</a>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.btitle=AMD+Intel+Settlement+Agreement&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.sec.gov%2FArchives%2Fedgar%2Fdata%2F2488%2F000119312509236705%2Fdex101.htm&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text"><span class="citation web">Stephen Shankland and Jonathan E. Skillings (2009-11-12). <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-1001_3-10396188-92.html">"Intel to pay AMD $1.25 billion in antitrust settlement"</a>. CNET<span class="reference-accessdate">. Retrieved 2012-04-24</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64&amp;rft.aulast=Stephen+Shankland+and+Jonathan+E.+Skillings&amp;rft.au=Stephen+Shankland+and+Jonathan+E.+Skillings&amp;rft.btitle=Intel+to+pay+AMD+%241.25+billion+in+antitrust+settlement&amp;rft.date=2009-11-12&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-1001_3-10396188-92.html&amp;rft.pub=CNET&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=36" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a rel="nofollow" class="external text" href="http://developer.amd.com/Resources/documentation/guides/Pages/default.aspx#manuals">AMD's AMD64 Developer Guides and Manuals</a></li>
<li><a rel="nofollow" class="external text" href="http://www.stanford.edu/class/ee380/Abstracts/O00927.html">x86-64: Extending the x86 architecture to 64-bits</a> â€“ technical talk by the architect of AMD64 (<a rel="nofollow" class="external text" href="http://stanford-online.stanford.edu/courses/ee380/000927-ee380-100.asx">video archive</a>), and <a rel="nofollow" class="external text" href="http://www.stanford.edu/class/ee380/Abstracts/040107.html">second talk by the same speaker</a> (<a rel="nofollow" class="external text" href="http://stanford-online.stanford.edu/courses/ee380/040107-ee380-100.asx">video archive</a>)</li>
<li><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/other/display/20041227094638.html">AMD's "Enhanced Virus Protection"</a></li>
<li><a rel="nofollow" class="external text" href="http://www.theregister.co.uk/2005/08/23/intel_fixes_em64t/">Intel tweaks EM64T for full AMD64 compatibility</a></li>
<li><a rel="nofollow" class="external text" href="http://www.extremetech.com/extreme/56018-analyst-intel-reverseengineered-amd64">Analyst: Intel Reverse-Engineered AMD64</a></li>
<li><a rel="nofollow" class="external text" href="http://marc.info/?l=linux-kernel&amp;m=107766481408468&amp;w=2">Early report of differences between Intel IA32e and AMD64</a></li>
<li>Porting to 64-bit GNU/Linux Systems, by Andreas Jaeger from <a href="/wiki/GCC_Summit" title="GCC Summit">GCC Summit</a> 2003 <a rel="nofollow" class="external autonumber" href="http://www.linux.org.uk/~ajh/gcc/gccsummit-2003-proceedings.pdf">[1]</a>. An excellent paper explaining almost all practical aspects for a transition from 32-bit to 64-bit.</li>
<li><a rel="nofollow" class="external text" href="http://techreport.com/reviews/2005q1/64-bits/index.x?pg=1">Tech Report article: 64-bit computing in theory and practice</a></li>
<li><a rel="nofollow" class="external text" href="http://www.intel.com/technology/intel64/index.htm">Intel 64 Architecture</a></li>
<li><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/articles/all-about-64-bits/">Intel Software Network: "64 bits"</a></li>
<li><a rel="nofollow" class="external text" href="http://www.turboirc.com/asm">TurboIRC.COM tutorial of entering the protected and the long mode the raw way from DOS</a></li>
<li><a rel="nofollow" class="external text" href="http://www.codeproject.com/KB/winsdk/Optimization_64_bit.aspx">Optimization of 64-bit programs</a></li>
<li><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/articles/seven-steps-of-migrating-a-program-to-a-64-bit-system/">Seven Steps of Migrating a Program to a 64-bit System</a></li>
<li><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/aa366778%28VS.85%29.aspx">Memory Limits for Windows Releases</a></li>
</ul>


<!-- 
NewPP limit report
Parsed by mw1015
CPU time usage: 4.312 seconds
Real time usage: 4.412 seconds
Preprocessor visited node count: 4751/1000000
Preprocessor generated node count: 20297/1500000
Postâ€expand include size: 105894/2048000 bytes
Template argument size: 2530/2048000 bytes
Highest expansion depth: 13/40
Expensive parser function count: 5/500
Lua time usage: 0.278/10.000 seconds
Lua memory usage: 2.94 MB/50 MB
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:244374-0!*!0!!en!4!* and timestamp 20140328062724
 -->
<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>								<div class="printfooter">
				Retrieved from "<a href="http://en.wikipedia.org/w/index.php?title=X86-64&amp;oldid=600687315">http://en.wikipedia.org/w/index.php?title=X86-64&amp;oldid=600687315</a>"				</div>
												<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:2003_introductions" title="Category:2003 introductions">2003 introductions</a></li><li><a href="/wiki/Category:X86_architecture" title="Category:X86 architecture">X86 architecture</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:All_articles_with_dead_external_links" title="Category:All articles with dead external links">All articles with dead external links</a></li><li><a href="/wiki/Category:Articles_with_dead_external_links_from_November_2010" title="Category:Articles with dead external links from November 2010">Articles with dead external links from November 2010</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_October_2010" title="Category:Articles with unsourced statements from October 2010">Articles with unsourced statements from October 2010</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2014" title="Category:Articles containing potentially dated statements from 2014">Articles containing potentially dated statements from 2014</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li></ul></div></div>												<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
				<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
	<h3 id="p-personal-label">Personal tools</h3>
	<ul>
<li id="pt-createaccount"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=X86-64&amp;type=signup">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=X86-64" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>	</ul>
</div>
				<div id="left-navigation">
					<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
	<h3 id="p-namespaces-label">Namespaces</h3>
	<ul>
					<li  id="ca-nstab-main" class="selected"><span><a href="/wiki/X86-64"  title="View the content page [c]" accesskey="c">Article</a></span></li>
					<li  id="ca-talk"><span><a href="/wiki/Talk:X86-64"  title="Discussion about the content page [t]" accesskey="t">Talk</a></span></li>
			</ul>
</div>
<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
	<h3 id="mw-vector-current-variant">
		</h3>
	<h3 id="p-variants-label"><span>Variants</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
				</div>
				<div id="right-navigation">
					<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
	<h3 id="p-views-label">Views</h3>
	<ul>
					<li id="ca-view" class="selected"><span><a href="/wiki/X86-64" >Read</a></span></li>
					<li id="ca-edit"><span><a href="/w/index.php?title=X86-64&amp;action=edit"  title="You can edit this page. &#10;Please review your changes before saving. [e]" accesskey="e">Edit</a></span></li>
					<li id="ca-history" class="collapsible"><span><a href="/w/index.php?title=X86-64&amp;action=history"  title="Past versions of this page [h]" accesskey="h">View history</a></span></li>
			</ul>
</div>
<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
	<h3 id="p-cactions-label"><span>Actions</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
<div id="p-search" role="search">
	<h3><label for="searchInput">Search</label></h3>
	<form action="/w/index.php" id="searchform">
					<div id="simpleSearch">
					<input type="search" name="search" placeholder="Search" title="Search Wikipedia [f]" accesskey="f" id="searchInput" /><input type="hidden" value="Special:Search" name="title" /><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton" /><input type="submit" name="go" value="Go" title="Go to a page with this exact name if one exists" id="searchButton" class="searchButton" />		</div>
	</form>
</div>
				</div>
			</div>
			<div id="mw-panel">
					<div id="p-logo" role="banner"><a style="background-image: url(//upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page"  title="Visit the main page"></a></div>
				<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
	<h3 id='p-navigation-label'>Navigation</h3>
	<div class="body">
		<ul>
			<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
			<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
			<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content â€“ the best of Wikipedia">Featured content</a></li>
			<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
			<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			<li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li>
			<li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikimedia Shop">Wikimedia Shop</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
	<h3 id='p-interaction-label'>Interaction</h3>
	<div class="body">
		<ul>
			<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
			<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
			<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
			<li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact page</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
	<h3 id='p-tb-label'>Tools</h3>
	<div class="body">
		<ul>
			<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/X86-64" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
			<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/X86-64" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
			<li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li>
			<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li>
			<li id="t-permalink"><a href="/w/index.php?title=X86-64&amp;oldid=600687315" title="Permanent link to this revision of the page">Permanent link</a></li>
			<li id="t-info"><a href="/w/index.php?title=X86-64&amp;action=info">Page information</a></li>
			<li id="t-wikibase"><a href="//www.wikidata.org/wiki/Q272629" title="Link to connected data repository item [g]" accesskey="g">Data item</a></li>
<li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=X86-64&amp;id=600687315" title="Information on how to cite this page">Cite this page</a></li>		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
	<h3 id='p-coll-print_export-label'>Print/export</h3>
	<div class="body">
		<ul>
			<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=X86-64">Create a book</a></li>
			<li id="coll-download-as-rl"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=X86-64&amp;oldid=600687315&amp;writer=rl">Download as PDF</a></li>
			<li id="t-print"><a href="/w/index.php?title=X86-64&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
	<h3 id='p-lang-label'>Languages</h3>
	<div class="body">
		<ul>
			<li class="interlanguage-link interwiki-ar"><a href="//ar.wikipedia.org/wiki/%D8%A5%D9%83%D8%B386-64" title="Ø¥ÙƒØ³86-64 â€“ Arabic" lang="ar" hreflang="ar">Ø§Ù„Ø¹Ø±Ø¨ÙŠØ©</a></li>
			<li class="interlanguage-link interwiki-bg"><a href="//bg.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Bulgarian" lang="bg" hreflang="bg">Ð‘ÑŠÐ»Ð³Ð°Ñ€ÑÐºÐ¸</a></li>
			<li class="interlanguage-link interwiki-ca"><a href="//ca.wikipedia.org/wiki/AMD64" title="AMD64 â€“ Catalan" lang="ca" hreflang="ca">CatalÃ </a></li>
			<li class="interlanguage-link interwiki-cs"><a href="//cs.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Czech" lang="cs" hreflang="cs">ÄŒeÅ¡tina</a></li>
			<li class="interlanguage-link interwiki-da"><a href="//da.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Danish" lang="da" hreflang="da">Dansk</a></li>
			<li class="interlanguage-link interwiki-de"><a href="//de.wikipedia.org/wiki/AMD64" title="AMD64 â€“ German" lang="de" hreflang="de">Deutsch</a></li>
			<li class="interlanguage-link interwiki-el"><a href="//el.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Greek" lang="el" hreflang="el">Î•Î»Î»Î·Î½Î¹ÎºÎ¬</a></li>
			<li class="interlanguage-link interwiki-es"><a href="//es.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Spanish" lang="es" hreflang="es">EspaÃ±ol</a></li>
			<li class="interlanguage-link interwiki-fa"><a href="//fa.wikipedia.org/wiki/%D8%A7%DA%A9%D8%B3%DB%B8%DB%B6-%DB%B6%DB%B4" title="Ø§Ú©Ø³Û¸Û¶-Û¶Û´ â€“ Persian" lang="fa" hreflang="fa">ÙØ§Ø±Ø³ÛŒ</a></li>
			<li class="interlanguage-link interwiki-fr"><a href="//fr.wikipedia.org/wiki/X64" title="X64 â€“ French" lang="fr" hreflang="fr">FranÃ§ais</a></li>
			<li class="interlanguage-link interwiki-ko"><a href="//ko.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Korean" lang="ko" hreflang="ko">í•œêµ­ì–´</a></li>
			<li class="interlanguage-link interwiki-id"><a href="//id.wikipedia.org/wiki/AMD64" title="AMD64 â€“ Indonesian" lang="id" hreflang="id">Bahasa Indonesia</a></li>
			<li class="interlanguage-link interwiki-it"><a href="//it.wikipedia.org/wiki/AMD64" title="AMD64 â€“ Italian" lang="it" hreflang="it">Italiano</a></li>
			<li class="interlanguage-link interwiki-he"><a href="//he.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Hebrew" lang="he" hreflang="he">×¢×‘×¨×™×ª</a></li>
			<li class="interlanguage-link interwiki-hu"><a href="//hu.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Hungarian" lang="hu" hreflang="hu">Magyar</a></li>
			<li class="interlanguage-link interwiki-nl"><a href="//nl.wikipedia.org/wiki/AMD64" title="AMD64 â€“ Dutch" lang="nl" hreflang="nl">Nederlands</a></li>
			<li class="interlanguage-link interwiki-ja"><a href="//ja.wikipedia.org/wiki/X64" title="X64 â€“ Japanese" lang="ja" hreflang="ja">æ—¥æœ¬èªž</a></li>
			<li class="interlanguage-link interwiki-no"><a href="//no.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Norwegian (bokmÃ¥l)" lang="no" hreflang="no">Norsk bokmÃ¥l</a></li>
			<li class="interlanguage-link interwiki-pl"><a href="//pl.wikipedia.org/wiki/AMD64" title="AMD64 â€“ Polish" lang="pl" hreflang="pl">Polski</a></li>
			<li class="interlanguage-link interwiki-pt"><a href="//pt.wikipedia.org/wiki/AMD64" title="AMD64 â€“ Portuguese" lang="pt" hreflang="pt">PortuguÃªs</a></li>
			<li class="interlanguage-link interwiki-ro"><a href="//ro.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Romanian" lang="ro" hreflang="ro">RomÃ¢nÄƒ</a></li>
			<li class="interlanguage-link interwiki-ru"><a href="//ru.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Russian" lang="ru" hreflang="ru">Ð ÑƒÑÑÐºÐ¸Ð¹</a></li>
			<li class="interlanguage-link interwiki-sk"><a href="//sk.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Slovak" lang="sk" hreflang="sk">SlovenÄina</a></li>
			<li class="interlanguage-link interwiki-sl"><a href="//sl.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Slovenian" lang="sl" hreflang="sl">SlovenÅ¡Äina</a></li>
			<li class="interlanguage-link interwiki-sr"><a href="//sr.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Serbian" lang="sr" hreflang="sr">Ð¡Ñ€Ð¿ÑÐºÐ¸ / srpski</a></li>
			<li class="interlanguage-link interwiki-fi"><a href="//fi.wikipedia.org/wiki/AMD64" title="AMD64 â€“ Finnish" lang="fi" hreflang="fi">Suomi</a></li>
			<li class="interlanguage-link interwiki-sv"><a href="//sv.wikipedia.org/wiki/AMD64" title="AMD64 â€“ Swedish" lang="sv" hreflang="sv">Svenska</a></li>
			<li class="interlanguage-link interwiki-th"><a href="//th.wikipedia.org/wiki/%E0%B9%80%E0%B8%AD%E0%B8%81%E0%B8%8B%E0%B9%8C86-64" title="à¹€à¸­à¸à¸‹à¹Œ86-64 â€“ Thai" lang="th" hreflang="th">à¹„à¸—à¸¢</a></li>
			<li class="interlanguage-link interwiki-tr"><a href="//tr.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Turkish" lang="tr" hreflang="tr">TÃ¼rkÃ§e</a></li>
			<li class="interlanguage-link interwiki-uk"><a href="//uk.wikipedia.org/wiki/AMD64" title="AMD64 â€“ Ukrainian" lang="uk" hreflang="uk">Ð£ÐºÑ€Ð°Ñ—Ð½ÑÑŒÐºÐ°</a></li>
			<li class="interlanguage-link interwiki-vi"><a href="//vi.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Vietnamese" lang="vi" hreflang="vi">Tiáº¿ng Viá»‡t</a></li>
			<li class="interlanguage-link interwiki-zh-yue"><a href="//zh-yue.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Cantonese" lang="zh-yue" hreflang="zh-yue">ç²µèªž</a></li>
			<li class="interlanguage-link interwiki-zh"><a href="//zh.wikipedia.org/wiki/X86-64" title="X86-64 â€“ Chinese" lang="zh" hreflang="zh">ä¸­æ–‡</a></li>
			<li class="uls-p-lang-dummy"><a href="#"></a></li>
			<li class="wbc-editpage"><a href="//www.wikidata.org/wiki/Q272629#sitelinks-wikipedia" title="Edit interlanguage links">Edit links</a></li>
		</ul>
	</div>
</div>
			</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 22 March 2014 at 03:20.<br /></li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy.</a> <br/>
WikipediaÂ® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="//wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a class="external" href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/wiki/X86-64" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
					<li id="footer-copyrightico">
						<a href="//wikimediafoundation.org/"><img src="//bits.wikimedia.org/images/wikimedia-button.png" width="88" height="31" alt="Wikimedia Foundation"/></a>
					</li>
					<li id="footer-poweredbyico">
						<a href="//www.mediawiki.org/"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" width="88" height="31" /></a>
					</li>
				</ul>
						<div style="clear:both"></div>
		</div>
		<script>/*<![CDATA[*/window.jQuery && jQuery.ready();/*]]>*/</script><script>if(window.mw){
mw.loader.state({"site":"loading","user":"ready","user.groups":"ready"});
}</script>
<script>if(window.mw){
mw.loader.load(["ext.cite","mobile.desktop","mediawiki.action.view.postEdit","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","mw.MwEmbedSupport.style","ext.navigationTiming","schema.UniversalLanguageSelector","ext.uls.eventlogger","ext.uls.interlanguage","skins.vector.collapsibleNav"],null,true);
}</script>
<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=scripts&amp;skin=vector&amp;*"></script>
<!-- Served by mw1079 in 0.471 secs. -->
	</body>
</html>
