{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 20:16:59 2019 " "Info: Processing started: Wed Dec 11 20:16:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "T0\[0\] " "Warning: Node \"T0\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "T0\[2\] " "Warning: Node \"T0\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "T0\[1\] " "Warning: Node \"T0\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "T0\[3\] " "Warning: Node \"T0\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "T0\[5\] " "Warning: Node \"T0\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "T0\[4\] " "Warning: Node \"T0\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "T0\[7\] " "Warning: Node \"T0\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "T0\[6\] " "Warning: Node \"T0\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CF\$latch " "Warning: Node \"CF\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "T0\[7\]~35 " "Info: Detected gated clock \"T0\[7\]~35\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "T0\[7\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "T0\[4\] S\[1\] S\[2\] 8.489 ns register " "Info: tsu for register \"T0\[4\]\" (data pin = \"S\[1\]\", clock pin = \"S\[2\]\") is 8.489 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.316 ns + Longest pin register " "Info: + Longest pin to register delay is 15.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns S\[1\] 1 CLK PIN_70 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_70; Fanout = 12; CLK Node = 'S\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.956 ns) + CELL(0.442 ns) 7.873 ns Equal0~1 2 COMB LC_X26_Y3_N6 18 " "Info: 2: + IC(5.956 ns) + CELL(0.442 ns) = 7.873 ns; Loc. = LC_X26_Y3_N6; Fanout = 18; COMB Node = 'Equal0~1'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { S[1] Equal0~1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.292 ns) 9.608 ns Add0~36 3 COMB LC_X26_Y6_N7 3 " "Info: 3: + IC(1.443 ns) + CELL(0.292 ns) = 9.608 ns; Loc. = LC_X26_Y6_N7; Fanout = 3; COMB Node = 'Add0~36'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { Equal0~1 Add0~36 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.564 ns) 11.394 ns Add0~7 4 COMB LC_X26_Y5_N2 2 " "Info: 4: + IC(1.222 ns) + CELL(0.564 ns) = 11.394 ns; Loc. = LC_X26_Y5_N2; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { Add0~36 Add0~7 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 11.472 ns Add0~11 5 COMB LC_X26_Y5_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 11.472 ns; Loc. = LC_X26_Y5_N3; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add0~7 Add0~11 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 11.650 ns Add0~15 6 COMB LC_X26_Y5_N4 4 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 11.650 ns; Loc. = LC_X26_Y5_N4; Fanout = 4; COMB Node = 'Add0~15'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~11 Add0~15 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 12.271 ns Add0~18 7 COMB LC_X26_Y5_N5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 12.271 ns; Loc. = LC_X26_Y5_N5; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add0~15 Add0~18 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.114 ns) 13.678 ns Add0~20 8 COMB LC_X26_Y2_N5 1 " "Info: 8: + IC(1.293 ns) + CELL(0.114 ns) = 13.678 ns; Loc. = LC_X26_Y2_N5; Fanout = 1; COMB Node = 'Add0~20'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { Add0~18 Add0~20 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.442 ns) 15.316 ns T0\[4\] 9 REG LC_X26_Y4_N6 2 " "Info: 9: + IC(1.196 ns) + CELL(0.442 ns) = 15.316 ns; Loc. = LC_X26_Y4_N6; Fanout = 2; REG Node = 'T0\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { Add0~20 T0[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.206 ns ( 27.46 % ) " "Info: Total cell delay = 4.206 ns ( 27.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.110 ns ( 72.54 % ) " "Info: Total interconnect delay = 11.110 ns ( 72.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.316 ns" { S[1] Equal0~1 Add0~36 Add0~7 Add0~11 Add0~15 Add0~18 Add0~20 T0[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.316 ns" { S[1] {} S[1]~out0 {} Equal0~1 {} Add0~36 {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~18 {} Add0~20 {} T0[4] {} } { 0.000ns 0.000ns 5.956ns 1.443ns 1.222ns 0.000ns 0.000ns 0.000ns 1.293ns 1.196ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.564ns 0.078ns 0.178ns 0.621ns 0.114ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.833 ns + " "Info: + Micro setup delay of destination is 0.833 ns" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 7.660 ns - Shortest register " "Info: - Shortest clock path from clock \"S\[2\]\" to destination register is 7.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S\[2\] 1 CLK PIN_78 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_78; Fanout = 5; CLK Node = 'S\[2\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.292 ns) 2.629 ns T0\[7\]~35 2 COMB LC_X26_Y3_N4 8 " "Info: 2: + IC(0.868 ns) + CELL(0.292 ns) = 2.629 ns; Loc. = LC_X26_Y3_N4; Fanout = 8; COMB Node = 'T0\[7\]~35'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { S[2] T0[7]~35 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.739 ns) + CELL(0.292 ns) 7.660 ns T0\[4\] 3 REG LC_X26_Y4_N6 2 " "Info: 3: + IC(4.739 ns) + CELL(0.292 ns) = 7.660 ns; Loc. = LC_X26_Y4_N6; Fanout = 2; REG Node = 'T0\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { T0[7]~35 T0[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.053 ns ( 26.80 % ) " "Info: Total cell delay = 2.053 ns ( 26.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.607 ns ( 73.20 % ) " "Info: Total interconnect delay = 5.607 ns ( 73.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { S[2] T0[7]~35 T0[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { S[2] {} S[2]~out0 {} T0[7]~35 {} T0[4] {} } { 0.000ns 0.000ns 0.868ns 4.739ns } { 0.000ns 1.469ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.316 ns" { S[1] Equal0~1 Add0~36 Add0~7 Add0~11 Add0~15 Add0~18 Add0~20 T0[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.316 ns" { S[1] {} S[1]~out0 {} Equal0~1 {} Add0~36 {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~18 {} Add0~20 {} T0[4] {} } { 0.000ns 0.000ns 5.956ns 1.443ns 1.222ns 0.000ns 0.000ns 0.000ns 1.293ns 1.196ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.564ns 0.078ns 0.178ns 0.621ns 0.114ns 0.442ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { S[2] T0[7]~35 T0[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { S[2] {} S[2]~out0 {} T0[7]~35 {} T0[4] {} } { 0.000ns 0.000ns 0.868ns 4.739ns } { 0.000ns 1.469ns 0.292ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[1\] ZF T0\[0\] 17.880 ns register " "Info: tco from clock \"S\[1\]\" to destination pin \"ZF\" through register \"T0\[0\]\" is 17.880 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] source 8.689 ns + Longest register " "Info: + Longest clock path from clock \"S\[1\]\" to source register is 8.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns S\[1\] 1 CLK PIN_70 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_70; Fanout = 12; CLK Node = 'S\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.590 ns) 3.660 ns T0\[7\]~35 2 COMB LC_X26_Y3_N4 8 " "Info: 2: + IC(1.595 ns) + CELL(0.590 ns) = 3.660 ns; Loc. = LC_X26_Y3_N4; Fanout = 8; COMB Node = 'T0\[7\]~35'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { S[1] T0[7]~35 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.737 ns) + CELL(0.292 ns) 8.689 ns T0\[0\] 3 REG LC_X26_Y2_N9 2 " "Info: 3: + IC(4.737 ns) + CELL(0.292 ns) = 8.689 ns; Loc. = LC_X26_Y2_N9; Fanout = 2; REG Node = 'T0\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { T0[7]~35 T0[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 27.13 % ) " "Info: Total cell delay = 2.357 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.332 ns ( 72.87 % ) " "Info: Total interconnect delay = 6.332 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.689 ns" { S[1] T0[7]~35 T0[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.689 ns" { S[1] {} S[1]~out0 {} T0[7]~35 {} T0[0] {} } { 0.000ns 0.000ns 1.595ns 4.737ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.191 ns + Longest register pin " "Info: + Longest register to pin delay is 9.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T0\[0\] 1 REG LC_X26_Y2_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y2_N9; Fanout = 2; REG Node = 'T0\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T0[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.590 ns) 1.737 ns Equal4~0 2 COMB LC_X26_Y2_N4 1 " "Info: 2: + IC(1.147 ns) + CELL(0.590 ns) = 1.737 ns; Loc. = LC_X26_Y2_N4; Fanout = 1; COMB Node = 'Equal4~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { T0[0] Equal4~0 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.590 ns) 3.591 ns Equal4~2 3 COMB LC_X26_Y4_N4 1 " "Info: 3: + IC(1.264 ns) + CELL(0.590 ns) = 3.591 ns; Loc. = LC_X26_Y4_N4; Fanout = 1; COMB Node = 'Equal4~2'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { Equal4~0 Equal4~2 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.476 ns) + CELL(2.124 ns) 9.191 ns ZF 4 PIN PIN_28 0 " "Info: 4: + IC(3.476 ns) + CELL(2.124 ns) = 9.191 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'ZF'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Equal4~2 ZF } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.304 ns ( 35.95 % ) " "Info: Total cell delay = 3.304 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.887 ns ( 64.05 % ) " "Info: Total interconnect delay = 5.887 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.191 ns" { T0[0] Equal4~0 Equal4~2 ZF } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.191 ns" { T0[0] {} Equal4~0 {} Equal4~2 {} ZF {} } { 0.000ns 1.147ns 1.264ns 3.476ns } { 0.000ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.689 ns" { S[1] T0[7]~35 T0[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.689 ns" { S[1] {} S[1]~out0 {} T0[7]~35 {} T0[0] {} } { 0.000ns 0.000ns 1.595ns 4.737ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.191 ns" { T0[0] Equal4~0 Equal4~2 ZF } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.191 ns" { T0[0] {} Equal4~0 {} Equal4~2 {} ZF {} } { 0.000ns 1.147ns 1.264ns 3.476ns } { 0.000ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "T0\[3\] x\[3\] S\[1\] 3.423 ns register " "Info: th for register \"T0\[3\]\" (data pin = \"x\[3\]\", clock pin = \"S\[1\]\") is 3.423 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[1\] destination 8.691 ns + Longest register " "Info: + Longest clock path from clock \"S\[1\]\" to destination register is 8.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns S\[1\] 1 CLK PIN_70 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_70; Fanout = 12; CLK Node = 'S\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.590 ns) 3.660 ns T0\[7\]~35 2 COMB LC_X26_Y3_N4 8 " "Info: 2: + IC(1.595 ns) + CELL(0.590 ns) = 3.660 ns; Loc. = LC_X26_Y3_N4; Fanout = 8; COMB Node = 'T0\[7\]~35'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { S[1] T0[7]~35 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.739 ns) + CELL(0.292 ns) 8.691 ns T0\[3\] 3 REG LC_X26_Y2_N3 2 " "Info: 3: + IC(4.739 ns) + CELL(0.292 ns) = 8.691 ns; Loc. = LC_X26_Y2_N3; Fanout = 2; REG Node = 'T0\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { T0[7]~35 T0[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 27.12 % ) " "Info: Total cell delay = 2.357 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.334 ns ( 72.88 % ) " "Info: Total interconnect delay = 6.334 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.691 ns" { S[1] T0[7]~35 T0[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.691 ns" { S[1] {} S[1]~out0 {} T0[7]~35 {} T0[3] {} } { 0.000ns 0.000ns 1.595ns 4.739ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.268 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns x\[3\] 1 PIN PIN_92 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 3; PIN Node = 'x\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.442 ns) 2.899 ns Add0~14 2 COMB LC_X26_Y5_N4 1 " "Info: 2: + IC(0.988 ns) + CELL(0.442 ns) = 2.899 ns; Loc. = LC_X26_Y5_N4; Fanout = 1; COMB Node = 'Add0~14'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { x[3] Add0~14 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.114 ns) 4.243 ns Add0~16 3 COMB LC_X26_Y2_N2 1 " "Info: 3: + IC(1.230 ns) + CELL(0.114 ns) = 4.243 ns; Loc. = LC_X26_Y2_N2; Fanout = 1; COMB Node = 'Add0~16'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { Add0~14 Add0~16 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 5.268 ns T0\[3\] 4 REG LC_X26_Y2_N3 2 " "Info: 4: + IC(0.435 ns) + CELL(0.590 ns) = 5.268 ns; Loc. = LC_X26_Y2_N3; Fanout = 2; REG Node = 'T0\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { Add0~16 T0[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.615 ns ( 49.64 % ) " "Info: Total cell delay = 2.615 ns ( 49.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.653 ns ( 50.36 % ) " "Info: Total interconnect delay = 2.653 ns ( 50.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { x[3] Add0~14 Add0~16 T0[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.268 ns" { x[3] {} x[3]~out0 {} Add0~14 {} Add0~16 {} T0[3] {} } { 0.000ns 0.000ns 0.988ns 1.230ns 0.435ns } { 0.000ns 1.469ns 0.442ns 0.114ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.691 ns" { S[1] T0[7]~35 T0[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.691 ns" { S[1] {} S[1]~out0 {} T0[7]~35 {} T0[3] {} } { 0.000ns 0.000ns 1.595ns 4.739ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { x[3] Add0~14 Add0~16 T0[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.268 ns" { x[3] {} x[3]~out0 {} Add0~14 {} Add0~16 {} T0[3] {} } { 0.000ns 0.000ns 0.988ns 1.230ns 0.435ns } { 0.000ns 1.469ns 0.442ns 0.114ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 20:17:00 2019 " "Info: Processing ended: Wed Dec 11 20:17:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
