// Seed: 2567495637
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output wor id_7,
    input wor id_8,
    input wire id_9,
    output wor id_10,
    input wire id_11,
    output uwire id_12,
    output tri id_13,
    output tri id_14,
    input supply1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    output supply0 id_18,
    input supply0 id_19,
    output supply0 id_20,
    input tri0 id_21
    , id_23
);
  logic id_24 = id_15;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input tri id_2,
    output tri id_3,
    output wor id_4,
    output supply1 id_5
);
  assign id_4 = id_1 - -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_1,
      id_4,
      id_2,
      id_1,
      id_5,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_5,
      id_1,
      id_3,
      id_2
  );
  assign modCall_1.id_11 = 0;
endmodule
