
module refresh_counter(clk,count);
input clk;
output [2:0]count;
reg [2:0]count=0;
always@(posedge clk)
begin
    count=count+1;
    if (count>=8)
        count<=0;
end
endmodule
