{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483313576392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483313576402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 18:32:56 2017 " "Processing started: Sun Jan 01 18:32:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483313576402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313576402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Analog_To_Digital -c Analog_To_Digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off Analog_To_Digital -c Analog_To_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313576402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483313577085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483313577085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_input.v 1 1 " "Found 1 design units, including 1 entities, in source file video_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Input " "Found entity 1: Video_Input" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483313590569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590569 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "VGA_Output VGA_Output.v(22) " "Verilog Module Declaration warning at VGA_Output.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"VGA_Output\"" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_output.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Output " "Found entity 1: VGA_Output" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483313590571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_16 " "Found entity 1: ram_16" {  } { { "ram_16.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/ram_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483313590611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_video_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_video_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Video_Cfg " "Found entity 1: I2C_Video_Cfg" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483313590613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Master " "Found entity 1: I2C_Master" {  } { { "I2C_Master.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483313590616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590616 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Analog_To_Digital.v(193) " "Verilog HDL information at Analog_To_Digital.v(193): always construct contains both blocking and non-blocking assignments" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1483313590618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog_to_digital.v 1 1 " "Found 1 design units, including 1 entities, in source file analog_to_digital.v" { { "Info" "ISGN_ENTITY_NAME" "1 Analog_To_Digital " "Found entity 1: Analog_To_Digital" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483313590618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Analog_To_Digital " "Elaborating entity \"Analog_To_Digital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483313590681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Analog_To_Digital.v(203) " "Verilog HDL assignment warning at Analog_To_Digital.v(203): truncated value with size 32 to match size of target (11)" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590683 "|Analog_To_Digital"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Input Video_Input:video_src " "Elaborating entity \"Video_Input\" for hierarchy \"Video_Input:video_src\"" {  } { { "Analog_To_Digital.v" "video_src" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Video_Input.v(73) " "Verilog HDL assignment warning at Video_Input.v(73): truncated value with size 32 to match size of target (18)" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590686 "|Analog_To_Digital|Video_Input:video_src"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Video_Input.v(81) " "Verilog HDL assignment warning at Video_Input.v(81): truncated value with size 32 to match size of target (3)" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590686 "|Analog_To_Digital|Video_Input:video_src"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Video_Input.v(94) " "Verilog HDL assignment warning at Video_Input.v(94): truncated value with size 32 to match size of target (11)" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590686 "|Analog_To_Digital|Video_Input:video_src"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Video_Input.v(114) " "Verilog HDL assignment warning at Video_Input.v(114): truncated value with size 32 to match size of target (18)" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590686 "|Analog_To_Digital|Video_Input:video_src"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Output VGA_Output:vga_out " "Elaborating entity \"VGA_Output\" for hierarchy \"VGA_Output:vga_out\"" {  } { { "Analog_To_Digital.v" "vga_out" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Output.v(87) " "Verilog HDL assignment warning at VGA_Output.v(87): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590690 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Output.v(106) " "Verilog HDL assignment warning at VGA_Output.v(106): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590690 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 17 VGA_Output.v(117) " "Verilog HDL assignment warning at VGA_Output.v(117): truncated value with size 19 to match size of target (17)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590690 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_Output.v(124) " "Verilog HDL assignment warning at VGA_Output.v(124): truncated value with size 32 to match size of target (17)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590690 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 17 VGA_Output.v(136) " "Verilog HDL assignment warning at VGA_Output.v(136): truncated value with size 19 to match size of target (17)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590690 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_Output.v(144) " "Verilog HDL assignment warning at VGA_Output.v(144): truncated value with size 32 to match size of target (17)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590690 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Master I2C_Master:I2C_unit " "Elaborating entity \"I2C_Master\" for hierarchy \"I2C_Master:I2C_unit\"" {  } { { "Analog_To_Digital.v" "I2C_unit" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Master.v(48) " "Verilog HDL assignment warning at I2C_Master.v(48): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Master.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590693 "|Analog_To_Digital|I2C_Master:I2C_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_Master.v(74) " "Verilog HDL assignment warning at I2C_Master.v(74): truncated value with size 32 to match size of target (16)" {  } { { "I2C_Master.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590693 "|Analog_To_Digital|I2C_Master:I2C_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Master.v(90) " "Verilog HDL assignment warning at I2C_Master.v(90): truncated value with size 32 to match size of target (7)" {  } { { "I2C_Master.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590693 "|Analog_To_Digital|I2C_Master:I2C_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Video_Cfg I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config " "Elaborating entity \"I2C_Video_Cfg\" for hierarchy \"I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\"" {  } { { "I2C_Master.v" "I2C_config" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_video_cfg.v(86) " "Verilog HDL assignment warning at i2c_video_cfg.v(86): truncated value with size 32 to match size of target (6)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "i2c_video_cfg.v(102) " "Verilog HDL Case Statement warning at i2c_video_cfg.v(102): incomplete case statement has no default case item" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_data i2c_video_cfg.v(102) " "Verilog HDL Always Construct warning at i2c_video_cfg.v(102): inferring latch(es) for variable \"LUT_data\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[0\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[0\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[1\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[1\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[2\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[2\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[3\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[3\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[4\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[4\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[5\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[5\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[6\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[6\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[7\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[7\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[8\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[8\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590697 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[9\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[9\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590698 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[10\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[10\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590698 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[11\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[11\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590698 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[12\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[12\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590698 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[13\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[13\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590698 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[14\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[14\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590698 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[15\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[15\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590698 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16 ram_16:ram " "Elaborating entity \"ram_16\" for hierarchy \"ram_16:ram\"" {  } { { "Analog_To_Digital.v" "ram" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_16:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_16:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_16.v" "altsyncram_component" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/ram_16.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_16:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_16:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_16.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/ram_16.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_16:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_16:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483313590749 ""}  } { { "ram_16.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/ram_16.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483313590749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8132.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8132.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8132 " "Found entity 1: altsyncram_8132" {  } { { "db/altsyncram_8132.tdf" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/altsyncram_8132.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483313590905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8132 ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated " "Elaborating entity \"altsyncram_8132\" for hierarchy \"ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483313590976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313590976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_8132.tdf" "decode2" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/altsyncram_8132.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313590977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483313591046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313591046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\|mux_ahb:mux3 " "Elaborating entity \"mux_ahb\" for hierarchy \"ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\|mux_ahb:mux3\"" {  } { { "db/altsyncram_8132.tdf" "mux3" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/altsyncram_8132.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313591046 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1483313592195 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_vid " "Inserted always-enabled tri-state buffer between \"clk_vid\" and its non-tri-state driver." {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1483313592222 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "vsync " "Inserted always-enabled tri-state buffer between \"vsync\" and its non-tri-state driver." {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1483313592222 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hsync " "Inserted always-enabled tri-state buffer between \"hsync\" and its non-tri-state driver." {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1483313592222 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "vid_blank " "Inserted always-enabled tri-state buffer between \"vid_blank\" and its non-tri-state driver." {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1483313592222 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1483313592222 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "vid_hs " "bidirectional pin \"vid_hs\" has no driver" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1483313592222 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "vid_vs " "bidirectional pin \"vid_vs\" has no driver" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1483313592222 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1483313592222 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_vid " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_vid\" is moved to its source" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1483313592225 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1483313592225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[9\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592227 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[8\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592227 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[7\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592227 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[5\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592227 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[6\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592227 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[3\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592227 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[4\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[3\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[3\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592227 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[15\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592228 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[14\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592228 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[13\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592228 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[12\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592228 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[11\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592228 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[10\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592228 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[1\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592228 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[2\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[3\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[3\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592229 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[0\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483313592229 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483313592229 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "vsync~synth " "Node \"vsync~synth\"" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483313592622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hsync~synth " "Node \"hsync~synth\"" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483313592622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "vid_blank~synth " "Node \"vid_blank~synth\"" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483313592622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "clk_vid~synth " "Node \"clk_vid~synth\"" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483313592622 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1483313592622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483313592801 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1483313593650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/output_files/Analog_To_Digital.map.smsg " "Generated suppressed messages file C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/output_files/Analog_To_Digital.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313593824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483313594196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483313594196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "794 " "Implemented 794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483313594384 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483313594384 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1483313594384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "479 " "Implemented 479 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483313594384 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1483313594384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483313594384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483313594412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 18:33:14 2017 " "Processing ended: Sun Jan 01 18:33:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483313594412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483313594412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483313594412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483313594412 ""}
