FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Dreslinski, RG
   Fick, D
   Giridhar, B
   Kim, G
   Seo, S
   Fojtik, M
   Satpathy, S
   Lee, Y
   Kim, D
   Liu, N
   Wieckowski, M
   Chen, G
   Sylvester, D
   Blaauw, D
   Mudge, T
AF Dreslinski, Ronald G.
   Fick, David
   Giridhar, Bharan
   Kim, Gyouho
   Seo, Sangwon
   Fojtik, Matthew
   Satpathy, Sudhir
   Lee, Yoonmyung
   Kim, Daeyeon
   Liu, Nurrachman
   Wieckowski, Michael
   Chen, Gregory
   Sylvester, Dennis
   Blaauw, David
   Mudge, Trevor
TI CENTIP3DE: A 64-CORE, 3D STACKED NEAR-THRESHOLD SYSTEM
SO IEEE MICRO
LA English
DT Article
AB Centip3De uses the synergy between 3D integration and near-threshold computing to create a reconfigurable system that provides both energy-efficient operation and techniques to address single-thread performance bottlenecks. The original Centip3De design is a seven-layer 3D stacked design with 128 cores and 256 mbytes of dram. silicon results show a two-layer, 64-core system in 130-nm technology, which achieved an energy efficiency of 3,930 DMIPS/W.
C1 [Dreslinski, Ronald G.; Seo, Sangwon; Satpathy, Sudhir; Lee, Yoonmyung; Kim, Daeyeon; Liu, Nurrachman; Wieckowski, Michael; Chen, Gregory; Mudge, Trevor] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Fick, David] Univ Michigan, Michigan Integrated Circuits Lab, Ann Arbor, MI 48109 USA.
   [Giridhar, Bharan; Kim, Gyouho; Fojtik, Matthew; Sylvester, Dennis; Blaauw, David] Univ Michigan, Dept Elect Engn, Ann Arbor, MI 48109 USA.
   [Sylvester, Dennis; Blaauw, David] Univ Michigan, Dept Comp Sci, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan; University of Michigan System;
   University of Michigan; University of Michigan System; University of
   Michigan
RP Dreslinski, RG (corresponding author), Univ Michigan, 2260 Hayword Ave, Ann Arbor, MI 48109 USA.
EM rdreslin@umich.edu
OI Lee, Yoonmyung/0000-0001-9468-1692
FU Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [0910851] Funding Source: National Science Foundation
CR DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Fick D., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P190, DOI 10.1109/ISSCC.2012.6176970
   Knickerbocker JU, 2008, IBM J RES DEV, V52, P553, DOI 10.1147/JRD.2008.5388564
   Loh GH, 2008, CONF PROC INT SYMP C, P453, DOI 10.1109/ISCA.2008.15
   Rusu S, 2009, IEEE ASIAN SOLID STA, P9, DOI 10.1109/ASSCC.2009.5357230
   Zhai B, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32, DOI 10.1145/1283780.1283789
NR 7
TC 23
Z9 29
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2013
VL 33
IS 2
BP 8
EP 16
DI 10.1109/MM.2013.4
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 117UF
UT WOS:000316977900003
DA 2024-07-18
ER

PT J
AU Yoon, DH
   Muralimanohar, N
   Chang, JC
   Ranganathan, P
   Jouppi, NP
   Erez, M
AF Yoon, Doe Hyun
   Muralimanohar, Naveen
   Chang, Jichuan
   Ranganathan, Parthasarathy
   Jouppi, Norman P.
   Erez, Mattan
TI FREE-P: A PRACTICAL END-TO-END NONVOLATILE MEMORY PROTECTION MECHANISM
SO IEEE MICRO
LA English
DT Article
ID HARD
AB FREE-P-FINE-GRAINED REMAPPING WITH ERROR CHECKING AND CORRECTING (ECC) AND EMBEDDED POINTERS-REMAPS WORN-OUT NONVOLATILE RAM (NVRAM) BLOCKS AT A FINE GRANULARITY WITHOUT REQUIRING LARGE DEDICATED STORAGE AND PROTECTS NVRAM AGAINST BOTH HARD AND SOFT ERRORS. FURTHERMORE, FREE-P CAN BE IMPLEMENTED PURELY IN THE MEMORY CONTROLLER, AVOIDING CUSTOM NVRAM DEVICES.
C1 [Jouppi, Norman P.] Hewlett Packard Labs, Intelligent Infrastruct Lab, Mississauga, ON, Canada.
   [Erez, Mattan] Univ Texas Austin, Elect & Comp Engn Dept, Austin, TX 78712 USA.
C3 Hewlett-Packard; University of Texas System; University of Texas Austin
RP Yoon, DH (corresponding author), 1501 Page Mill Rd,Mail Stop 1177, Palo Alto, CA 94304 USA.
EM doe-hyun.yoon@hp.com
FU US National Science Foundation [0954107]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0954107] Funding Source: National Science Foundation
FX This work is supported in part by the US National Science Foundation
   under grant #0954107.
CR CHHABRA S, 2011, P 38 ANN INT S COMP, P177
   COBURN J, 2011, P 16 INT C ARCH SUPP, P105
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Seong NH, 2010, CONF PROC INT SYMP C, P383, DOI 10.1145/1816038.1816014
   Venkataraman Shivaram, 2011, P 9 USENIX C FIL STO, P5
   Volos Haris, 2011, SIGPLAN Notices, V46, P91, DOI 10.1145/1961296.1950379
   Wilkerson C, 2010, CONF PROC INT SYMP C, P83, DOI 10.1145/1816038.1815973
   Yoon D.H., 2010, PROC ASPLOS, P397
   Yoon DH, 2011, INT S HIGH PERF COMP, P466, DOI 10.1109/HPCA.2011.5749752
NR 9
TC 1
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 79
EP 87
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200010
DA 2024-07-18
ER

PT J
AU Hughes, CJ
   Kim, C
   Chen, YK
AF Hughes, Christopher J.
   Kim, Changkyu
   Chen, Yen-Kuang
TI PERFORMANCE AND ENERGY IMPLICATIONS OF MANY-CORE CACHES FOR THROUGHPUT
   COMPUTING
SO IEEE MICRO
LA English
DT Article
AB PROCESSORS THAT TARGET THROUGHPUT COMPUTING OFTEN HAVE MANY CORES, WHICH STRESSES THE CACHE HIERARCHY. LOGICALLY CENTRALIZED, SHARED DATA STORAGE IS NEEDED FOR MANY-CORE CHIPS TO PROVIDE HIGH CACHE THROUGHPUT FOR HEAVILY READ-WRITE SHARED LINES. TECHNIQUES TO REDUCE ON-DIE AND OFF-DIE TRAFFIC HAVE A DRAMATIC ENERGY BENEFIT FOR MANY-CORE CHIPS.
C1 [Hughes, Christopher J.; Kim, Changkyu; Chen, Yen-Kuang] Intel Labs, Santa Clara, CA USA.
C3 Intel Corporation
RP Hughes, CJ (corresponding author), 2200 Mission Coll Blvd,M-S SC12-303, Santa Clara, CA 95054 USA.
EM christopher.j.hughes@intel.com
RI Chen, Yen-Kuang/ABE-6483-2021
OI Chen, Yen-Kuang/0000-0003-4546-9497; Hughes, Christopher
   J./0009-0009-2888-0314
CR [Anonymous], 2009, NVIDIAS NEXT GEN CUD
   [Anonymous], DES AUT C
   [Anonymous], 2006, HPL200686
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   BORKAR S, 2006, 100S CORES SCALING T
   Chang JC, 2006, CONF PROC INT SYMP C, P264, DOI 10.1145/1150019.1136509
   Chen YK, 2008, P IEEE, V96, P790, DOI 10.1109/JPROC.2008.917729
   Emer J, 2002, COMPUTER, V35, P68, DOI 10.1109/2.982918
   Huh J, 2007, IEEE T PARALL DISTR, V18, P1028, DOI 10.1109/TPDS.2007.1091
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Lee VW, 2010, CONF PROC INT SYMP C, P451, DOI 10.1145/1816038.1816021
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   ZHANG M, 2005, MITCSAILTR2005064
NR 13
TC 8
Z9 12
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2010
VL 30
IS 6
BP 25
EP 35
DI 10.1109/MM.2010.83
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 698RA
UT WOS:000285609700004
DA 2024-07-18
ER

PT J
AU Pistol, C
   Dwyer, C
   Lebeck, AR
AF Pistol, Constantin
   Dwyer, Chris
   Lebeck, Alvin R.
TI NANOSCALE OPTICAL COMPUTING USING RESONANCE ENERGY TRANSFER LOGIC
SO IEEE MICRO
LA English
DT Article
ID DNA
AB DRAWING ON THE NANOMETER-PLACEMENT CAPABILITIES OF SELF-ASSEMBLY FABRICATION METHODS, THE AUTHORS PROPOSE A NEW NANOSCALE DEVICE BASED ON A SINGLE-MOLECULE OPTICAL PHENOMENON CALLED RESONANCE ENERGY TRANSFER. THIS DEVICE ENABLES A COMPLETE INTEGRATED TECHNOLOGY, PROVIDING A POTENTIAL PATH TO MOLECULAR-SCALE COMPUTING. THE AUTHORS PRESENT SEVERAL IMPORTANT CIRCUIT ELEMENTS, SHOW HOW TO COMPOSE THESE ELEMENTS INTO COMPUTATIONAL NODES, AND OUTLINE INITIAL STEPS TOWARD A PROTOTYPE SYSTEM.
C1 [Pistol, Constantin; Dwyer, Chris; Lebeck, Alvin R.] Duke Univ, Durham, NC 27706 USA.
C3 Duke University
RP Pistol, C (corresponding author), Duke Univ, Durham, NC 27706 USA.
FU National Science Foundation [CCF-0829911, CCF-0702434]; Direct For
   Computer & Info Scie & Enginr; Division of Computing and Communication
   Foundations [0829911] Funding Source: National Science Foundation
FX This work is supported in part by the National Science Foundation
   (CCF-0829911 and CCF-0702434).
CR Arkin AP, 2006, GENOME BIOL, V7, DOI 10.1186/gb-2006-7-8-114
   Brousmiche DW, 2003, J AM CHEM SOC, V125, P1448, DOI 10.1021/ja0288688
   Harper AW, 1998, J OPT SOC AM B, V15, P329, DOI 10.1364/JOSAB.15.000329
   Lakowicz J.R., 2004, PRINCIPLES FLUORESCE, VSecond
   Ohya Y, 2003, BIOCONJUGATE CHEM, V14, P1057, DOI 10.1021/bc034028m
   Park SH, 2006, ANGEW CHEM INT EDIT, V45, P735, DOI 10.1002/anie.200503797
   PATWARDHAN JP, 2006, P 12 INT C ARCH SUPP, P241
   Pistol C, 2007, NANOTECHNOLOGY, V18, DOI 10.1088/0957-4484/18/12/125305
   Pistol C, 2006, DES AUT CON, P919, DOI 10.1109/DAC.2006.229413
   Rothemund PWK, 2006, NATURE, V440, P297, DOI 10.1038/nature04586
   Shi JF, 1997, ANGEW CHEM INT EDIT, V36, P111, DOI 10.1002/anie.199701111
   Whitesides GM, 2002, SCIENCE, V295, P2418, DOI 10.1126/science.1070821
NR 12
TC 41
Z9 49
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2008
VL 28
IS 6
BP 7
EP 19
DI 10.1109/MM.2008.91
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 388CW
UT WOS:000261998900003
DA 2024-07-18
ER

PT J
AU Neelakantann, N
   Zilles, C
   Raiwar, R
   Srinivas, S
   Srinivasan, U
AF Neelakantann, Naveen
   Zilles, Craig
   Raiwar, Ravi
   Srinivas, Suresh
   Srinivasan, Urna
TI Hardware atomicity: An effective abstraction for reliable software
   speculation
SO IEEE MICRO
LA English
DT Article
AB Hardware support for atomic execution can both greatly simplify the implementation of existing speculative compiler optimizations and enable new ones. Given current technology trends, this hardware and software cooperation is a compelling approach such optimizations can simultaneously improve single-thread performance and reduce power consumption in both sequential and multithreadedapplications.
C1 [Neelakantann, Naveen; Zilles, Craig] Univ Illinois, Urbana, IL USA.
   [Srinivasan, Urna] Intel, Engn Lab, Software & Solut Grp, Java Itanium Just Time Compiler Project, Santa Clara, CA 95052 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Intel Corporation
RP Neelakantann, N (corresponding author), Siebel Ctr Comp Sci, 201 N Goodwin Ave, Urbana, IL 61801 USA.
EM neelakan@uiuc.edu
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   Blackburn Stephen M., 2006, P 21 ANN ACM SIGPLAN, DOI [10.1145/1167473.1167488, DOI 10.1145/1167473.1167488, DOI 10.1145/1167515.1167488, 10.1145/1167515.1167488]
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Hamerly Greg, 2005, Journal of Instruction Level Parallelism, V7, P1
   KAWACHIYA K, 2002, P ACM SIGPLAN C OBJ, P130
   Larus JamesR., 2006, T MEMORY
   Manson Jeremy., 2005, Proceedings of the 32Nd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL'05, P378, DOI DOI 10.1145/1040305.1040336
   MELVIN S, 1995, INT J PARALLEL PROG, V23, P221, DOI 10.1007/BF02577867
   Muth R., 1997, PARTIAL INLINING
   Neelakantam N, 2007, CONF PROC INT SYMP C, P174, DOI 10.1145/1273440.1250684
   Patel SJ, 2001, IEEE T COMPUT, V50, P590, DOI 10.1109/12.931895
   Perelman E, 2007, INT SYM PERFORM ANAL, P179, DOI 10.1109/ISPASS.2007.363748
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
   WULF WA, 1981, COMPUTER, V14, P41, DOI 10.1109/C-M.1981.220527
   Zilles C, 2005, INT SYM CODE GENER, P305, DOI 10.1109/CGO.2005.30
NR 15
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 21
EP 31
DI 10.1109/MM.2008.7
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200004
DA 2024-07-18
ER

PT J
AU Ainsworth, TW
   Pinkston, TM
AF Ainsworth, Thomas William
   Pinkston, Timothy Mark
TI Characterizing the cell EIB on-chip network
SO IEEE MICRO
LA English
DT Article
AB On-chip network design has become an increasingly important component of computer architecture. The cell broadband engine's element interconnect bus, with its four data rings and common command bus for end-to-end transaction control, interconnects more nodes than most commercial onchip networks. To help understand on-chip network design and performance issues in the context of a commercial multicore chip, this article evaluates the EIB network using conventional latency and throughput characterization methods.
C1 Northrop Grumman Space Technol, Digital Prod Ctr, Redondo Beach, CA USA.
   Univ So Calif, Viterbi Sch Engn, Ming Hseih Dept Elect Engn, Los Angeles, CA 90089 USA.
C3 University of Southern California
RP Ainsworth, TW (corresponding author), Northrop Grumman Space Technol, Digital Prod Ctr, Redondo Beach, CA USA.
CR Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Chen T., 2005, Cell Broadband Engine Architecture and its first implementation
   Dally W. J., 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247), P15, DOI 10.1109/IITC.1999.787064
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   *IBM, 2005, MEET EXP A CHOW CELL
   *IBM, 2005, MEET EXP D KROL CELL
   *IBM, 2005, JUST LIK BEING PAP F
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   KROLAK D, 2005, JUST LIKE BEING PAPA
   Pinkston T. M., 2005, International Journal of High Performance Computing and Networking, V3, P3, DOI 10.1504/IJHPCN.2005.007862
   PINKSTON TM, 2007, COMPUTER ARCHITECTUR, pE1
   Srinivasan V., 2005, Cell broadband engine processor dma engine, part 1: The little engines that move data
NR 13
TC 33
Z9 43
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2007
VL 27
IS 5
BP 6
EP 14
DI 10.1109/MM.2007.4378779
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 226WV
UT WOS:000250620100002
DA 2024-07-18
ER

PT J
AU Wentzlaff, D
   Griffin, P
   Hoffmann, H
   Bao, LW
   Edwards, B
   Ramey, C
   Mattina, M
   Miao, CC
   Brown, JF
   Agarwal, A
AF Wentzlaff, David
   Griffin, Patrick
   Hoffmann, Henry
   Bao, Liewei
   Edwards, Bruce
   Ramey, Carl
   Mattina, Matthew
   Miao, Chyi-Chang
   Brown, John F., III
   Agarwal, Anant
TI On-chip interconnection architecture of the tile processor
SO IEEE MICRO
LA English
DT Article
AB Imesh, the tile processor architecture's on-chip interconnection network, connects the multicore processor's tiles with five 2d mesh networks, each specialized for a different use. Taking advantage of the five networks, the cbased ilib interconnection library efficiently maps program communication across the on-chip interconnect. The tile processor's first implementation, the tile64, contains 64 cores and can execute 192 billion 32-bit operations per second at 1 GHz.
CR LEBAK J, 2001, POLYMORPHOUS COMPUTI
   *MPI, 1994, MESS PASS INT STAND
   Taylor MB, 2004, CONF PROC INT SYMP C, P2
   Taylor MB, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P341, DOI 10.1109/HPCA.2003.1183551
   Waingold E, 1997, COMPUTER, V30, P86, DOI 10.1109/2.612254
NR 5
TC 459
Z9 602
U1 0
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2007
VL 27
IS 5
BP 15
EP 31
DI 10.1109/MM.2007.4378780
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 226WV
UT WOS:000250620100003
DA 2024-07-18
ER

PT J
AU Neto, EH
   Ribeiro, I
   Vieira, M
   Wirth, G
   Kastensmidt, FL
AF Neto, Egas Henes
   Ribeiro, Ivandro
   Vieira, Michele
   Wirth, Gilson
   Kastensmidt, Fernanda Lima
TI Using bulk built-in current sensors to detect soft errors
SO IEEE MICRO
LA English
DT Article
AB Connecting a built-in current sensor in the design bulk of a digital system increases sensitivity for detecting transient upsets in combinational and sequential logic. Spice simulations validate this approach and show only minor penalties in terms of area, performance, and power consumption.
C1 Univ Fed Rio Grande do Sul, PPGC, Inst Informat, Dept Comp Sci, BR-15064 Porto Alegre, RS, Brazil.
   Univ Estadual Rio Grande do Sul, Dept Comp Engn, Grp Micro & Nanoelect, Guaiba, Brazil.
C3 Universidade Federal do Rio Grande do Sul; Universidade Estadual do Rio
   Grande do Sul (UERGS)
RP Kastensmidt, FL (corresponding author), Univ Fed Rio Grande do Sul, PPGC, Inst Informat, Dept Comp Sci, Caixa Postal, BR-15064 Porto Alegre, RS, Brazil.
EM fglima@inf.ufrgs.br
RI Wirth, Gilson/V-6617-2019; Kastensmidt, Fernanda/J-3410-2014
OI Wirth, Gilson/0000-0002-4990-5113; Kastensmidt,
   Fernanda/0000-0001-5767-8582
CR Anghel L, 2000, 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P237, DOI 10.1109/SBCCI.2000.876036
   [Anonymous], P IEEE LAT AM TEST W
   *DEV GROUP UC BERK, 2004, BERK PRED TECHN MOD
   Dodd PE, 2003, IEEE T NUCL SCI, V50, P583, DOI 10.1109/TNS.2003.813129
   Gill B, 2005, DES AUT TEST EUROPE, P592
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Srinivasan GR, 1996, IBM J RES DEV, V40, P77, DOI 10.1147/rd.401.0077
   VARGAS F, 1994, P 24 INT S FAULT TOL, P106
   Wirth GI, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P121
NR 9
TC 75
Z9 82
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2006
VL 26
IS 5
BP 10
EP 18
DI 10.1109/MM.2006.103
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 096AS
UT WOS:000241350000004
OA Green Published
DA 2024-07-18
ER

PT J
AU Iyer, RK
   Nakka, NM
   Kalbarczyk, ZT
   Mitra, S
AF Iyer, RK
   Nakka, NM
   Kalbarczyk, ZT
   Mitra, S
TI Recent advances and new avenues in hardware-level reliability support
SO IEEE MICRO
LA English
DT Article
AB Discussion on some of the recent advances in logic-and architectural-level techniques to deal with transient errors serves as a "springboard" to motivate the need for hardware- level application-aware runtime checks, which the application can invoke from within its instruction stream per its dependability requirements. In contrast with traditional approaches of software and hardware duplication, alternative techniques such as fine-grained application-aware runtime checking offer more efficient, low-overhead detection, correction, and recovery.
C1 Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA.
   Intel Corp, Santa Clara, CA 95051 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Intel Corporation
RP Univ Illinois, Coordinated Sci Lab, 1308 W Main St, Urbana, IL 61801 USA.
EM nakka@crhc.uiuc.edu
OI Mitra, Subhasish/0000-0002-5572-5194
CR Baumann R, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P329, DOI 10.1109/IEDM.2002.1175845
   Chen S, 2005, I C DEPEND SYS NETWO, P378
   CHOI GS, 1992, IEEE T COMPUT, V41, P1515, DOI 10.1109/12.214660
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   HAZUCHA P, 2003, P INT EL DEV M IEDM
   *IBM, IBM CHIPK MEM
   Mitra S, 2005, DES AUT CON, P2
   Mitra S, 2005, COMPUTER, V38, P43, DOI 10.1109/MC.2005.70
   NAKKA N, 2004, P INT C DEP SYST NET, P544
   Nicolaidis M, 1999, IEEE VLSI TEST SYMP, P86, DOI 10.1109/VTEST.1999.766651
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   Ray J, 2001, INT SYMP MICROARCH, P214, DOI 10.1109/MICRO.2001.991120
   Saggese GP, 2005, I C DEPEND SYS NETWO, P760, DOI 10.1109/DSN.2005.63
   Vijaykumar TN, 2002, CONF PROC INT SYMP C, P87, DOI 10.1109/ISCA.2002.1003565
   Weaver C, 2001, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P411, DOI 10.1109/DSN.2001.941425
NR 15
TC 47
Z9 51
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2005
VL 25
IS 6
BP 18
EP 29
DI 10.1109/MM.2005.119
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 995IW
UT WOS:000234095000005
DA 2024-07-18
ER

PT J
AU Shah, N
   Plishker, W
   Ravindran, K
   Keutzer, K
AF Shah, N
   Plishker, W
   Ravindran, K
   Keutzer, K
TI NP-click: A productive software development approach for network
   processors
SO IEEE MICRO
LA English
DT Article
AB WRITING HIGH-PERFORMANCE CODE FOR MODERN NETWORK PROCESSORS IS DIFFICULT BECAUSE OF THEIR COMPLEXITY NP-CLICK IS A SIMPLE PROGRAMMING MODEL THAT PERMITS PROGRAMMERS TO REAP THE BENEFITS OF A DOMAIN SPECIFIC LANGUAGE WHILE STILL ALLOWING FOR TARGET-SPECIFIC OPTIMIZATIONS. RESULTS FOR THE INTEL IXP1200 INDICATE THAT NP-CLICK DELIVERS A LARGE PRODUCTIVITY GAIN AT A SLIGHT PERFORMANCE EXPENSE.
C1 Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley
RP 211 Cory Hall,1722, Berkeley, CA 94720 USA.
EM plishker@eecs.berkeley.edu
CR [Anonymous], 1999, 2544 RFC IETF
   Baker F, 1995, 1812 RFC
   BLAKE S, 1998, 2475 RFC IETF
   Chai D, 2003, DES AUT CON, P830
   Chen BJ, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P333
   CROZIER K, 2003, NETWORK PROCESSOR DE, V2, P427
   *INT CORP, 2002, INT MICR C COMP SUPP
   Kohler E, 2000, ACM T COMPUT SYST, V18, P263, DOI 10.1145/354871.354874
   NICHOLS K, 1998, 2474 RFC IETF
   PLISHKER W, 2004, P WORKSH EMB PAR ARC
   Shah N, 2003, PROCEEDINGS OF THE 17TH INTERNATIONAL SYMPOSIUM ON COMPUTER AND INFORMATION SCIENCES, P41
   SHAH N, 2001, THESIS U CALIFORNIA
   SHAH N, 2003, NETWORK PROCESSOR DE, V2, P181
   SHAH N, 2004, WORKSH PROD PERF HIG, P19
   [No title captured]
NR 15
TC 15
Z9 25
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2004
VL 24
IS 5
BP 45
EP 54
DI 10.1109/MM.2004.53
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 866QX
UT WOS:000224789100007
DA 2024-07-18
ER

PT J
AU Cazorla, FJ
   Ramirez, A
   Valero, M
   Knijnenburg, PMW
   Sakellariou, R
   Fernández, E
AF Cazorla, FJ
   Ramirez, A
   Valero, M
   Knijnenburg, PMW
   Sakellariou, R
   Fernández, E
TI QoS for high-performance smt processors in embedded systems
SO IEEE MICRO
LA English
DT Article
AB ALTHOUGH SIMULTANEOUS MULTITHREADING PROCESSORS PROVIDE A GOOD COST-PERFORMANCE TRADEOFF, THEY EXHIBIT UNPREDICTABLE PERFORMANCE IN REAL-TIME APPLICATIONS. THE AUTHORS PRESENT A RESOURCE MANAGEMENT SCHEME THAT ELIMINATES A MAJOR CAUSE OF PERFORMANCE UNPREDICTABILITY IN SMTS, MAKING THEM SUITABLE FOR MANY TYPES OF EMBEDDED SYSTEMS.
C1 Univ Politecn Cataluna, Comp Architecture Dept, Barcelona 08034, Spain.
   Leiden Univ, NL-2300 RA Leiden, Netherlands.
   Univ Manchester, Manchester M13 9PL, Lancs, England.
   Univ Las Palmas Gran Canaria, Las Palmas Gran Canaria, Spain.
C3 Universitat Politecnica de Catalunya; Leiden University - Excl LUMC;
   Leiden University; University of Manchester; Universidad de Las Palmas
   de Gran Canaria
RP Univ Politecn Cataluna, Comp Architecture Dept, C Jordi Girona 1-3,Edifici D-6,Campus Nord, Barcelona 08034, Spain.
EM fcazorla@ac.upc.es
RI Sakellariou, Rizos/C-2336-2013; Cazorla, Francisco J./D-7261-2016;
   Valero, Mateo/L-5709-2014
OI Cazorla, Francisco J./0000-0002-3344-376X; Valero,
   Mateo/0000-0003-2917-2482; Sakellariou, Rizos/0000-0002-6104-6649
CR [Anonymous], 2000, ASPLOS 9
   Cazorla F. J., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Cazorla F.J., 2004, P 1 C COMPUTING FRON, P433, DOI DOI 10.1145/977091.977152
   CAZORLA FJ, 2004, P WORKSH COMPL EFF D
   HALFHILL T, 2003, PHILIPS POWERS VIDEO
   Jain R, 2002, REAL TIM SYST SYMP P, P134, DOI 10.1109/REAL.2002.1181569
   KNIJNENBURG PMW, 2002, 6 MULT THREAD EX ARC, P49
   LEVY M, 2003, MULTITHREAD TECHNOLO
   Luo K, 2001, INT SYM PERFORM ANAL, P164, DOI 10.1109/ISPASS.2001.990695
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   Tullsen DM, 2001, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2001.991129
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
NR 12
TC 25
Z9 33
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2004
VL 24
IS 4
BP 24
EP 31
DI 10.1109/MM.2004.37
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 848QA
UT WOS:000223481000005
OA Green Published
DA 2024-07-18
ER

PT J
AU Karim, F
   Mellan, AN
   Nguyen, A
   Aydonat, U
   Abdelrahman, T
AF Karim, F
   Mellan, AN
   Nguyen, A
   Aydonat, U
   Abdelrahman, T
TI A multilevel computing architecture for embedded multimedia applications
SO IEEE MICRO
LA English
DT Article
AB THIS TEMPLATE ARCHITECTURE FOR SOC SYSTEMS USES SUPERSCALAR TECHNIQUES TO EXPLOIT TASK-LEVEL PARALLELISM AMONG DIFFERENT PROCESSING UNITS. IT SUPPORTS A NATURAL PROGRAMMING MODEL THAT RELIEVES PROGRAMMERS FROM EXPLICITLY SYNCHRONIZING TASKS AND COMMUNICATING DATA. CODE TRANSFORMATIONS THAT IMPROVE APPLICATION PERFORMANCE ARE EASY TO INCORPORATE IN COMPILERS FOR THIS ARCHITECTURE.
C1 STMicroelect, San Diego, CA 92121 USA.
   Univ Toronto, Toronto, ON, Canada.
C3 STMicroelectronics; University of Toronto
RP STMicroelect, 4690 Execut Dr,POB 919028, San Diego, CA 92121 USA.
EM alain.mellan@st.com
CR Blume W, 1996, COMPUTER, V29, P78, DOI 10.1109/2.546612
   Karim F, 2001, DES AUT CON, P678, DOI 10.1109/DAC.2001.935593
   Karim Farayadon., 2003, PROC 2 WORKSHOP APPL, P66
   Muchnick S., 1997, ADV COMPILER DESIGN
   Paul JM, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P522, DOI 10.1109/DATE.2002.998350
   TU P, 1995, THESIS U ILLINOIS UR
   [No title captured]
NR 7
TC 21
Z9 24
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2004
VL 24
IS 3
BP 56
EP 66
DI 10.1109/MM.2004.1
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 834VV
UT WOS:000222439900008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ravikumar, VC
   Mahapatra, RN
AF Ravikumar, VC
   Mahapatra, RN
TI TCAM architecture for IP lookup using prefix properties
SO IEEE MICRO
LA English
DT Article
AB TERNARY CONTENT-ADDRESSABLE MEMORY (TCAM) IS A POPULAR HARDWARE DEVICE FOR FAST ROUTING LOOKUP. THOUGH USEFUL, TCAM ARRAYS HAVE HIGH POWER CONSUMPTION AND HEAT DISSIPATION, PROBLEMS ALLEVIATED BY REDUCING THE NUMBER OF ROUTING-TABLE ENTRIES. THE AUTHORS PRESENT AN APPROACH THAT EXPLOITS TWO PROPERTIES OF PREFIXES TO COMPACT THE ROUTING TABLE.
C1 Texas A&M Univ, Dept Comp Sci, College Stn, TX 77845 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Texas A&M Univ, Dept Comp Sci, College Stn, TX 77845 USA.
EM rabi@cs.tamu.edu
CR Akhbarizadeh MJ, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, CONFERENCE PROCEEDINGS, P2263, DOI 10.1109/ICC.2002.997249
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   Gupta P, 1998, IEEE INFOCOM SER, P1240, DOI 10.1109/INFCOM.1998.662938
   GUPTA P, 2000, STANFORD U
   Kobayashi M, 2000, IEEE ICC, P1360, DOI 10.1109/ICC.2000.853719
   Labovitz C, 1998, IEEE ACM T NETWORK, V6, P515, DOI 10.1109/90.731185
   Liu H, 2002, IEEE MICRO, V22, P58, DOI 10.1109/40.988690
   Nilsson S, 1999, IEEE J SEL AREA COMM, V17, P1083, DOI 10.1109/49.772439
   Panigrahy R, 2002, HOT INTERCONNECTS 10, P107, DOI 10.1109/CONECT.2002.1039265
   Shah D, 2001, IEEE MICRO, V21, P36, DOI 10.1109/40.903060
   SIKKA S, 2000, P ACM SIGCOMM STOCKH, P335
   Srinivasan V, 1999, ACM T COMPUT SYST, V17, P1, DOI 10.1145/296502.296503
   Waldvogel M., 1997, Computer Communication Review, V27, P25, DOI 10.1145/263109.263136
   Zane F, 2003, IEEE INFOCOM SER, P42
NR 14
TC 73
Z9 88
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2004
VL 24
IS 2
BP 60
EP 69
DI 10.1109/MM.2004.1289292
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813DO
UT WOS:000220888000009
DA 2024-07-18
ER

PT J
AU Rusu, S
   Muljono, H
   Cherkauer, B
AF Rusu, S
   Muljono, H
   Cherkauer, B
TI Itanium 2 processor 6M: Higher frequency and larger L3 cache
SO IEEE MICRO
LA English
DT Article
ID MICROPROCESSOR
AB In designing the next generation of the Itanium 2 processor, intel doubled the on-die, level-three cache to 6 Mbytes and increased frequency by 50 percent compared to the previous generation. Another goal was to keep the power dissipation of the new design within the same envelope as its predecessor.
C1 Intel Corp, Enterprise Proc Div, Santa Clara, CA 95052 USA.
C3 Intel Corporation
RP Rusu, S (corresponding author), Intel Corp, Enterprise Proc Div, 2200 Mission Coll Blvd,M-S SC12-506, Santa Clara, CA 95052 USA.
EM stefan.rusu@intel.com
CR Muljono H, 2003, IEEE J SOLID-ST CIRC, V38, P1846, DOI 10.1109/JSSC.2003.818295
   Naffziger SD, 2002, IEEE J SOLID-ST CIRC, V37, P1448, DOI 10.1109/JSSC.2002.803943
   Rusu S, 2003, IEEE J SOLID-ST CIRC, V38, P1887, DOI 10.1109/JSSC.2003.818293
   Rusu S, 2000, IEEE J SOLID-ST CIRC, V35, P1539, DOI 10.1109/4.881197
   WEISS D, 2002, ISSCC, P112
NR 5
TC 15
Z9 15
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2004
VL 24
IS 2
BP 10
EP 18
DI 10.1109/MM.2004.1289279
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813DO
UT WOS:000220888000004
DA 2024-07-18
ER

PT J
AU Fryman, JB
   Huneycutt, CM
   Lee, HH
   Mackenzie, KM
   Schimmel, DE
AF Fryman, JB
   Huneycutt, CM
   Lee, HH
   Mackenzie, KM
   Schimmel, DE
TI Energy-efficient network memory for ubiquitous devices
SO IEEE MICRO
LA English
DT Article
AB ENERGY AND DELAY TRADEOFFS OCCUR WHEN A DESIGN MOVES SOME OR ALL LOCAL STORAGE OUT OF THE EMBEDDED DEVICE AND INTO A REMOTE SERVER. USING THE NETWORK TO ACCESS REMOTE STORAGE IN LIEU OF LOCAL MEMORY CAN RESULT IN SIGNIFICANT POWER SAVINGS.
C1 Georgia Inst Technol, Coll Comp, Atlanta, GA 30332 USA.
   Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology
RP Georgia Inst Technol, Coll Comp, 801 Atlantic Dr, Atlanta, GA 30332 USA.
EM fryman@cercs.gatech.edu
RI Lee, Hsien-Hsin S./AAI-4932-2020
OI Lee, Hsien-Hsin Sean/0000-0002-8926-8243
CR ABANDAH GA, 1998, P 12 INT PAR PROC S, P357
   Baatz S, 2002, PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS, P300
   BATCHU R, 2001, 475 DCSTR
   Dwarkadas S, 1999, IPPS PROC, P153, DOI 10.1109/IPPS.1999.760451
   FRYMAN JP, 2003, GITCERCS0305
   Havinga P. J. M., 2001, Wireless Communications and Mobile Computing, V1, P165, DOI 10.1002/wcm.9
   Huneycutt CM, 2002, PROC INT CONF PARAL, P621, DOI 10.1109/ICPP.2002.1040920
   Kim D, 2002, IEEE IC COMP COM NET, P565, DOI 10.1109/ICCCN.2002.1043126
   KUBISCH M, 2002, APPLYING ADHOC RELAY
   Montanaro J, 1996, IEEE J SOLID-ST CIRC, V31, P1703, DOI 10.1109/JSSC.1996.542315
   *NTT JAP, 2003, BLUEB PROG
   Pnevmatikatos D., 1999, CLUSTER COMPUT, V2, P295, DOI DOI 10.1023/A:1019003514550
NR 12
TC 6
Z9 7
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2003
VL 23
IS 5
BP 60
EP 70
DI 10.1109/MM.2003.1240213
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734FL
UT WOS:000186044300007
OA Green Published
DA 2024-07-18
ER

PT J
AU Viredaz, MA
   Wallach, DA
AF Viredaz, MA
   Wallach, DA
TI Power evaluation of a handheld computer
SO IEEE MICRO
LA English
DT Article
AB IN A COMPREHENSIVE STUDY USING THE ITSY POCKET COMPUTER, THE AUTHORS MEASURE BOTH-TOTAL SYSTEM POWER AND POWER DISSIPATED BY INDIVIDUAL SUBCIRCUITS FOR REPRESENTATIVE WORKLOADS. THE RESULTS SUGGEST POSSIBLE LOW-POWER DESIGN OPTIMIZATIONS AND POWER MANAGEMENT STRATEGIES.
EM viredaz@computer.org; kerr@alum.mit.edu
CR [Anonymous], 1999, INTEL STRONGARM SA 1
   CHO S, 2001, IPAQ EXPT RESULT POW
   Flautner Krisztian., 2001, MOBILE COMPUTING NET, P260
   Hamburgen WR, 2001, COMPUTER, V34, P28, DOI 10.1109/2.917534
   Martin T. L., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P200, DOI 10.1109/LPE.1999.799439
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   POUWELSE J, 2001, P 7 ANN INT C MOB CO, P251, DOI DOI 10.1145/381677.381701
   Stemm M, 1997, IEICE T COMMUN, VE80B, P1125
   VIREDAZ MA, 2001, TN59 W RES LAB COMP
   VIREDAZ MA, 2000, TN57 W RES LAB COMP
   VIREDAZ MA, 2001, 20011 W RES LAB COMP
NR 11
TC 41
Z9 45
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2003
VL 23
IS 1
BP 66
EP 74
DI 10.1109/MM.2003.1179900
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 644QM
UT WOS:000180930100010
DA 2024-07-18
ER

PT J
AU Grisenthwaite, R
   Barnes, G
   Watson, RNM
   Moore, SW
   Sewell, P
   Woodruff, J
AF Grisenthwaite, Richard
   Barnes, Graeme
   Watson, Robert N. M.
   Moore, Simon W.
   Sewell, Peter
   Woodruff, Jonathan
TI The Arm Morello Evaluation Platform-Validating CHERI-Based Security in a
   High-Performance System
SO IEEE MICRO
LA English
DT Article
DE Memory; Microarchitecture; Reduced instruction set computing;
   Architecture; Ecosystems; Computer architecture; Safety; Computer
   security; Performance evaluation
AB Memory safety issues are a persistent source of security vulnerabilities, with conventional architectures and the C/C++ codebase chronically prone to exploitable errors. The Capability Hardware Enhanced RISC Instructions (CHERI) research project has explored a novel architectural approach to ameliorate such issues using unforgeable hardware capabilities to implement pointers. Morello is an Arm experimental platform for evaluation of CHERI in the Arm architecture context to explore its potential for mass-market adoption. This article describes the Morello Evaluation Platform, covering the motivation and functionality of the Morello architectural hardware extensions; their potential for fine-grained memory safety and software compartmentalization; formally proven security properties; impact on the microarchitecture of the high-performance, out-of-order multiprocessor Arm Morello processor; and the software-enablement program by Arm, the University of Cambridge, and Linaro. Together, this allows a wide range of researchers in both industry and academia to explore and assess the Morello platform.
C1 [Grisenthwaite, Richard; Barnes, Graeme] Arm Ltd, Cambridge CB1 9NJ, England.
   [Watson, Robert N. M.; Moore, Simon W.; Sewell, Peter; Woodruff, Jonathan] Univ Cambridge, Cambridge CB3 0FD, England.
C3 Arm Holdings; University of Cambridge
RP Grisenthwaite, R (corresponding author), Arm Ltd, Cambridge CB1 9NJ, England.
EM richard.grisenthwaite@arm.com; graeme.barnes@arm.com;
   robert.watson@cl.cam.ac.uk; simon.moore@cl.cam.ac.uk;
   peter.sewell@cl.cam.ac.uk; jonathan.woodruff@cl.cam.ac.uk
OI Moore, Simon William/0000-0002-2806-495X; Woodruff,
   Jonathan/0000-0003-3971-2681
FU Innovate UK project DSbD Technology Platform Prototype [105694]; DARPA;
   Air Force Research Laboratory [FA8750-10-C-0237]; DARPA CRASH
   [FA8750-11-C-0249, HR0011-18-C-0016, FA8650-18-C-7809, HR001122C0110];
   MRC research program; SSITH research program; EPSRC REMS Programme Grant
   [EP/K008528/1]; EPSRC Chaos grant [EP/V000292/1]; ERC ELVER Advanced
   Grant [789108]; Isaac Newton Trust; U.K.'s Higher Education Innovation
   Fund; Thales E-Security; Microsoft Research Cambridge; Arm Ltd; Google;
   Google DeepMind; HP Enterprise; Gates Cambridge Trust; EPSRC
   [EP/K008528/1] Funding Source: UKRI; European Research Council (ERC)
   [789108] Funding Source: European Research Council (ERC)
FX This work was supported in part by the Innovate UK project DSbD
   Technology Platform Prototype 105694.The initial development of CHERI
   was supported by DARPA and the Air Force Research Laboratory, under
   Contract FA8750-10-C-0237, with additional support from
   FA8750-11-C-0249, HR0011-18-C-0016, FA8650-18-C-7809, and HR001122C0110
   as a part of the DARPA CRASH, MRC, and SSITH research programs. The
   views, opinions, and/or findings contained in this article are those of
   the authors and should not be interpreted as representing the official
   views or policies of the U.S. Department of Defense or the U.S.
   government.We also acknowledge the EPSRC REMS Programme Grant
   (EP/K008528/1), EPSRC Chaos grant (EP/V000292/1), ERC ELVER Advanced
   Grant (789108), the Isaac Newton Trust, the U.K.'s Higher Education
   Innovation Fund, Thales E-Security, Microsoft Research Cambridge, Arm
   Ltd, Google, Google DeepMind, HP Enterprise, and the Gates Cambridge
   Trust.
CR [Anonymous], 2020, ARCH REF MAN SUPPL M
   Bauereiss T, 2022, LECT NOTES COMPUT SC, V13240, P174, DOI 10.1007/978-3-030-99336-8_7
   Chisnall D, 2015, ACM SIGPLAN NOTICES, V50, P117, DOI [10.1145/2694344.2694367, 10.1145/2775054.2694367]
   Davis B, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P379, DOI 10.1145/3297858.3304042
   Filardo NW, 2020, P IEEE S SECUR PRIV, P608, DOI 10.1109/SP40000.2020.00098
   Joly Nicolas, 2020, Technical Report
   Memory Safety, CHROM PROJ
   Miller Matt, 2019, Trends and challenges in the vulnerability mitigation landscape
   Watson R. N. M., 2020, UCAMCLTR051
   Watson RNM, 2015, P IEEE S SECUR PRIV, P20, DOI 10.1109/SP.2015.9
   Watson Robert N. M., 2021, Assessing the Viability of an OpenSource CHERI Desktop Software Ecosystem
   Woodruff J, 2019, IEEE T COMPUT, V68, P1455, DOI 10.1109/TC.2019.2914037
NR 12
TC 4
Z9 4
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2023
VL 43
IS 3
BP 50
EP 57
DI 10.1109/MM.2023.3264676
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K5QD7
UT WOS:001016976600007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ollivier, S
   Li, S
   Tang, Y
   Cahoon, S
   Caginalp, R
   Chaudhuri, C
   Zhou, PP
   Tang, XL
   Hu, JT
   Jones, AK
AF Ollivier, Sebastien
   Li, Sheng
   Tang, Yue
   Cahoon, Stephen
   Caginalp, Ryan
   Chaudhuri, Chayanika
   Zhou, Peipei
   Tang, Xulong
   Hu, Jingtong
   Jones, Alex K.
TI Sustainable AI Processing at the Edge
SO IEEE MICRO
LA English
DT Article
DE Artificial intelligence; Edge computing; Memory management; Sustainable
   development; Measurement; Fabrication; Costs
ID PERFORMANCE; ENERGY
AB Edge computing is a popular paradigm for accelerating light- to medium-weight machine learning algorithms initiated from mobile devices without requiring the long communication latencies to send them to remote datacenters in the cloud. Edge servers primarily consider traditional concerns, such as size, weight, and power constraints for their installations. However, such metrics are not entirely sufficient to consider environmental impacts from computing given the significant contributions from embodied energy and carbon. In this article we explore the tradeoffs of hardware strategies for convolutional neural network acceleration engines considering inference and online training. In particular, we explore the use of mobile graphics processing unit (GPU) accelerators, recently released edge-class field-programmable gate arrays, and novel processing in memory (PIM) using dynamic random-access memory (DRAM) and emerging Racetrack memory. Given edge servers already employ DRAM and sometimes GPU accelerators, we consider the sustainability implications using breakeven analysis of replacing or augmenting DDR3 with Racetrack memory. We also consider the implications for provisioning edge servers with different accelerators using indifference analysis. While mobile GPUs are typically much more energy efficient, their significant embodied energy can make them less sustainable than PIM solutions in certain scenarios that consider activity time and compute effort.
C1 [Ollivier, Sebastien] Univ Pittsburgh, Pittsburgh, PA 15260 USA.
   [Li, Sheng; Tang, Xulong] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
   [Tang, Yue; Caginalp, Ryan; Chaudhuri, Chayanika] Univ Pittsburgh, Elect & Comp Engn, Pittsburgh, PA 15260 USA.
   [Cahoon, Stephen] Univ Pittsburgh, Comp Engn, Pittsburgh, PA 15260 USA.
   [Zhou, Peipei; Hu, Jingtong] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15260 USA.
   [Jones, Alex K.] Univ Pittsburgh, Elect & Comp Engn & Comp Sci, Pittsburgh, PA 15260 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); University of Pittsburgh; Pennsylvania
   Commonwealth System of Higher Education (PCSHE); University of
   Pittsburgh; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); University of Pittsburgh
RP Ollivier, S (corresponding author), Univ Pittsburgh, Pittsburgh, PA 15260 USA.
EM sbo15@pitt.edu; shl188@pitt.edu; yut51@pitt.edu; stc127@pitt.edu;
   rlc113@pitt.edu; roc74@pitt.edu; peipei.zhou@pitt.edu;
   xulongtang@pitt.edu; jthu@pitt.edu; akjones@pitt.edu
RI Zhou, Peipei/ABZ-3578-2022; Tang, Yue/JTU-2820-2023
OI Zhou, Peipei/0000-0002-0493-1844; Jones, Alex/0000-0001-7498-0206; Tang,
   Xulong/0000-0002-3385-2053; Cahoon, Stephen/0009-0002-1167-1187; Hu,
   Jingtong/0000-0003-4029-4034
FU National Science Foundation [CNS-1822085, CNS-2133267]; National
   Security Agency; Laboratory of Physical Sciences
FX This work was supported in part by the National Science Foundation under
   Grants CNS-1822085 and CNS-2133267, in part by the National Security
   Agency, and in part by the Laboratory of Physical Sciences.
CR [Anonymous], 2006, 14044 ISO, DOI DOI 10.1007/S11367-015-0897-4
   Bardon MG, 2020, INT EL DEVICES MEET, DOI 10.1109/IEDM13553.2020.9372004
   Bayram I., 2016, PROC 7 INT GREEN SUS, P1
   Bennis R., 2019, LIFE CYCLE ASSESSMEN
   Blasing R, 2020, P IEEE, V108, P1303, DOI 10.1109/JPROC.2020.2975719
   Boyd Sarah B., 2011, Life-cycle Assessment of Semiconductors
   Brundermann E., 2018, 2018 9 INT GREEN SUS, P1, DOI DOI 10.1109/IGCC.2018.8752110
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Higgs T., 2009, IEEE International Symposium on Sustainable Systems and Technology, P1, DOI DOI 10.1109/ISSST.2009.5156786
   Jones AK, 2013, ICCAD-IEEE ACM INT, P206, DOI 10.1109/ICCAD.2013.6691120
   Kline D, 2019, SUSTAIN COMPUT-INFOR, V22, P322, DOI 10.1016/j.suscom.2017.10.001
   Mai T., NRELTP6A20524091
   Ollivier S., IEEE ACM T NETWORK, V42, P9
   Ollivier S, 2022, INT SYMP MICROARCH, P784, DOI 10.1109/MICRO56248.2022.00060
   Popovich N., 2020, NY TIMES OCT
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Tang Y, 2022, ACM T DES AUTOMAT EL, V27, DOI 10.1145/3505633
   Venkatesan R., 2012, ACMIEEE INT S LOW PO, P185, DOI 10.1145/2333660.2333707
   Venkatesan R, 2013, DES AUT TEST EUROPE, P1825
   Vetter JS, 2015, COMPUT SCI ENG, V17, P73, DOI 10.1109/MCSE.2015.4
   Xin X, 2020, INT S HIGH PERF COMP, P303, DOI 10.1109/HPCA47549.2020.00033
   Yu H, 2014, ASIA S PACIF DES AUT, P191, DOI 10.1109/ASPDAC.2014.6742888
   Zhang Y, 2012, J APPL PHYS, V111, DOI 10.1063/1.4716460
NR 23
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2023
VL 43
IS 1
BP 19
EP 28
DI 10.1109/MM.2022.3220399
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8R9FX
UT WOS:000928193400005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhou, CT
   Redondo, FG
   Buchel, J
   Boybat, I
   Comas, XT
   Nandakumar, SR
   Das, S
   Sebastian, A
   Le Gallo, M
   Whatmough, PN
AF Zhou, Chuteng
   Redondo, Fernando Garcia
   Buchel, Julian
   Boybat, Irem
   Comas, Xavier Timoneda
   Nandakumar, S. R.
   Das, Shidhartha
   Sebastian, Abu
   Le Gallo, Manuel
   Whatmough, Paul N.
TI ML-HW Co-Design of Noise-Robust TinyML Models and Always-On Analog
   Compute-in-Memory Edge Accelerator
SO IEEE MICRO
LA English
DT Article
DE Computer architecture; Nonvolatile memory; Computational modeling;
   Internet of Things; Pulse modulation; Microprocessors; Hardware; Edge
   computing; Hardware acceleration
AB Always-on TinyML perception tasks in Internet of Things applications require very high energy efficiency. Analog compute-in-memory (CiM) using nonvolatile memory (NVM) promises high energy efficiency and self-contained on-chip model storage. However, analog CiM introduces new practical challenges, including conductance drift, read/write noise, fixed analog-to-digital (ADC) converter gain, etc. These must be addressed to achieve models that can be deployed on analog CiM with acceptable accuracy loss. This article describes AnalogNets: TinyML models for the popular always-on tasks of keyword spotting (KWS) and visual wake word (VWW). The model architectures are specifically designed for analog CiM, and we detail a comprehensive training methodology, to retain accuracy in the face of analog nonidealities, and low-precision data converters at inference time. We also describe AON-CiM, a programmable, minimal-area phase-change memory (PCM) analog CiM accelerator, with a layer-serial approach to remove the cost of complex interconnects associated with a fully pipelined design. We evaluate the AnalogNets on a calibrated simulator, as well as real hardware, and find that accuracy degradation is limited to 0.8%/1.2% after 24 h of PCM drift (8 bits) for KWS/VWW. AnalogNets running on the 14-nm AON-CiM accelerator demonstrate 8.55/26.55/56.67 and 4.34/12.64/25.2 TOPS/W for KWS and VWWs with 8-/6-/4-bit activations, respectively.
C1 [Zhou, Chuteng; Whatmough, Paul N.] Arm Res, Boston, MA 02451 USA.
   [Redondo, Fernando Garcia; Das, Shidhartha] Arm Res, Cambridge CB1 9NJ, England.
   [Buchel, Julian] Swiss Fed Inst Technol, Zurich, Switzerland.
   [Boybat, Irem; Comas, Xavier Timoneda; Nandakumar, S. R.; Sebastian, Abu; Le Gallo, Manuel] IBM Res, CH-8803 Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; International
   Business Machines (IBM)
RP Zhou, CT (corresponding author), Arm Res, Boston, MA 02451 USA.
EM chu.zhou@arm.com; fernando.garca@gmail.com; jub@zurich.ibm.com;
   ibo@zurich.ibm.com
OI Le Gallo, Manuel/0000-0003-1600-6151; Boybat, Irem/0000-0002-4255-8622;
   Garcia-Redondo, Fernando/0000-0001-7090-8821
FU European Union [780215]
FX This work was supported in part by the European Union's Horizon 2020
   Research, Innovation Program through the project MNEMOSENE under Grant
   780215. Manuel Le Gallo and Paul N. Whatmough contributed equally to
   this work.
CR Chowdhery A, 2019, Arxiv, DOI arXiv:1906.05721
   Close GF, 2010, INT EL DEVICES MEET
   Dazzi M, 2021, IEEE T COMPUT, V70, P922, DOI 10.1109/TC.2021.3073255
   Dbouk H, 2021, IEEE J SOLID-ST CIRC, V56, P2234, DOI 10.1109/JSSC.2020.3029586
   Fedorov I, 2020, Arxiv, DOI arXiv:2005.11138
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Garcia-Penalvo F.J., 2020, 2020 X International Conference on Virtual Campus (JICV), P1, DOI DOI 10.1109/JICV51605.2020
   Guo RQ, 2019, SYMP VLSI CIRCUITS, pC120, DOI [10.23919/VLSIC.2019.8778028, 10.23919/vlsic.2019.8778028]
   Jia HY, 2021, ISSCC DIG TECH PAP I, V64, P236, DOI 10.1109/ISSCC42613.2021.9365788
   Joshi V, 2020, NAT COMMUN, V11, DOI 10.1038/s41467-020-16108-9
   Jyl_anki J., 2010, A thousand ways to pack the bin-a practical approach to two-dimensional rectangle bin packing
   Khaddam-Aljameh R., 2021, 2021 Symposium on VLSI Technology
   Nandakumar SR, 2020, INT EL DEVICES MEET, DOI 10.1109/IEDM13553.2020.9371990
   Sebastian A, 2020, NAT NANOTECHNOL, V15, P529, DOI 10.1038/s41565-020-0655-z
   Tan MX, 2021, PR MACH LEARN RES, V139, P7102
   Warden P, 2018, Arxiv, DOI arXiv:1804.03209
   Whatmough P., 2021, P MACHINE LEARNING S, V3, P517
   Zhou CT, 2021, Arxiv, DOI arXiv:2111.06503
   Zhou CT, 2021, IEEE INT SYMP INFO, P1170, DOI 10.1109/ISIT45174.2021.9517787
NR 19
TC 6
Z9 6
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 76
EP 87
DI 10.1109/MM.2022.3198321
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600018
DA 2024-07-18
ER

PT J
AU Ditzel, DR
AF Ditzel, David R.
CA Esperanto Team
TI Accelerating ML Recommendation With Over 1,000 RISC-V/Tensor Processors
   on Esperanto's ET-SoC-1 Chip
SO IEEE MICRO
LA English
DT Article
DE Low voltage; Tensors; Memory management; Energy efficiency; Servers;
   Hardware; Pipelines
AB Machine learning (ML) recommendation workloads have demanding performance and memory requirements and, to date, have largely been run on servers with x86 processors. To accelerate these workloads (and others), Esperanto Technologies has implemented over 1,000 low-power RISC-V processors on a single chip along with a distributed on-die memory system. The ET-SoC-1 chip is designed to compute at peak rates between 100 and 200 TOPS and to be able to run ML recommendation workloads while consuming less than 20 W of power. Preliminary data presented at the Hot Chips 33 Conference projected over a hundred times better performance per watt for an Esperanto-based accelerator card versus a standard server platform for the MLPerf Deep Learning Recommendation Model benchmark.
C1 [Ditzel, David R.; Esperanto Team] Esperanto Technol Inc, Mountain View, CA 94040 USA.
RP Ditzel, DR (corresponding author), Esperanto Technol Inc, Mountain View, CA 94040 USA.
EM dave@esperanto.ai
OI DITZEL, David/0000-0003-0944-3353
CR Anderson M., ARXIV210704140V1, P2021
   [Anonymous], 2012, CASE INFINITE DATA C
   [Anonymous], 2018, MICROPROCESSOR REP, P1
   [Anonymous], MLPERF DLRM INFERENC
   Jouppi NP, 2021, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA52012.2021.00010
   Park J., 2018, ARXIV181109886V2
   Smelyanskiy M., 2019, PROC LINLEY FALL PRO
   Smelyanskiy M., 2019, PROC HARDWARE SUMMIT
   Taylor MB, 2012, DES AUT CON, P1131
   Xekalakis P., 2018, PROC RISC V SUMMIT P
NR 10
TC 3
Z9 4
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2022
VL 42
IS 3
BP 31
EP 38
DI 10.1109/MM.2022.3140674
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1M7SX
UT WOS:000800168500001
OA hybrid
DA 2024-07-18
ER

PT J
AU Han, D
   Im, D
   Park, G
   Kim, Y
   Song, S
   Lee, J
   Yoo, HJ
AF Han, Donghyeon
   Im, Dongseok
   Park, Gwangtae
   Kim, Youngwoo
   Song, Seokchan
   Lee, Juhyoung
   Yoo, Hoi-Jun
TI A Mobile DNN Training Processor With Automatic Bit Precision Search and
   Fine-Grained Sparsity Exploitation
SO IEEE MICRO
LA English
DT Article
DE Throughput; Neural networks; Resource management; Deep learning;
   Computer architecture; System-on-chip; Energy efficiency
AB In this article, an energy-efficient deep learning processor is proposed for deep neural network (DNN) training in mobile platforms. Conventional mobile DNN training processors suffer from high-bit precision requirement and high ReLU-dependencies. The proposed processor breaks through these fundamental issues by adopting three new features. It first combines the runtime automatic bit precision searching method addition to both conventional dynamic fixed-point representation and stochastic rounding to realize low-precision training. It adopts bit-slice scalable core architecture with the input skipping functionality to exploit bit-slice-level fine-grained sparsity. The iterative channel reordering unit helps the processor to maintain high core utilization by solving the workload unbalancing problem during zero-slice skipping. It finally achieves at least 4.4x higher energy efficiency compared with the conventional DNN training processors.
C1 [Han, Donghyeon; Im, Dongseok; Park, Gwangtae; Kim, Youngwoo; Song, Seokchan; Lee, Juhyoung; Yoo, Hoi-Jun] Korea Adv Inst Sci & Technol KAIST, KS015, Daejeon, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Han, D (corresponding author), Korea Adv Inst Sci & Technol KAIST, KS015, Daejeon, South Korea.
EM hdh4797@kaist.ac.kr; dsim@kaist.ac.kr; gwangtaepark@kaist.ac.kr;
   youngwoo.kim@kaist.ac.kr; ssong98@kaist.ac.kr; juhyoung@kaist.ac.kr;
   hjyoo@kaist.ac.kr
OI Han, Donghyeon/0000-0002-5212-2072; Kim, Youngwoo/0000-0003-4888-7248;
   Im, Dongseok/0000-0002-5856-8921; Lee, Juhyoung/0000-0002-2100-1024;
   Park, Gwangtae/0000-0002-9132-0311
FU Ministry of Science and ICT (MSIT), South Korea, under the Information
   Technology Research Center (ITRC) Support Program [IITP-2020-0-01847]
FX This work was supported by the Ministry of Science and ICT (MSIT), South
   Korea, under the Information Technology Research Center (ITRC) Support
   Program supervised by the Institute for Information and Communications
   Technology Planning and Evaluation (IITP) under Grant IITP-2020-0-01847.
CR Dong Wang, 2019, 2019 International Conference on Data Mining Workshops (ICDMW). Proceedings, P186, DOI 10.1109/ICDMW.2019.00037
   Han D, 2019, SYMP VLSI CIRCUITS, pC304, DOI [10.23919/VLSIC.2019.8778006, 10.23919/vlsic.2019.8778006]
   HeydariGorji A, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415699
   Kang S, 2021, IEEE J SOLID-ST CIRC, V56, P2845, DOI 10.1109/JSSC.2021.3066572
   Lee J, 2019, IEEE I CONF COMP VIS, P10142, DOI 10.1109/ICCV.2019.01024
   Park JJ, 2021, PROC EUR CONF ANTENN
   Tu FB, 2021, IEEE J SOLID-ST CIRC, V56, P658, DOI 10.1109/JSSC.2020.3021661
   Wang Y, 2021, 2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), DOI 10.1109/AICAS51828.2021.9458410
NR 8
TC 0
Z9 0
U1 1
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 16
EP 24
DI 10.1109/MM.2021.3135457
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500011
DA 2024-07-18
ER

PT J
AU Adil, M
   Khan, MK
   Jamjoom, M
   Farouk, A
AF Adil, Muhammad
   Khan, Muhammad Khurram
   Jamjoom, Mona
   Farouk, Ahmed
TI MHADBOR: AI-Enabled Administrative-Distance-Based Opportunistic Load
   Balancing Scheme for an Agriculture Internet of Things Network
SO IEEE MICRO
LA English
DT Article
ID IOT
AB In this article, we present a supervised machine learning multipath and administrative-distance-based load balancing algorithm for an Agriculture Internet of Things (AG-IoT) network. The proposed algorithm is known as an artificial intelligence or simply Al-enabled multihop and administrative-distance-based opportunistic routing (MHADBOR) algorithm, which processes the collected information from source to the destination by means of multihop count and administrative-distance-based communication infrastructure in the network. Beside that, we used cluster heads (CH), microbase stations (RBS), and macrobase stations (NBS) in the network with a frequent rate to effectively utilize the administrative distance while managing the deployed network traffic in a congestionless communication environment. In addition, the MHADBOR algorithm empowers the participating devices to practice the administrative distance rather than hop count communication when they are in the vicinity of network special components, e.g., CH and RBS outcome statistics of the MHADBOR algorithm in the simulation environment exhibit an extraordinary improvement in contention, congestion, communication, and computing costs, accompanied by throughput and end-to-end (E2E) delay and packet loss ratio in the deployed AG-IoT network.
C1 [Adil, Muhammad] Virtual Univ Pakistan, Lahore 44000, Pakistan.
   [Adil, Muhammad] Embry Riddle Aeronaut Univ, Daytona Beach, FL 32114 USA.
   [Khan, Muhammad Khurram] King Saud Univ, Coll Comp & Informat Sci, Riyadh 11653, Saudi Arabia.
   [Jamjoom, Mona] Princess Nourah Bint Abdulrahman Univ, Coll Comp & Informat Sci, Dept Comp Sci, Riyadh 11671, Saudi Arabia.
   [Farouk, Ahmed] South Valley Univ, Fac Comp & Artificial Intelligence, Dept Comp Sci, Hurghada, Egypt.
C3 Virtual University of Pakistan; Embry-Riddle Aeronautical University;
   King Saud University; Princess Nourah bint Abdulrahman University;
   Egyptian Knowledge Bank (EKB); South Valley University Egypt
RP Adil, M (corresponding author), Virtual Univ Pakistan, Lahore 44000, Pakistan.
EM muhammad.adil@ieee.org; mkhurram@ksu.edu.sa; mmjamjoom@pnu.edu.sa;
   Afarouk@wlu.ca
RI KHAN, MUHAMMAD KHURRAM/E-4836-2014; Farouk, Ahmed/F-7874-2015; Jamjoom,
   Mona/AFW-3276-2022; Adil, Muhammad/AAB-5891-2020
OI KHAN, MUHAMMAD KHURRAM/0000-0001-6636-0533; Farouk,
   Ahmed/0000-0001-8702-7342; Jamjoom, Mona/0000-0001-9149-2810; Adil,
   Muhammad/0000-0003-4494-8576
FU King Saud University, Riyadh, Saudi Arabia [RSP-2021/12]; Princess
   Nourah Bint Abdulrahman University
FX This work was supported by the Researchers Supporting Project
   (RSP-2021/12), King Saud University, Riyadh, Saudi Arabia; and by the
   Deanship of Scientific Research at Princess Nourah Bint Abdulrahman
   University through the Fast-Track Research Funding Program.
CR Adil M, 2021, COMPUT NETW, V184, DOI 10.1016/j.comnet.2020.107707
   Adil M, 2020, IEEE ACCESS, V8, P148510, DOI 10.1109/ACCESS.2020.3015941
   Anand T, 2021, IEEE SENS J, V21, P17581, DOI 10.1109/JSEN.2021.3071290
   Boser B. E., 1992, Proceedings of the Fifth Annual ACM Workshop on Computational Learning Theory, P144, DOI 10.1145/130385.130401
   Guo FX, 2021, IEEE INTERNET THINGS, V8, P11891, DOI 10.1109/JIOT.2021.3063686
   Huang L, 2020, IEEE T MOBILE COMPUT, V19, P2581, DOI 10.1109/TMC.2019.2928811
   Kaur K, 2017, IEEE WIREL COMMUN, V24, P48, DOI 10.1109/MWC.2017.1600427
   Li H, 2018, IEEE NETWORK, V32, P96, DOI 10.1109/MNET.2018.1700202
   Liu LQ, 2018, IEEE INTERNET THINGS, V5, P283, DOI 10.1109/JIOT.2017.2780236
   Ren Y., 2020, P IEEE COMMUN SURV T, V23, P391
   Sadowski S, 2020, COMPUT ELECTRON AGR, V172, DOI 10.1016/j.compag.2020.105338
   Schölkopf B, 2000, NEURAL COMPUT, V12, P1207, DOI 10.1162/089976600300015565
   Wang JD, 2021, IEEE T EMERG TOP COM, V9, P1529, DOI 10.1109/TETC.2019.2902661
   Wu Y, 2020, IEEE T IND INFORM, V16, P4811, DOI 10.1109/TII.2019.2944839
   Yan J, 2020, IEEE T WIREL COMMUN, V19, P235, DOI 10.1109/TWC.2019.2943563
NR 15
TC 27
Z9 27
U1 4
U2 19
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 41
EP 50
DI 10.1109/MM.2021.3112264
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500007
DA 2024-07-18
ER

PT J
AU Ghosh, D
   Anand, A
   Gautam, SS
   Vidyarthi, A
AF Ghosh, Debjani
   Anand, Akash
   Gautam, Satya Sankalp
   Vidyarthi, Ankit
TI Soil Fertility Monitoring With Internet of Underground Things: A Survey
SO IEEE MICRO
LA English
DT Article
ID ORGANIC-CARBON; MOISTURE
AB Underground soil sensing for fertility monitoring is an emerging paradigm to facilitate quantitative and qualitative improvement in the food production. Moreover, soil fertility monitoring is needed in order to protect the environment from greenhouse gas emissions. Underground soil sensing thus uses numerous types of sensors and devices that can help in the real-time monitoring of soil fertility. These sensory devices incorporate various communication protocols for relaying the sensory data. This provides motivation to present a review of existing underground sensing technologies with Internet of Underground Things (ioUT) that were used in agriculture for monitoring soil fertility. The presented taxonomy covers wide aspects of the state-of-the-art methodologies. Additionally, the challenges presented by loUT in its design and implementation for monitoring soil fertility are considered and examined.
C1 [Ghosh, Debjani] Amity Univ, Dept Comp Sci & Engn ASET, Noida 201301, India.
   [Anand, Akash] Amity Univ, Comp Sci & Engn, Noida 201301, India.
   [Gautam, Satya Sankalp] Uneva Automat, Noida 201301, India.
   [Vidyarthi, Ankit] Jaypee Inst Informat Technol, Noida 201309, India.
C3 Amity University Noida; Amity University Noida; Jaypee Institute of
   Information Technology (JIIT)
RP Ghosh, D (corresponding author), Amity Univ, Dept Comp Sci & Engn ASET, Noida 201301, India.
EM debjani.gautam@gmail.com; akash.anand2@s.amity.edu; sankalp@uneva.in;
   dr.ankit.vidyarthi@gmail.com
RI Ghosh, Debjani/JWP-8051-2024; Vidyarthi, Ankit/AAD-4939-2020
OI Ghosh, Debjani/0000-0002-0593-9899; Vidyarthi,
   Ankit/0000-0002-8026-4246; Anand, Akash/0000-0001-5684-4104; Gautam,
   Satya Sankalp/0000-0002-0657-8642
CR Ali MA, 2020, J ELECTROCHEM SOC, V167, DOI 10.1149/1945-7111/ab69fe
   Ali MA, 2019, 2019 20TH INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS & EUROSENSORS XXXIII (TRANSDUCERS & EUROSENSORS XXXIII), P170, DOI [10.1109/TRANSDUCERS.2019.8808341, 10.1109/transducers.2019.8808341]
   Ali MA, 2019, ACS APPL MATER INTER, V11, P29195, DOI 10.1021/acsami.9b07120
   Arif C, 2012, Int J Adv Res Artif Intell., V1, P17, DOI 10.14569/IJARAI.2012.010104
   Chandra R, 2019, ACM SIGCOMM COMP COM, V49, P107, DOI 10.1145/3371934.3371966
   Chen Y, 2018, J ELECTROCHEM SOC, V165, pB737, DOI 10.1149/2.0891814jes
   Ding J, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3345440
   Eswar R, 2018, REMOTE SENS-BASEL, V10, DOI 10.3390/rs10050788
   Johann AL, 2016, COMPUT ELECTRON AGR, V121, P420, DOI 10.1016/j.compag.2015.12.020
   Lourembam D, 2018, J OPT-INDIA, V47, P180, DOI 10.1007/s12596-017-0434-x
   Masrie M., 2017, P 2017 IEEE 4 INT C, P1
   Monteiro-Silva F, 2019, CHEMOSENSORS, V7, DOI 10.3390/chemosensors7040051
   Morellos A, 2016, BIOSYST ENG, V152, P104, DOI 10.1016/j.biosystemseng.2016.04.018
   Nie PC, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17051102
   Obade VD, 2016, GEODERMA, V265, P96, DOI 10.1016/j.geoderma.2015.11.023
   Ongsomwang S., 2013, KASETSART J NATURAL, V47, P1
   Schillaci C, 2017, SCI TOTAL ENVIRON, V601, P821, DOI 10.1016/j.scitotenv.2017.05.239
   Song XD, 2016, J ARID LAND, V8, P734, DOI 10.1007/s40333-016-0049-0
   Souza M. F. d., 2020, SCI AGR, V77
   Suchithra M.S., 2020, Information Processing in Agriculture, V7, P72, DOI 10.1016/j.inpa.2019.05.003
   Zolfaghari AA, 2016, GEODERMA, V265, P111, DOI 10.1016/j.geoderma.2015.11.012
NR 21
TC 1
Z9 2
U1 3
U2 14
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 9
EP 17
DI 10.1109/MM.2021.3121496
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500003
DA 2024-07-18
ER

PT J
AU Steck, R
AF Steck, Randy
TI The Middle-Aged Microprocessor
SO IEEE MICRO
LA English
DT Article
C1 [Steck, Randy] Intel, St George, UT 84790 USA.
   [Steck, Randy] Intel, Performance Microprocessor Div, St George, UT 84790 USA.
   [Steck, Randy] Stexar, Hillsboro, OR USA.
   [Steck, Randy] Vixano, Portland, OR USA.
   [Steck, Randy] SpaceX, Hawthorne, CA USA.
C3 Intel Corporation; Intel Corporation
EM randy@stecks.net
OI Steck, Randy/0000-0003-1574-2165
CR Bhandarkar D., 1997, P 3 INT S HIGH PERF
   Christensen CM., 2015, The Innovator's Dilemma: When New Technologies Cause Great Firms to Fail
   COLWELL RP, 1995, ISSCC DIG TECH PAP I, V38, P176, DOI 10.1109/ISSCC.1995.535511
   Gwennap L., 1993, MICROPROCESSOR 0308
   Takahasi D., 1995, MERCURY NEWS 0125
NR 5
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 22
EP 28
DI 10.1109/MM.2021.3114115
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100006
DA 2024-07-18
ER

PT J
AU Sriraman, A
   Dhanotia, A
AF Sriraman, Akshitha
   Dhanotia, Abhishek
TI Understanding Acceleration Opportunities at Hyperscale
SO IEEE MICRO
LA English
DT Article
AB Modern web services run across hundreds of thousands of servers in a data center, i.e., at hyperscale. With the end of Moore's Law and Dennard scaling, successive server generations running these web services exhibit diminishing performance returns, resulting in architects adopting hardware customization. An important question arises: Which web service software operations are worth building custom hardware for? To answer this question, we comprehensively analyze important Facebook production services and identify key acceleration opportunities. We then develop an open-source analytical model, Accelerometer, to help make well-informed hardware decisions for the acceleration opportunities we identify.
C1 [Sriraman, Akshitha] Univ Michigan, Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Dhanotia, Abhishek] Facebook, Menlo Pk, CA 94025 USA.
C3 University of Michigan System; University of Michigan; Facebook Inc
RP Sriraman, A (corresponding author), Univ Michigan, Comp Sci & Engn, Ann Arbor, MI 48109 USA.
EM akshitha@umich.edu; abhishekd@fb.com
OI Dhanotia, Abhishek/0000-0002-5916-9383
CR Altaf M.S.B., 2017, P INT S COMP ARCH, P375
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kanev S, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P33, DOI 10.1145/3037697.3037736
   Kanev S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P158, DOI 10.1145/2749469.2750392
   Luo L, 2016, INT S HIGH PERF COMP, P261, DOI 10.1109/HPCA.2016.7446070
   Mirhosseini A, 2019, INT S HIGH PERF COMP, P185, DOI 10.1109/HPCA.2019.00037
   Sriraman A, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P733, DOI 10.1145/3373376.3378450
   Sriraman A, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P513, DOI 10.1145/3307650.3322227
   Sriraman A, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P177
   Sriraman A, 2018, I S WORKL CHAR PROC, P1, DOI 10.1109/IISWC.2018.8573515
NR 11
TC 1
Z9 1
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 34
EP 41
DI 10.1109/MM.2021.3066615
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800006
OA hybrid
DA 2024-07-18
ER

PT J
AU Grossman, M
   Andrews, J
AF Grossman, Mark
   Andrews, Jeffrey
TI The Xbox Series X System Architecture
SO IEEE MICRO
LA English
DT Article
AB The Xbox Series X console, released in November 2020, contains a System on Chip (SoC) created in partnership with AMD. This article describes its architecture including the intelligence for input processing, rendering game graphics and audio, managing storage, user services, and security, all under a tiered operating system.
C1 [Grossman, Mark; Andrews, Jeffrey] Microsoft, Redmond, WA 98052 USA.
C3 Microsoft
RP Grossman, M (corresponding author), Microsoft, Redmond, WA 98052 USA.
EM mark.grossman@microsoft.com; jeffrey.andrews@microsoft.com
OI Grossman, Mark/0000-0002-5062-9590
NR 0
TC 1
Z9 1
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 22
EP 28
DI 10.1109/MM.2021.3058629
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200005
DA 2024-07-18
ER

PT J
AU Karandikar, S
   Mao, H
   Kim, D
   Biancolin, D
   Amid, A
   Lee, D
   Pemberton, N
   Amaro, E
   Schmidt, C
   Chopra, A
   Huang, QJ
   Kovacs, K
   Nikolic, B
   Katz, RH
   Bachrach, J
   Asanovic, K
AF Karandikar, Sagar
   Mao, Howard
   Kim, Donggyu
   Biancolin, David
   Amid, Alon
   Lee, Dayeol
   Pemberton, Nathan
   Amaro, Emmanuel
   Schmidt, Colin
   Chopra, Aditya
   Huang, Qijing
   Kovacs, Kyle
   Nikolic, Borivoje
   Katz, Randy Howard
   Bachrach, Jonathan
   Asanovic, Krste
TI FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the
   Public Cloud
SO IEEE MICRO
LA English
DT Article
AB In this article, we present FireSim, an open-source simulation platform that enables fast cycle-exact microarchitectural simulation of large scale-out clusters by combining FPGA-accelerated simulation of silicon-proven RTL designs with scalable, distributed network simulation, running on a public-cloud host platform. By introducing automation and harnessing cloud FPGAs, FireSim provides the usability and productivity of software full-system simulators with the high performance and accuracy of FPGA-accelerated simulation, while adding the unprecedented ability to scale to globally cycle-accurate simulations of thousands of networked nodes. To demonstrate FireSim's scalability, we automatically generate and deploy a target cluster simulation of 1024 3.2-GHz quad-core server nodes, each with 16 GB of DRAM, interconnected by a 200 Gb/s network with low latency, which simulates at a 6.6-MHz processor clock rate (< 500 x slowdown over real time). In aggregate, this simulation harnesses millions of dollars of FPGAs-at a cost of only hundreds of dollars per simulation-hour to users.
C1 [Karandikar, Sagar; Biancolin, David; Amid, Alon; Lee, Dayeol; Pemberton, Nathan; Bachrach, Jonathan; Asanovic, Krste] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Mao, Howard; Kim, Donggyu; Schmidt, Colin; Chopra, Aditya] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Amaro, Emmanuel] Univ Calif Berkeley, Comp Sci, Berkeley, CA 94720 USA.
   [Huang, Qijing] Univ Calif Berkeley, Dept Comp Sci, Berkeley, CA 94720 USA.
   [Kovacs, Kyle; Katz, Randy Howard] Univ Calif Berkeley, Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Nikolic, Borivoje] Univ Calif Berkeley, Engn, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley;
   University of California System; University of California Berkeley;
   University of California System; University of California Berkeley;
   University of California System; University of California Berkeley;
   University of California System; University of California Berkeley;
   University of California System; University of California Berkeley
RP Karandikar, S (corresponding author), Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
EM sagark@eecs.berkeley.edu; zhemao@eecs.berkeley.edu; dgkim@berkeley.edu;
   biancolin@berkeley.edu; alona-mid@eecs.berkeley.edu;
   dayeol@berkeley.edu; nathanp@berkeley.edu; amaro@ber-keley.edu;
   colins@berkeley.edu; adichopra@google.com; qijing.huang@berkeley.edu;
   kylekovacs@berkeley.edu; bora@eecs.berkeley.edu; randykatz@berkeley.edu;
   jrb@berkeley.edu; krste@berkeley.edu
RI Nikolic, Borivoje/C-3701-2009
OI Nikolic, Borivoje/0000-0003-2324-1715; Amid, Alon/0000-0003-0309-130X
FU DARPA [HR0011-12-2-0016]; ARPA-E [DE-AR0000849]; RISE Lab Sponsor Amazon
   Web Services; ADEPT Lab affiliates Google; ADEPT Lab industrial sponsor
   Intel; Huawei; Siemens; SK Hynix; Seagate
FX This work was supported by DARPA Award Number HR0011-12-2-0016, ARPA-E
   Award Number DE-AR0000849, RISE Lab Sponsor Amazon Web Services, ADEPT
   Lab industrial sponsor Intel, and ADEPT Lab affiliates Google, Huawei,
   Siemens, SK Hynix, and Seagate. Any opinions, findings, conclusions, or
   recommendations in this article are solely those of the authors and do
   not necessarily reflect the position or the policy of the sponsors.
CR Asanovic K., 2016, The Rocket Chip Generator
   Barroso L. A., 2018, Synthesis Lectures on Computer Architecture, V13, pi
   Biancolin D, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P330, DOI 10.1145/3289602.3293894
   Gutierrez A, 2014, INT SYM PERFORM ANAL, P13, DOI 10.1109/ISPASS.2014.6844457
   Karandikar S, 2018, CONF PROC INT SYMP C, P29, DOI 10.1109/ISCA.2018.00014
   Kim  D., 2016, P 43 INT S COMP ARCH, P128
   Leverich J., 2014, ACM EUROSYS
   Mohammad A, 2017, INT SYM PERFORM ANAL, P153, DOI 10.1109/ISPASS.2017.7975287
   Novakovic S, 2014, ACM SIGPLAN NOTICES, V49, P3, DOI 10.1145/2541940.2541965
   Tan ZX, 2015, ACM SIGPLAN NOTICES, V50, P207, DOI 10.1145/2694344.2694362
   Wawrzynek J, 2007, IEEE MICRO, V27, P46, DOI 10.1109/MM.2007.39
   2010, PROC 37TH ANNU INT S, P290
NR 12
TC 4
Z9 6
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 56
EP 65
DI 10.1109/MM.2019.2910175
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700008
DA 2024-07-18
ER

PT J
AU Talati, N
   Ha, H
   Perach, B
   Ronen, R
   Kvatinsky, S
AF Talati, Nishil
   Ha, Heonjae
   Perach, Ben
   Ronen, Ronny
   Kvatinsky, Shahar
TI CONCEPT: A Column-Oriented Memory Controller for Efficient Memory and
   PIM Operations in RRAM
SO IEEE MICRO
LA English
DT Article
ID MODEL
AB While DRAM cannot easily scale below a 20-nm technology node, RRAM suffers far less from scalability issues. Moreover, RRAM's resistivity enables its use for processing-in-memory (PIM), potentially alleviating the von Neumann bottleneck. Unfortunately, because of technological idiosyncrasies, existing DRAM-centric memory controllers cannot exploit the full potential of resistive RAM (RRAM). In this paper, we present the design of a memory controller called CONCEPT. The controller is optimized to exploit unique properties of RRAM to enhance its performance and energy efficiency as well as exploiting RRAM's PIM capability. We show that with CONCEPT, RRAM can achieve DRAM-like performance and energy efficiency on SPEC CPU 2006 benchmarks. Furthermore, using RRAM PIM capabilities, we show a 5x performance gain on a data-intensive in-memory database workload compared to a state-of-the-art CPU-memory computing model.
C1 [Talati, Nishil] Univ Michigan, Comp Sci & Engn Dept, Ann Arbor, MI 48109 USA.
   [Talati, Nishil] Technion Israel Inst Technol, Haifa, Israel.
   [Ha, Heonjae] Stanford Univ, Elect Engn, Stanford, CA 94305 USA.
   [Perach, Ben] Technion Israel Inst Technol, Elect Engn, Haifa, Israel.
   [Ronen, Ronny; Kvatinsky, Shahar] Technion Israel Inst Technol, Andrew & Erna Viterbi Fac Elect Engn, Haifa, Israel.
C3 University of Michigan System; University of Michigan; Technion Israel
   Institute of Technology; Stanford University; Technion Israel Institute
   of Technology; Technion Israel Institute of Technology
RP Talati, N (corresponding author), Univ Michigan, Comp Sci & Engn Dept, Ann Arbor, MI 48109 USA.; Talati, N (corresponding author), Technion Israel Inst Technol, Haifa, Israel.
EM talatin@umich.edu; hunjaeha@stanford.edu; bperach@gmail.com;
   ronny.ronen@technion.ac.il; shahar@ee.technion.ac.il
RI Perach, Ben/AAP-3693-2020; Talati, Nishil/AHE-9782-2022
OI Perach, Ben/0000-0003-1182-3486; 
FU European Research Council under the European Union [757259]; Viterbi
   Fellowship at the Technion Computer Engineering Center; EU ICT COST
   Action [IC1401]; Israel Science Foundation [1514/17]; European Research
   Council (ERC) [757259] Funding Source: European Research Council (ERC)
FX This work was carried out when the first author was at the
   Technion-Israel Institute of Technology. This work was supported in part
   by the European Research Council under the European Union's Horizon 2020
   Research and Innovation Programme under Grant 757259, in part by the
   Viterbi Fellowship at the Technion Computer Engineering Center, in part
   by the EU ICT COST Action IC1401, and in part by the Israel Science
   Foundation under Grant 1514/17.
CR [Anonymous], 4GB ON DIE DDR4 SDR
   [Anonymous], P IEEE INT EL DEV M
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Haj-Ali A, 2018, IEEE MICRO, V38, P13, DOI 10.1109/MM.2018.053631137
   Kvatinsky S, 2015, IEEE T CIRCUITS-II, V62, P786, DOI 10.1109/TCSII.2015.2433536
   Kvatinsky S, 2014, IEEE T CIRCUITS-II, V61, P895, DOI 10.1109/TCSII.2014.2357292
   Li S., 2016, PROC 53 ANN AUTOMAT, P1
   Pedram A, 2017, IEEE DES TEST, V34, P39, DOI 10.1109/MDAT.2016.2573586
   Poremba M, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P392, DOI 10.1109/ISVLSI.2012.82
   Reuben J., 2017, INT WORKS POW TIM, P1
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Talati N, 2016, IEEE T NANOTECHNOL, V15, P635, DOI 10.1109/TNANO.2016.2570248
   Xu C, 2015, INT S HIGH PERF COMP, P476, DOI 10.1109/HPCA.2015.7056056
   Zhou JT, 2014, IEEE T ELECTRON DEV, V61, P1369, DOI 10.1109/TED.2014.2310200
NR 14
TC 11
Z9 13
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2019
VL 39
IS 1
SI SI
BP 33
EP 43
DI 10.1109/MM.2018.2890033
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN6UC
UT WOS:000460320500006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yesil, S
   Akturk, I
   Karpuzcu, UR
AF Yesil, Serif
   Akturk, Ismail
   Karpuzcu, Ulya R.
TI Toward Dynamic Precision Scaling
SO IEEE MICRO
LA English
DT Article
AB This article makes the case for dynamic precision scaling to improve power efficiency by tailoring arithmetic precision adaptively to temporal changes in algorithmic noise tolerance throughout the execution.
C1 [Yesil, Serif] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
   [Akturk, Ismail] Univ Missouri, Elect Engn & Comp Sci Dept, Columbia, MO 65211 USA.
   [Karpuzcu, Ulya R.] Univ Minnesota, Dept Elect & Comp Engn, St Paul, MN USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Missouri System; University of Missouri Columbia;
   University of Minnesota System; University of Minnesota Twin Cities
RP Yesil, S (corresponding author), Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
EM syesil2@illinois.edu; akturki@missouri.edu; ukarpuzc@umn.edu
FU NSF [CCF-1438286]
FX This work was supported in part by NSF grant no. CCF-1438286.
CR [Anonymous], C PROGR LANG DES IMP
   [Anonymous], 2016, INT SYMP MICROARCH
   Lee S., 2013, INT C VER LARG SCAL
   Linderman M. D., 2010, INT S COD GEN OPT
   Misailovic S., 2014, SIGPLAN NOT, V49
   Mishra A. K., 2014, IACT SOFTWARE HARDWA
   Moreau T., 2017, INT C HARDW SOFTW CO
   Rubio-González C, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503296
   SHAO Y., 2013, INT S LOW POW EL DES
   Tong J. Y. F., 2000, IEEE T VERY LARGE SC, V8
   Venkataramani S., 2013, INT S MICR MICRO
   Yeh T. Y., 2007, INT S MICR
NR 12
TC 8
Z9 8
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2018
VL 38
IS 4
BP 30
EP 39
DI 10.1109/MM.2018.043191123
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ1QK
UT WOS:000441410600005
DA 2024-07-18
ER

PT J
AU McMahan, J
   Christensen, M
   Nichols, L
   Roesch, J
   Guo, SY
   Hardekopf, B
   Sherwood, T
AF McMahan, Joseph
   Christensen, Michael
   Nichols, Lawton
   Roesch, Jared
   Guo, Sung-Yee
   Hardekopf, Ben
   Sherwood, Timothy
TI An Architecture for Analysis
SO IEEE MICRO
LA English
DT Article
AB We propose an architecture controlled by a thin computational layer designed to tightly correspond with the lambda calculus, drawing on principles of functional programming to bring the assembly much closer to myriad reasoning frameworks and specification languages. This approach allows assembly-level verified versions of critical code to operate safely in tandem with arbitrary code without the need for large supporting trusted computing bases.
C1 [McMahan, Joseph] Univ Calif Santa Barbara, Comp Architecture, Santa Barbara, CA 93106 USA.
   [Christensen, Michael] Univ Calif Santa Barbara, Programming Languages Lab, Santa Barbara, CA 93106 USA.
   [Nichols, Lawton] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
   [Roesch, Jared] Univ Washington, Paul G Allen Sch Comp Sci & Engn, Seattle, WA 98195 USA.
   [Guo, Sung-Yee] iRobot, Bedford, MA USA.
   [Hardekopf, Ben; Sherwood, Timothy] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara;
   University of California System; University of California Santa Barbara;
   University of California System; University of California Santa Barbara;
   University of Washington; University of Washington Seattle; University
   of California System; University of California Santa Barbara
RP McMahan, J (corresponding author), Univ Calif Santa Barbara, Comp Architecture, Santa Barbara, CA 93106 USA.
EM jmc-mahan@cs.ucsb.edu; mchristensen@cs.ucsb.edu;
   lawtonnichols@cs.ucsb.edu; jroesch@cs.washing-ton.edu;
   sguo@umail.ucsb.edu; benh@cs.ucsb.edu; sherwood@cs.ucsb.edu
OI Hardekopf, Ben/0009-0008-1199-6129; Sherwood,
   Timothy/0000-0002-6550-6075
FU NSF [1740352, 1730309, 1717779, 1563935, 1444481, 1341058]
FX This material is based on work supported by the NSF under grants
   1740352, 1730309, 1717779, 1563935, 1444481, and 1341058, as well as a
   gift from Cisco Systems.
CR Connolly SJ, 2000, CIRCULATION, V101, P1297, DOI 10.1161/01.CIR.101.11.1297
   Cruz-Cunha M.M., 2013, Procedia Technology, V9, P1159
   Mangharam R., 2016, 8 INT C COMM SYST NE
   McAnulty J, 1997, NEW ENGL J MED, V337, P1576
   PAN J, 1985, IEEE T BIO-MED ENG, V32, P230, DOI 10.1109/TBME.1985.325532
   Shuja S, 2015, J ELECTR COMPUT ENG, V2015, DOI 10.1155/2015/939028
   SIEBELS J, 1994, AM HEART J, V127, P1139, DOI 10.1016/0002-8703(94)90101-5
   Wathen MS, 2004, CIRCULATION, V110, P2591, DOI 10.1161/01.CIR.0000145610.64014.E4
NR 8
TC 0
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 107
EP 115
DI 10.1109/MM.2018.032271067
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500013
DA 2024-07-18
ER

PT J
AU Prabhakar, R
   Zhang, YQ
   Koeplinger, D
   Feldman, M
   Zhao, T
   Hadjis, S
   Pedram, A
   Kozyrakis, C
   Olukotun, K
AF Prabhakar, Raghu
   Zhang, Yaqi
   Koeplinger, David
   Feldman, Matt
   Zhao, Tian
   Hadjis, Stefan
   Pedram, Ardavan
   Kozyrakis, Christos
   Olukotun, Kunle
TI Plasticine: A Reconfigurable Accelerator for Parallel Patterns
SO IEEE MICRO
LA English
DT Article
AB Plasticine is a new spatially reconfigurable architecture designed to efficiently execute applications composed of high-level parallel patterns. With an area footprint of 113 mm(2) in a 28-nm process and a 1-GHz clock, Plasticine has a peak floating-point performance of 12.3 single-precision Tflops and a total on-chip memory capacity of 16 MB, consuming a maximum power of 49 W. Plasticine provides an improvement of up to 76.9X in performance-per-watt over a conventional FPGA over a wide range of dense and sparse applications.
C1 [Prabhakar, Raghu; Hadjis, Stefan; Kozyrakis, Christos] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
   [Zhang, Yaqi; Koeplinger, David; Feldman, Matt; Kozyrakis, Christos] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
   [Zhao, Tian; Pedram, Ardavan] Stanford Univ, Stanford, CA 94305 USA.
   [Olukotun, Kunle] Stanford Univ, Elect Engn & Comp Sci, Stanford, CA 94305 USA.
C3 Stanford University; Stanford University; Stanford University; Stanford
   University
RP Prabhakar, R (corresponding author), Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
EM raghup17@stanford.edu; yaqiz@stanford.edu; dkoeplin@stanford.edu;
   mattfel@stanford.edu; tianzhao@stanford.edu; shadjis@stan-ford.edu;
   perdavan@stanford.edu; kozyraki@stanford.edu; kunle@stanford.edu
RI Zhang, Yaqi/AAR-9163-2020
OI Zhang, Yaqi/0000-0003-3882-282X; Olukotun, Kunle/0000-0002-8779-0636
FU DARPA contract Air Force [FA8750-12-2-0335]; Army contracts
   [FA8750-14-2-0240, FA8750-12-20335]; NSF [CCF-1111943, IIS1247701]
FX The authors thank Tony Wu for his assistance with this article, as well
   as the reviewers for their suggestions. This work is supported by DARPA
   contract Air Force FA8750-12-2-0335, Army contracts FA8750-14-2-0240 and
   FA8750-12-20335, and NSF grants CCF-1111943 and IIS1247701. The views
   and conclusions contained herein are those of the authors and should not
   be interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of DARPA or the US
   government.
CR [Anonymous], IEEE INT SOL STAT CI
   Chen Y., 2014, 47 ANN IEEE ACM INT
   Cronquist D. C., 1999, ARCHITECTURE DESIGN
   George N., 2014, 24 INT C FIELD PROGR
   GOLDSTEIN S, 1999, P 26 ANN INT S COMP
   Govindaraju V., 2012, Dyser: Unifying functionality and parallelism specialization for energy-efficient computing
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Jones Handel., 2014, Strategies in optimizing market positions for semiconductor vendors based on ip leverage, ibs white paper
   Koeplinger D., 2018, P 39 ACM SIGPLAN C P
   Kuon I., 2008, FPGA ARCHITECTURE SU
   Lee HyoukJoong, 2014, P 47 ANN IEEE ACM IN
   Leng J., 2013, P 40 ANN INT S COMP, P487
   Mei B., 2003, ADRES ARCHITECTURE T
   Mishra M., 2006, P 12 INT C ARCH SUPP
   Parashar A., 2013, P 40 ANN INT S COMP
   Poon K. K. W., 2005, DETAILED POWER MODEL
   Prabhakar R, 2017, P 44 ANN INT S COMP
   Prabhakar R., 2016, P 21 INT C ARCH SUPP
   Sujeeth A. K., 2014, DELITE COMPILER ARCH
   TAYLOR M, 2002, RAW MICROPROCESSOR C
NR 20
TC 11
Z9 12
U1 2
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 20
EP 31
DI 10.1109/MM.2018.032271058
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500004
DA 2024-07-18
ER

PT J
AU Chen, YH
   Emer, J
   Sze, V
AF Chen, Yu-Hsin
   Emer, Joel
   Sze, Vivienne
TI USING DATAFLOW TO OPTIMIZE ENERGY EFFICIENCY OF DEEP NEURAL NETWORK
   ACCELERATORS
SO IEEE MICRO
LA English
DT Article
AB The authors demonstrate the key role dataflows play in optimizing energy efficiency for deep neural network (DNN) accelerators. They introduce both a systematic approach to analyze the problem and a new dataflow, called row-stationary, that is up to 2.5 times more energy efficient than existing dataflows in processing a state-of-the-art DNN. This article provides guidelines for future dnn accelerator designs.
C1 [Chen, Yu-Hsin; Sze, Vivienne] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
   [Emer, Joel] Nvidia, Santa Clara, CA USA.
   [Emer, Joel] MIT, Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT); Nvidia Corporation;
   Massachusetts Institute of Technology (MIT)
RP Chen, YH (corresponding author), MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
EM yhchen@mit.edu; jsemer@mit.edu; sze@mit.edu
OI /0000-0002-3459-5466
CR [Anonymous], 2015, 32 ICML
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Parashar A., 2013, Intl. Symp. on Computer Architecture, P142
   Peemen M, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P13, DOI 10.1109/ICCD.2013.6657019
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 12
TC 88
Z9 138
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 12
EP 21
DI 10.1109/MM.2017.54
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400003
DA 2024-07-18
ER

PT J
AU Lustig, D
   Sethi, G
   Bhattacharjee, A
   Martonosi, M
AF Lustig, Daniel
   Sethi, Geet
   Bhattacharjee, Abhishek
   Martonosi, Margaret
TI TRANSISTENCY MODELS: MEMORY ORDERING AT THE HARDWARE-OS INTERFACE
SO IEEE MICRO
LA English
DT Article
AB This article introduces the transistency model, a set of memory ordering rules at the intersection of virtual-to-physical address translation and memory consistency models. Using their COATCheck tool, the authors show how to rigorously model, analyze, and verify the correctness of a given system's microarchitecture and software stack with respect to its transistency model specification.
C1 [Lustig, Daniel; Martonosi, Margaret] Princeton Univ, Elect Engn, Princeton, NJ 08544 USA.
   [Sethi, Geet] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
   [Sethi, Geet] Rutgers State Univ, New Brunswick, NJ USA.
   [Bhattacharjee, Abhishek] Rutgers State Univ, Dept Comp Sci, New Brunswick, NJ USA.
   [Martonosi, Margaret] Princeton Univ, Comp Sci, Princeton, NJ 08544 USA.
C3 Princeton University; Stanford University; Rutgers University System;
   Rutgers University New Brunswick; Rutgers University System; Rutgers
   University New Brunswick; Princeton University
RP Lustig, D (corresponding author), Princeton Univ, Elect Engn, Princeton, NJ 08544 USA.
EM dlustig@nvidia.com; geet@cs.stanford.edu; abhib@cs.rutgers.edu;
   mrm@princeton.edu
OI Martonosi, Margaret/0000-0001-9683-8032
CR Alglave J, 2014, ACM T PROGR LANG SYS, V36, DOI 10.1145/2627752
   Batty M, 2012, POPL 12: PROCEEDINGS OF THE 39TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P509
   Boehm HJ, 2008, ACM SIGPLAN NOTICES, V43, P68, DOI 10.1145/1379022.1375591
   Clark M., 2016, HOT CHIPS 28 S
   LAMPORT L, 1979, IEEE T COMPUT, V28, P690, DOI 10.1109/TC.1979.1675439
   Lustig D, 2016, ACM SIGPLAN NOTICES, V51, P233, DOI 10.1145/2954679.2872399
   Lustig D, 2015, IEEE MICRO, V35, P72, DOI 10.1109/MM.2015.47
   Manerkar YA, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P26, DOI 10.1145/2830772.2830782
   Romanescu BF, 2011, IEEE MICRO, V31, P109, DOI 10.1109/MM.2010.99
   Sarkar S, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P175
   Sewell P, 2010, COMMUN ACM, V53, P89, DOI 10.1145/1785414.1785443
NR 11
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 88
EP 97
DI 10.1109/MM.2017.69
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400011
DA 2024-07-18
ER

PT J
AU Nowatzki, T
   Menon, J
   Ho, CH
   Sankaralingam, K
AF Nowatzki, Tony
   Menon, Jaikrishnan
   Ho, Chen-Han
   Sankaralingam, Karthikeyan
TI ARCHITECTURAL SIMULATORS CONSIDERED HARMFUL
SO IEEE MICRO
LA English
DT Article
AB Much as edgar dijkstra observed the dangers of relying on the "go to" statement, the authors here observe the detrimental effects of overreliance on quantitative simulators. they describe three broad pitfalls of simulators and simulator use and discuss how to avoid these problems. they also propose using the footprint-the breadth of architectural layers that a technique affects-for recalibrating evaluation standards.
C1 [Nowatzki, Tony] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
   [Menon, Jaikrishnan] Univ Wisconsin, Comp Sci, Madison, WI 53706 USA.
   [Ho, Chen-Han] Univ Wisconsin, Comp Architecture, Madison, WI 53706 USA.
   [Sankaralingam, Karthikeyan] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
   [Sankaralingam, Karthikeyan] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
RP Nowatzki, T (corresponding author), Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
EM tjn@cs.wisc.edu; menon@cs.wisc.edu; ho9@wisc.edu; karu@cs.wisc.edu
RI Nowatzki, Tony/U-1173-2019
OI Nowatzki, Tony/0000-0001-8483-3824
CR [Anonymous], 2013, P INT S COMP ARCH IS
   [Anonymous], P INT S COMP ARCH SA
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Dally WJ, 2008, COMPUTER, V41, P27, DOI 10.1109/MC.2008.224
   Desikan R, 2001, CONF PROC INT SYMP C, P266, DOI 10.1109/ISCA.2001.937455
   DIJKSTRA EW, 1968, COMMUN ACM, V11, P147, DOI 10.1145/362929.362947
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Guz Z, 2010, PR IEEE COMP DESIGN, P274, DOI 10.1109/ICCD.2010.5647747
   Guz Z, 2009, IEEE COMPUT ARCHIT L, V8, P25, DOI 10.1109/L-CA.2009.4
   Li S., 2009, HPL2009206 HP LABS
   Nowatzki T., 2014, WORKSH DUPL DEC DEB
   Sanchez D., 2013, P 40 ANN INT S COMP, P475
   Venkatesh G, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P205
   Wenisch TF, 2009, INT S HIGH PERF COMP, P79, DOI 10.1109/HPCA.2009.4798239
NR 15
TC 21
Z9 29
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2015
VL 35
IS 6
BP 4
EP 12
DI 10.1109/MM.2015.74
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA3SW
UT WOS:000367720200002
DA 2024-07-18
ER

PT J
AU Pelley, S
   Chen, PM
   Wenisch, TF
AF Pelley, Steven
   Chen, Peter M.
   Wenisch, Thomas F.
TI MEMORY PERSISTENCY: SEMANTICS FOR BYTE-ADDRESSABLE NONVOLATILE MEMORY
   TECHNOLOGIES
SO IEEE MICRO
LA English
DT Article
AB IMPLEMENTING CORRECT RECOVERABLE DATA STRUCTURES REQUIRES CONSTRAINTS ON THE ORDER OF WRITES. THIS ARTICLE INTRODUCES MEMORY PERSISTENCY, A FRAMEWORK FOR ALLOWING PROGRAMMERS TO EXPRESS MINIMAL ORDERING CONSTRAINTS ON WRITES TO BYTE-ADDRESSABLE NONVOLATILE MEMORY (NVRAM). BY ENABLING HIGHER NVRAM WRITE CONCURRENCY, RELAXED PERSISTENCY MODELS CAN ACCELERATE SYSTEM THROUGHPUT 30 TIMES.
C1 [Pelley, Steven] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Chen, Peter M.; Wenisch, Thomas F.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan
RP Wenisch, TF (corresponding author), Univ Michigan, Ann Arbor, MI 48109 USA.
EM spelley@umich.edu; pmchen@umich.edu; twenisch@umich.edu
FU NSF [CCF-0845157, CNS-0905149]; ARM; ARM and Oracle
FX This work was partially supported by NSF CCF-0845157 and CNS-0905149 and
   by grants from ARM and Oracle. We thank Aasheesh Kolli for assistance in
   formalizing our descriptions of persistency models and Ali Saidi for
   feedback on this work.
CR Chakrabarti D.R., 2013, P USENIX WORKSH HOT
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Dulloor Subramanya R., 2014, P EUR C COMP SYST EU, P1, DOI [10.1145/2592798.2592814, DOI 10.1145/2592798.2592814]
   Fang R, 2011, PROC INT CONF DATA, P1221, DOI 10.1109/ICDE.2011.5767918
   Jishen Zhao, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P421, DOI 10.1145/2540708.2540744
   Kolli Aasheesh, 2015, NONV MEM WORKSH
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Ousterhout J, 2011, COMMUN ACM, V54, P121, DOI 10.1145/1965724.1965751
   Pelley S, 2014, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA.2014.6853222
   Volos H, 2011, ACM SIGPLAN NOTICES, V46, P91, DOI [10.1145/1961296.1950379, 10.1145/1961295.1950379]
NR 10
TC 13
Z9 16
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 125
EP 131
DI 10.1109/MM.2015.46
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700014
DA 2024-07-18
ER

PT J
AU Wu, LS
   Lottarini, A
   Paine, TK
   Kim, MA
   Ross, KA
AF Wu, Lisa
   Lottarini, Andrea
   Paine, Timothy K.
   Kim, Martha A.
   Ross, Kenneth A.
TI THE Q100 DATABASE PROCESSING UNIT
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE DEMONSTRATES A PROOF-OF-CONCEPT DESIGN, CALLED THE Q100, WHICH PROVIDES ONE TO TWO ORDERS OF MAGNITUDE IMPROVEMENT IN EFFICIENCY OVER SOFTWARE DATABASE MANAGEMENT SYSTEMS. THE Q100 EXPLOITS THE INNATE STRUCTURE OF THE WORKLOAD, EFFICIENTLY MOVING AND MANIPULATING THE DATA IN TABLES AND COLUMNS RATHER THAN AS AN UNSTRUCTURED ARRAY OF BYTES. THIS APPROACH COMPLEMENTS OTHER SPECIALIZED COMPUTATION ENGINES.
C1 [Wu, Lisa] Intel Labs, Santa Clara, CA 95054 USA.
   [Lottarini, Andrea; Paine, Timothy K.; Kim, Martha A.; Ross, Kenneth A.] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
C3 Intel Corporation; Columbia University
RP Wu, LS (corresponding author), Intel Labs, Santa Clara, CA 95054 USA.
EM lisa.wu@intel.com; flottarini@cs.columbia.edu; tkp2108@columbia.edu;
   martha@cs.columbia.edu; karg@cs.columbia.edu
OI Wills, Lisa/0000-0002-3574-3440; Kim, Martha/0000-0001-6243-5753
FU Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [1065338] Funding Source: National Science
   Foundation
CR Abadi DJ, 2009, PROC VLDB ENDOW, V2, P1664, DOI 10.14778/1687553.1687625
   Abadi DJ, 2007, PROC INT CONF DATA, P441
   [Anonymous], 2012, HARVARD BUSINESS REV
   [Anonymous], 2012, IEEE Data Eng. Bull.
   [Anonymous], 2015, 32 28NM GEN LIB IC D
   [Anonymous], INT 64 R IA 32 ARCH
   Boncz PA., 2012, IEEE Data Eng. Bull, V35, P21
   Chung EricS., 2013, Proceedings of the 40th Annual International Symposium on Com- puter Architecture, ISCA '13, P261
   Dally WJ, 2008, COMPUTER, V41, P27, DOI 10.1109/MC.2008.224
   David Howard, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P189, DOI 10.1145/1840845.1840883
   Dennis JackB., 1991, ADV TOPICS DATA FLOW
   Gebhart M., 2009, P 14 INT C ARCH SUPP, DOI [10.1145/1508244.1508246, DOI 10.1145/1508244.1508246]
   Graefe G., 1993, Proceedings. Ninth International Conference on Data Engineering (Cat. No.92CH3258-1), P209, DOI 10.1109/ICDE.1993.344061
   GURD JR, 1985, COMMUN ACM, V28, P34, DOI 10.1145/2465.2468
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   HICKS J, 1993, J PARALLEL DISTR COM, V18, P273, DOI 10.1006/jpdc.1993.1065
   IDC Research, 2014, WORLDW BIG DAT TECHN
   Ionescu MF, 1997, IPPS PROC, P303, DOI 10.1109/IPPS.1997.580914
   Lamb A, 2012, PROC VLDB ENDOW, V5, P1790, DOI 10.14778/2367502.2367518
   Parashar A., 2013, Intl. Symp. on Computer Architecture, P142
   Swanson S, 2007, ACM T COMPUT SYST, V25, P1, DOI 10.1145/1233307.1233308
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Wu L., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, P249
   Wu LS, 2014, ACM SIGPLAN NOTICES, V49, P255, DOI 10.1145/2541940.2541961
NR 24
TC 10
Z9 12
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 34
EP 46
DI 10.1109/MM.2015.51
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700006
DA 2024-07-18
ER

PT J
AU Curran, BW
   Eisen, LE
   Schwarz, EM
   Mak, PK
   Warnock, J
   Meaney, PJ
   Fee, M
AF Curran, Brian W.
   Eisen, Lee E.
   Schwarz, Eric M.
   Mak, Pak-kin
   Warnock, James
   Meaney, Patrick J.
   Fee, Michael
TI THE ZENTERPRISE 196 SYSTEM AND MICROPROCESSOR
SO IEEE MICRO
LA English
DT Article
ID DESIGN
AB THE ZENTERPRISE 196 IS THE LATEST IBM SYSTEM ZSERIES MAINFRAME COMPUTER, WHICH BUILDS ON IBM'S 46-YEAR HERITAGE OF COMPATIBLE ENTERPRISE-CLASS MACHINES. THIS DESIGN ADVANCES THE PRIOR Z10 PROCESSOR PIPELINE WITH OUT-OF-ORDER EXECUTION TO ACHIEVE CONSIDERABLE PERFORMANCE GAINS IN LEGACY ONLINE TRANSACTION PROCESSING AND COMPUTATIONALLY INTENSIVE WORKLOADS. THIS ARTICLE DESCRIBES THE SYSTEM STRUCTURE AND DETAILS OF THIS NEW HIGH-FREQUENCY MICROPROCESSOR.
C1 [Curran, Brian W.; Eisen, Lee E.] IBM STG, High Performance Processor Design Team, Poughkeepsie, NY 12601 USA.
   [Mak, Pak-kin] IBM STG, Syst Z Processor Subsyst Dev Team, Poughkeepsie, NY 12601 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM)
RP Curran, BW (corresponding author), IBM STG, High Performance Processor Design Team, A81A-P312,2455 S Rd, Poughkeepsie, NY 12601 USA.
EM curranb@us.ibm.com
RI Schwarz, Eric/U-2628-2019
CR Berridge R, 2007, IBM J RES DEV, V51, P685, DOI 10.1147/rd.516.0685
   Chan YH, 2003, DES AUT CON, P696, DOI 10.1109/DAC.2003.1219108
   *IBM, 2010, SA22783207 IBM
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Lastras-Montano L. A., 2011, P INF THEOR APPL WOR
   NARASIMHA S, 2006, P INT EL DEV M IEDM, DOI DOI 10.1109/IEDM.2006.346879
   Northrop GA, 2001, DES AUT CON, P426, DOI 10.1109/DAC.2001.935547
   PURI R, 2009, P INT S PHYS DES ISP, P59
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
   Visweswariah C, 2003, DES AUT CON, P343
   WARNOCK J, 2010, P INT SOL STAT CIRC, P178, DOI DOI 10.1109/ISSCC.2010.5433995
   Webb CF, 2008, IEEE MICRO, V28, P19, DOI 10.1109/MM.2008.26
   Wendel Dieter, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P102, DOI 10.1109/ISSCC.2010.5434074
NR 13
TC 10
Z9 11
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2011
VL 31
IS 2
BP 26
EP 40
DI 10.1109/MM.2011.34
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 750EK
UT WOS:000289527500005
DA 2024-07-18
ER

PT J
AU Shacham, O
   Azizi, O
   Wachs, M
   Qadeer, W
   Asgar, Z
   Kelley, K
   Stevenson, JP
   Richardson, S
   Horowitz, M
   Lee, B
   Solomatnikov, A
   Firoozshahian, A
AF Shacham, Ofer
   Azizi, Omid
   Wachs, Megan
   Qadeer, Wajahat
   Asgar, Zain
   Kelley, Kyle
   Stevenson, John P.
   Richardson, Stephen
   Horowitz, Mark
   Lee, Benjamin
   Solomatnikov, Alex
   Firoozshahian, Amin
TI RETHINKING DIGITAL DESIGN: WHY DESIGN MUST CHANGE
SO IEEE MICRO
LA English
DT Article
AB BECAUSE OF TECHNOLOGY SCALING, POWER DISSIPATION IS TODAY'S MAJOR PERFORMANCE LIMITER. MOREOVER, THE TRADITIONAL WAY TO ACHIEVE POWER EFFICIENCY, APPLICATION-SPECIFIC DESIGNS, IS PROHIBITIVELY EXPENSIVE. THESE POWER AND COST ISSUES NECESSITATE RETHINKING DIGITAL DESIGN. TO REDUCE DESIGN COSTS, WE NEED TO STOP BUILDING CHIP INSTANCES, AND START MAKING CHIP GENERATORS INSTEAD. DOMAIN-SPECIFIC CHIP GENERATORS ARE TEMPLATES THAT CODIFY DESIGNER KNOWLEDGE AND DESIGN TRADE-OFFS TO CREATE DIFFERENT APPLICATION-OPTIMIZED CHIPS.
C1 [Shacham, Ofer; Azizi, Omid] Stanford Univ, Chip Generator Grp, Stanford, CA 94305 USA.
   [Lee, Benjamin] Duke Univ, Durham, NC 27706 USA.
   [Azizi, Omid; Solomatnikov, Alex; Firoozshahian, Amin] Hicamp Syst, Menlo Pk, CA USA.
   [Richardson, Stephen] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
C3 Stanford University; Duke University; Stanford University
RP Shacham, O (corresponding author), Stanford Univ, Chip Generator Grp, 353 Serra Mall,Gates Bldg,Room 320, Stanford, CA 94305 USA.
EM shacham@stanford.edu
FU C2S2 Focus Center [1041388-237984]; DARPA Air Force Research Laboratory
   [FA8650-08-C-7829]; Sands Family Foundation; Sequoia Capital Stanford
   Graduate Fellowship; Cadence Design Systems Stanford Graduate Fellowship
FX We acknowledge the support of the C2S2 Focus Center, one of six research
   centers funded under the Focus Center Research Program (FCRP), a
   Semiconductor Research Corporation entity, under contract
   1041388-237984. We also acknowledge the support of DARPA Air Force
   Research Laboratory, contract FA8650-08-C-7829. Ofer Shacham is partly
   supported by the Sands Family Foundation. Megan Wachs is supported by a
   Sequoia Capital Stanford Graduate Fellowship. Kyle Kelley is supported
   by a Cadence Design Systems Stanford Graduate Fellowship. Finally, we
   thank the managers and staff at Tensilica for their technical support
   and cooperation.
CR [Anonymous], MOTION ESTIMATION IN
   Azizi O., 2010, Proceedings of the ACM International Symposium on Computer Architecture (ISCA), P26
   Balfour James, 2008, IEEE Computer Architecture Letters, V7, P29, DOI 10.1109/L-CA.2008.1
   COLLETT RE, 2010, 13 ANN DES AUT TEST
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Gorden M, 1965, Electronics, V38, P114, DOI [DOI 10.1109/N-SSC.2006.4785860, DOI 10.1109/JPROC.1998.658762]
   GROSE D, 2010, 47 DES AUT C DAC 10
   Hameed R., 2010, Proceedings of the 37th Annual International Symposium on Computer Architecture, DOI [10.1145/1815961.1815968, DOI 10.1145/1815961.1815968]
   Hangal S, 2004, CONF PROC INT SYMP C, P114
   HANRAHAN P, 2009, P 18 INT C PAR ARCH, pR15
   JOHNSON C, 2010, P IEEE INT SOL STAT, P14
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Li HY, 2005, LECT NOTES COMPUT SC, V3656, P367
   Naveh Y., 2006, Proc. of AAAI, P1720
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Shacham O, 2008, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2008.4771799
   Solomatnikov Alex, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P358, DOI 10.1145/1669112.1669159
   *STAND PERF EV COR, 2006, SPEC CPU2006 RES
   Wiegand T, 2003, IEEE T CIRC SYST VID, V13, P560, DOI 10.1109/TCSVT.2003.815165
NR 19
TC 50
Z9 82
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2010
VL 30
IS 6
BP 9
EP 24
DI 10.1109/MM.2010.81
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 698RA
UT WOS:000285609700003
DA 2024-07-18
ER

PT J
AU Ungerer, T
   Cazorla, FJ
   Sainrat, P
   Bernat, G
   Petrov, Z
   Cassé, H
   Rochange, C
   Quiñones, E
   Uhrig, S
   Gerdes, M
   Guliashvili, I
   Houston, M
   Kluge, F
   Metzlaff, S
   Mische, J
   Paolieri, M
   Wolf, J
AF Ungerer, Theo
   Cazorla, Francisco J.
   Sainrat, Pascal
   Bernat, Guillem
   Petrov, Zlatko
   Casse, Hugues
   Rochange, Christine
   Quinones, Eduardo
   Uhrig, Sascha
   Gerdes, Mike
   Guliashvili, Irakli
   Houston, Michael
   Kluge, Florian
   Metzlaff, Stefan
   Mische, Joerg
   Paolieri, Marco
   Wolf, Julian
CA The Merasa Project
TI MERASA: MULTICORE EXECUTION OF HARD REAL-TIME APPLICATIONS SUPPORTING
   ANALYZABILITY
SO IEEE MICRO
LA English
DT Article
AB The MERASA project aims to achieve a breakthrough in hardware design, hard real-time support in system software, and worst-case execution time analysis tools for embedded multicore processors. The project focuses on developing multicore processor designs for hard real-time embedded systems and techniques to guarantee the analyzability and timing predictability of every feature provided by the processor.
C1 [Ungerer, Theo; Kluge, Florian] Univ Augsburg, Dept Comp Sci, D-86159 Augsburg, Germany.
   [Cazorla, Francisco J.] Barcelona Supercomp Ctr, CAOS, Barcelona, Spain.
   [Paolieri, Marco] Barcelona Supercomp Ctr, Comp Architecture Dept, Barcelona, Spain.
   [Sainrat, Pascal; Casse, Hugues; Rochange, Christine] Univ Toulouse 3, F-31062 Toulouse, France.
C3 University of Augsburg; Universitat Politecnica de Catalunya; Barcelona
   Supercomputer Center (BSC-CNS); Universitat Politecnica de Catalunya;
   Barcelona Supercomputer Center (BSC-CNS); Universite de Toulouse;
   Universite Toulouse III - Paul Sabatier
RP Ungerer, T (corresponding author), Univ Augsburg, Dept Comp Sci, Univ Str 6A, D-86159 Augsburg, Germany.
EM ungerer@informatik.uni-augsburg.de
RI Quinones, Eduardo/C-4697-2016; Cazorla, Francisco J./D-7261-2016
OI Quinones, Eduardo/0000-0002-5465-964X; Cazorla, Francisco
   J./0000-0002-3344-376X
FU MERASA Project; European Community [216415]; European Social Funds;
   Spanish Ministry of Science and Innovation [JCI2009-05455]; Catalan
   Ministry for Innovation, Universities and Enterprise of the Catalan
   Government
FX The MERASA Project provided most of the funding for this work. The
   project is a specific targeted research project (STREP) funded by the
   European Community's Seventh Framework Programme under grant agreement
   no. 216415 and performed by the partners University of Augsburg
   (coordinator), Barcelona Supercomputing Center, Universite Paul
   Sabatier, Rapita Systems, and Honeywell International. Marco Paolieri is
   partially supported by the Catalan Ministry for Innovation, Universities
   and Enterprise of the Catalan Government, and European Social Funds.
   Eduardo Quinones is partially funded by the Spanish Ministry of Science
   and Innovation under the grant Juan de la Cierva JCI2009-05455.
CR BALLABRIGA C, 2010, IFIP WORKSH SOFTW TE, P35
   BONENFANT A, 2010, IRITRR20108FR U P SA
   de Michiel M, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P161, DOI 10.1109/RTCSA.2008.53
   *INF TECHN, 2008, TRICORE 1 US MAN V 1
   LI YTS, 1995, SIGPLAN NOTICES, V30, P88, DOI 10.1145/216633.216666
   Metzlaff S., 2008, MEDEA 08 P 9 WORKSHO, P38, DOI DOI 10.1145/1509084.1509090
   Mische J, 2010, LECT NOTES COMPUT SC, V5974, P2, DOI 10.1007/978-3-642-11950-7_2
   Mische J, 2008, PR IEEE COMP DESIGN, P371, DOI 10.1109/ICCD.2008.4751887
   Paolieri M, 2009, IEEE EMBED SYST LETT, V1, P86, DOI 10.1109/LES.2010.2041634
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   *RAP SYST, 2008, RAPITIME WHIT PAP
   ROCHANGE C, 2007, T HIGH PERFORMANCE E, V2, P109
   *STRAT 2 DSP DEV B, 2006, REF MAN
   Wolf Julian, 2010, Proceedings of the 2010 13th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC 2010). Volume I: Main Symposium, P193, DOI 10.1109/ISORC.2010.31
NR 14
TC 99
Z9 108
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2010
VL 30
IS 5
BP 66
EP 75
DI 10.1109/MM.2010.78
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 682AD
UT WOS:000284366400007
DA 2024-07-18
ER

PT J
AU Andersen, DG
   Swanson, S
AF Andersen, David G.
   Swanson, Steven
TI RETHINKING FLASH IN THE DATA CENTER
SO IEEE MICRO
LA English
DT Article
AB Deployment of flash memory depends on making the most of its unique properties instead of treating it as a drop-in replacement for existing technologies.
C1 [Andersen, David G.] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Swanson, Steven] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
C3 Carnegie Mellon University; University of California System; University
   of California San Diego
RP Andersen, DG (corresponding author), Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
EM dga@cs.cmu.edu; swanson@cs.ucsd.edu
OI Swanson, Steven/0000-0002-5896-1037
CR ANDERSEN DG, P ACM SIGOPS 22 S OP, P1
   BORCHERS A, 2010, COMMUNICATION
   GRUPP LM, P 42 ANN IEEE ACM IN, P24
NR 3
TC 36
Z9 49
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2010
VL 30
IS 4
BP 52
EP 54
DI 10.1109/MM.2010.71
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 639CT
UT WOS:000280949100008
DA 2024-07-18
ER

PT J
AU Poovey, JA
   Conte, TM
   Levy, M
   Gal-On, S
AF Poovey, Jason A.
   Conte, Thomas M.
   Levy, Markus
   Gal-On, Shay
TI A BENCHMARK CHARACTERIZATION OF THE EEMBC BENCHMARK SUITE
SO IEEE MICRO
LA English
DT Article
AB BENCHMARK CONSUMERS EXPECT BENCHMARK SUITES TO BE COMPLETE, ACCURATE, AND CONSISTENT, AND BENCHMARK SCORES SERVE AS RELATIVE MEASURES OF PERFORMANCE. HOWEVER, IT IS IMPORTANT TO UNDERSTAND HOW BENCHMARKS STRESS THE PROCESSORS THAT THEY AIM TO TEST. THIS STUDY EXPLORES THE STRESS POINTS OF THE EEMBC EMBEDDED BENCHMARK SUITE USING THE BENCHMARK CHARACTERIZATION TECHNIQUE.
C1 [Poovey, Jason A.; Conte, Thomas M.] Georgia Inst Technol, Coll Comp, Atlanta, GA 30332 USA.
   [Gal-On, Shay] Intel, Santa Clara, CA 95052 USA.
C3 University System of Georgia; Georgia Institute of Technology; Intel
   Corporation
RP Poovey, JA (corresponding author), Georgia Inst Technol, Coll Comp, 266 Ferst Dr,KACB 2334, Atlanta, GA 30332 USA.
EM japoovey@gatech.edu; shay@eembc.org
OI Conte, Thomas Martin/0000-0001-7037-2377
CR [Anonymous], 2006, P 15 INT C PARALLEL
   BELL R, 2005, P 19 ACM INT C SUP I, P111
   Conte T. M., 1993, Proceeding of the Twenty-Sixth Hawaii International Conference on System Sciences (Cat. No.93TH0501-7), P517, DOI 10.1109/HICSS.1993.270688
   Conte TM, 1998, IEEE T COMPUT, V47, P714, DOI 10.1109/12.689650
   CONTE TM, 1991, COMPUTER, V24, P48, DOI 10.1109/2.67193
   Hoste K, 2007, IEEE MICRO, V27, P63, DOI 10.1109/MM.2007.56
   Joshi A, 2006, IEEE T COMPUT, V55, P769, DOI 10.1109/TC.2006.85
   Joshi A, 2008, ACM T ARCHIT CODE OP, V5, DOI 10.1145/1400112.1400115
   Joshi AM, 2008, INT S HIGH PERF COMP, P209
   Karkhanis TejasS., 2007, Proceedings of the 34th annual international symposium on computer architecture, P402
   KOLENCE KW, 1973, ACM SIGMETRICS PERFO, V2, P2, DOI DOI 10.1145/1041613.1041614
   Kurmas Z, 2003, PROCEEDINGS OF THE 11TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER TELECOMMUNICATIONS SYSTEMS, P6
   Silva A, 2007, P IEEE RAP SYST PROT, P3
   Viana Pablo., 2008, GLSVLSI '08: Proceedings of the 18th ACM Great Lakes symposium on VLSI, P71
NR 14
TC 74
Z9 88
U1 1
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2009
VL 29
IS 5
BP 18
EP 29
DI 10.1109/MM.2009.74
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 515XN
UT WOS:000271506300004
DA 2024-07-18
ER

PT J
AU Lindholm, E
   Nickolls, J
   Oberman, S
   Montrym, J
AF Lindholm, Erik
   Nickolls, John
   Oberman, Stuart
   Montrym, John
TI NVIDIA Tesla: A unified graphics and computing architecture
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 19 Conference
CY AUG 19-21, 2007
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB TO ENABLE FLEXIBLE, PROGRAMMABLE GRAPHICS AND HIGH-PERFORMANCE COMPUTING, NVIDIA HAS DEVELOPED THE TESLA SCALABLE UNIFIED GRAPHICS AND PARALLEL COMPUTING ARCHITECTURE. ITS SCALABLE PARALLEL ARRAY OF PROCESSORS IS MASSIVELY MULTITHREADED AND PROGRAMMABLE IN C OR VIA GRAPHICS APIS.
C1 [Lindholm, Erik; Nickolls, John; Oberman, Stuart; Montrym, John] NVIDIA, GPU Hardware Grp, Santa Clara, CA 95050 USA.
C3 Nvidia Corporation
RP Lindholm, E (corresponding author), NVIDIA, GPU Hardware Grp, 2701 San Tomas Expressway, Santa Clara, CA 95050 USA.
EM elindholm@nvidia.com; jnickolls@nvidia.com
CR Andrews J, 2006, IEEE MICRO, V26, P25, DOI 10.1109/MM.2006.45
   Blythe D, 2006, ACM T GRAPHIC, V25, P724, DOI 10.1145/1141911.1141947
   ELDER G, 2002, EUR SIGGR WORKSH GRA
   Lindholm E, 2001, COMP GRAPH, P149, DOI 10.1145/383259.383274
   *MICR, DX SPEC
   Montrym J, 2005, IEEE MICRO, V25, P41, DOI 10.1109/MM.2005.37
   Nickolls John, 2008, ACM Queue, V6, DOI 10.1145/1365490.1365500
   NVIDIA, 2007, CUDA TECHN
   *NVIDIA, 2007, CUDA PROGR GUID 1 1
   Nyland L., 2007, GPU GEMS, P677
   Oberman SF, 2005, P S COMP ARITHM, P272, DOI 10.1109/ARITH.2005.7
   SHIMPI AL, 2006, ANANDTEC         NOV
   Stone JE, 2007, J COMPUT CHEM, V28, P2618, DOI 10.1002/jcc.20829
   Stone S., 2007, P 1 WORKSH GEN PURP
   2003, MICROSOFT DIRECTX 9
NR 15
TC 757
Z9 1020
U1 2
U2 49
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2008
VL 28
IS 2
BP 39
EP 55
DI 10.1109/MM.2008.31
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 298LZ
UT WOS:000255690500006
DA 2024-07-18
ER

PT J
AU Ogras, UY
   Marculescu, R
   Lee, HG
   Choudhary, P
   Marculescu, D
   Kaufman, M
   Nelson, P
AF Ogras, Umit Y.
   Marculescu, Radu
   Lee, Hyung Gyu
   Choudhary, Puru
   Marculescu, Diana
   Kaufman, Michael
   Nelson, Peter
TI Challenges and promising results in NoC prototyping using FPGAs
SO IEEE MICRO
LA English
DT Article
AB Although a significant amount of theoretical work supports the potential of NOC architectures, such results need to be demonstrated by actual implementations before the NOC paradigm becomes a reality. Besides demonstrating the feasibility of the overall approach, prototyping enables accurate evaluation of power, performance, area, and various design tradeoffs. This article presents four NOC prototypes, discusses the challenges associated with their design, and assesses the potential of the NOC approach.
C1 Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Ogras, UY (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
RI Ogras, Umit/JQX-1586-2023; Marculescu, Diana/Q-4925-2019; Marculescu,
   Radu/AAR-5320-2021
OI Ogras, Umit/0000-0002-5045-5535; Marculescu, Diana/0000-0002-5734-4221;
   Marculescu, Radu/0000-0003-1826-7646
CR Benini Luca, 2006, Networks on Chips: Technology and Tools (Systems on Silicon)
   Burger D, 2004, COMPUTER, V37, P44, DOI 10.1109/MC.2004.65
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Lee HG, 2005, ANALOG INTEGR CIRC S, V42, P239, DOI 10.1007/s10470-005-6758-5
   Lee HG, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255460
   Lee K, 2004, ISSCC DIG TECH PAP I, V47, P152, DOI 10.1109/ISSCC.2004.1332639
   Muttersbach J., 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), P52, DOI 10.1109/ASYNC.2000.836791
   Ogras UY, 2007, DES AUT CON, P110, DOI 10.1109/DAC.2007.375135
   Ogras UY, 2006, DES AUT TEST EUROPE, P710
   Rijpkema E, 2003, IEE P-COMPUT DIG T, V150, P294, DOI 10.1049/ip-cdt:20030830
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   VANGAL S, 2007, P IEEE INT SOL STAT, P98
NR 12
TC 20
Z9 21
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2007
VL 27
IS 5
BP 86
EP 95
DI 10.1109/MM.2007.4378786
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 226WV
UT WOS:000250620100009
DA 2024-07-18
ER

PT J
AU Wawrzynek, J
   Patterson, D
   Oskin, M
   Lu, SL
   Kozyrakis, C
   Hoe, JC
   Chiou, D
   Asanovic, K
AF Wawrzynek, John
   Patterson, David
   Oskin, Mark
   Lu, Shih-Lien
   Kozyrakis, Christoforos
   Hoe, James C.
   Chiou, Derek
   Asanovic, Krste
TI RAMP: Research accelerator for multiple processors
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 18 Conference
CY AUG 20-22, 2006
CL Stanford Univ, Palo Alto, CA
HO Stanford Univ
AB The RAMP project's goal is to enable the intensive, multidisciplinary innovation that the computing industry will need to tackle the problems of parallel processing. RAMP itself is an open-source, community-developed, FPGA-based emulator of parallel architectures. Its design framework lets a large, collaborative community develop and contribute reusable, composable design modules. Three complete designs - for transactional memory, distributed systems, and distributed-shared memory - demonstrate the platform's potential.
C1 Univ Calif Berkeley, Div Comp Sci, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley
RP Wawrzynek, J (corresponding author), Univ Calif Berkeley, Div Comp Sci, 631 Soda Hall, Berkeley, CA 94720 USA.
EM johnw@eecs.berkeley.edu
RI Lu, Shih-Lien/JPX-4195-2023
OI Hoe, James/0000-0002-9302-5287
CR ADLTABATABAI AR, 2006, ACM QUEUE, V4
   [Anonymous], 6 WORKSH COMP ARCH E
   [Anonymous], 2 WORKSH ARCH RES US
   [Anonymous], 1342 U WISC COMP SCI
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   CARLSTROM BD, 2006, 1 WORKSH SOFTW TOOLS
   Chang C, 2005, IEEE DES TEST COMPUT, V22, P114, DOI 10.1109/MDT.2005.30
   EMER J, 2002, ASIM PERFORMANCE MOD, V22, P68
   Hamm L.L., 2004, PRELIMINARY ION EXCH, P1, DOI [10.2172/827202, DOI 10.2172/827202]
   KLEINOSOWSKI A, 2002, 0208 U MINN ARCTIC L
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Oner K., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P60, DOI 10.1145/201310.201321
   PAI VS, 1997, 9705 RICE U EL COMP
   ROSENBLUM M, 1995, IEEE PARALL DISTRIB, V3, P34, DOI 10.1109/88.473612
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   WEEK S, 2007, P 15 ACM SIGDA INTL, P116
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
NR 17
TC 78
Z9 96
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2007
VL 27
IS 2
BP 46
EP 57
DI 10.1109/MM.2007.39
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 188II
UT WOS:000247913200007
DA 2024-07-18
ER

PT J
AU Van Biesbrouck, M
   Calder, B
   Eeckhout, L
AF Van Biesbrouck, Michael
   Calder, Brad
   Eeckhout, Lieven
TI Efficient sampling startup for SimPoint
SO IEEE MICRO
LA English
DT Article
AB Sampling techniques dramatically shorten simulation times for industry-standard benchmarks, but establishing the correct architecture and microarchitecture states at the beginning of each sample can be time-consuming. This article compares the accuracy and speed of various sampling startup techniques, introducing touched memory image and memory hierarchy state. together, these two techniques reduce sampled benchmark simulation times from hours to minutes.
C1 Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Calder, B (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr,Dept 0404, La Jolla, CA 92093 USA.
EM calder@cs.ucsd.edu
CR Conte TM, 1996, PR IEEE COMP DESIGN, P468, DOI 10.1109/ICCD.1996.563595
   Durbhakula M, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P23, DOI 10.1109/HPCA.1999.744317
   Eeckhout L, 2005, COMPUT J, V48, P451, DOI 10.1093/comjnl/bxh103
   Haskins JohnW., 2005, ACM T ARCHIT CODE OP, V2, P78
   Luk Chi-Keung, 2005, P 2005 ACM SIGPLAN C, P190, DOI [DOI 10.1145/1064978.1065034, 10.1145]
   NARAYANASAMY S, 2006, P JOINT INT C MEAS M, P216, DOI DOI 10.1145/1140277.1140303
   Ringenberg J, 2005, INT SYM PERFORM ANAL, P78, DOI 10.1109/ISPASS.2005.1430561
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   VANBIESBROUCK M, 2005, P INT C HIGH PERF EM, P47
   Wenisch TF, 2006, INT SYM PERFORM ANAL, P2
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
   Yi JJ, 2005, INT S HIGH PERF COMP, P266
NR 12
TC 10
Z9 11
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2006
VL 26
IS 4
BP 32
EP 42
DI 10.1109/MM.2006.68
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 074DC
UT WOS:000239791900006
DA 2024-07-18
ER

PT J
AU Asano, T
   Silberman, J
   Dhong, SH
   Takahashi, O
   White, M
   Cottier, S
   Nakazato, T
   Kawasumi, A
   Yoshihara, H
AF Asano, T
   Silberman, J
   Dhong, SH
   Takahashi, O
   White, M
   Cottier, S
   Nakazato, T
   Kawasumi, A
   Yoshihara, H
TI Low-power design approach of 11FO4 256-Kbyte embedded Sram for the
   synergistic processor element of a cell processor
SO IEEE MICRO
LA English
DT Article
AB THE SYNERGISTIC PROCESSOR ELEMENT IS A NEW ARCHITECTURE ORIENTED FOR MULTIMEDIA AND STREAMING PROCESSING. IN THIS ARCHITECTURE, THE MEMORY IS NOT A CACHE BUT A PRIVATE OR SCRATCH PAD MEMORY. SUCH A MEMORY IS SIMPLE AND NEEDS TO BE HIGH-FREQUENCY AND LARGE SPACE IN LOW-POWER. THIS DESIGN USES AN 11 FAN-OUT OF FOUR (11 F04), Six-CYCLE, FULLY PIPELINED, EMBEDDED 256-KBYTE SRAM FOR THIS PURPOSE. THE DESIGN'S MEMORY IS NOT ONE HARD MACRO, BUT A GROUP OF CUSTOM MACROS PHYSICALLY DISTRIBUTED TO OPTIMIZE THE PIPELINE.
C1 IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   IBM Corp, Austin, TX USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM)
RP 415-10 Kitanosho Cho,Omihachiman Shi, Shiga 5230806, Japan.
EM tasano@jp.ibm.com
RI Dhong, Sang/W-2039-2019; Kawasumi, Atsushi/X-4715-2019
CR Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   ASANO T, 2005, 2005 IEEE INT SOL ST, P486
   ASANO T, 2005, 2005 IEEE INT SOL ST, P446
   Bhavnagarwala AJ, 2001, IEEE J SOLID-ST CIRC, V36, P658, DOI 10.1109/4.913744
   Flachs B., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P134
   Heald R, 1998, IEEE J SOLID-ST CIRC, V33, P1682, DOI 10.1109/4.726558
   Kobayashi T., 1992, 1992 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.92CH3173-2), P28, DOI 10.1109/VLSIC.1992.229252
   PHAM D, 2005, 2005 INT SOL STAT CI, P592
   TAKAHASHI O, 2005, P COOL CHIPS VIII, P433
   Widodo L, 2005, 2005 IEEE International SOI Conference, Proceedings, P139, DOI 10.1109/SOI.2005.1563566
NR 10
TC 6
Z9 8
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 30
EP 38
DI 10.1109/MM.2005.94
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300006
DA 2024-07-18
ER

PT J
AU Srinivasan, ST
   Rajwar, R
   Akkary, H
   Gandhi, A
   Upton, M
AF Srinivasan, ST
   Rajwar, R
   Akkary, H
   Gandhi, A
   Upton, M
TI Continual flow pipelines: Achieving resource-efficient latency tolerance
SO IEEE MICRO
LA English
DT Article
AB CONTINUAL FLOW PIPELINES LET A PROCESSOR CORE SUSTAIN A VERY LARGE AND ADAPTIVE INSTRUCTION WINDOW WHILE KEEPING ITS SCHEDULER AND REGISTER FILE SMALL. THE RESULTING IMPROVED CACHE EFFICIENCY, RESOURCE DECOUPLING, AND LOOK-AHEAD CAPABILITY ENABLE MANY SUCH CORES TO RESIDE ON A SINGLE CHIP FOR HIGH THROUGHPUT WHILE ENABLING HIGH SINGLE-THREAD PERFORMANCE.
C1 Intel Corp, Intel Microproc Technol Labs, Hillsboro, OR 97124 USA.
C3 Intel Corporation
RP Rajwar, R (corresponding author), Intel Corp, Intel Microproc Technol Labs, M-S JF3-332,2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM ravi.rajwar@intel.com
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   Akkary H, 2003, IEEE MICRO, V23, P11, DOI 10.1109/MM.2003.1261382
   Cristal A, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P48, DOI 10.1109/HPCA.2004.10008
   CRISTAL A, 2002, UPCDAC200239
   DUNDAS J, 1997, P 11 INT C SUP, P68
   HINTON G, 2001, INTEL TECHNOLOGY FEB
   KARKHANIS T, 2002, P WORKSH MEM PERF IS
   Lebeck AR, 2002, CONF PROC INT SYMP C, P59, DOI 10.1109/ISCA.2002.1003562
   Monreal Teresa, 2000, J INSTRUCTION LEVEL, V2
   Moudgill M., 1993, Proceedings of the 26th Annual International Symposium on Microarchitecture (Cat. No.93TH0602-3), P202, DOI 10.1109/MICRO.1993.282742
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Srinivasan S, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P107, DOI 10.1109/ICCAD.2004.1382552
NR 12
TC 7
Z9 9
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 62
EP 73
DI 10.1109/MM.2004.71
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900010
DA 2024-07-18
ER

PT J
AU Meyer, M
AF Meyer, M
TI A novel processor architecture with exact tag-free pointers
SO IEEE MICRO
LA English
DT Article
ID GARBAGE COLLECTION; REAL-TIME
AB ALONG WITH THE SUCCESS OF JAVA, GARBAGE COLLECTION ADVANCES TO EMBEDDED AND REAL-TIME SYSTEMS. OUR NOVEL PROCESSOR ARCHITECTURE LAYS THE FOUNDATION FOR EFFICIENT REAL-TIME GARBAGE COLLECTION IN HARDWARE AND GUARANTEES POINTER INTEGRITY AT THE MACHINE-CODE LEVEL.
C1 Univ Stuttgart, IKR, D-70569 Stuttgart, Germany.
C3 University of Stuttgart
RP Meyer, M (corresponding author), Univ Stuttgart, IKR, Pfaffenwaldring 47, D-70569 Stuttgart, Germany.
EM meyer@ikr.uni-stuttgart.de
CR Agesen O, 1998, ACM SIGPLAN NOTICES, V33, P269, DOI 10.1145/277652.277738
   [Anonymous], 1984, Capability-Based Computer Systems
   BAKER HG, 1978, COMMUN ACM, V21, P280, DOI 10.1145/359460.359470
   DIJKSTRA EW, 1978, COMMUN ACM, V21, P966, DOI 10.1145/359642.359655
   HILL M, 1986, IEEE COMPUT, V19, P8
   Jones Richard., 1996, GARBAGE COLLECTION
   Moon DavidA., 1984, C RECORD 1984 ACM S, P235, DOI DOI 10.1145/800055.802040
   NILSEN KD, 1994, J PROGRAM LANG, V2, P1
   Siebert F., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P96, DOI 10.1109/RTCSA.1999.811198
   Srisa-an W, 2003, IEEE T MOBILE COMPUT, V2, P89, DOI 10.1109/TMC.2003.1217230
   UNGAR D, 1984, P 11 ANN S COMP ARCH, P188
   Wise D. S., 1997, LISP and Symbolic Computation, V10, P159, DOI 10.1023/A:1007715101339
   Wolczko Mario., 1992, POS, P396
   ZORN B, 1990, CUCS49490 U COL
NR 14
TC 15
Z9 17
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2004
VL 24
IS 3
BP 46
EP 55
DI 10.1109/MM.2004.2
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 834VV
UT WOS:000222439900007
DA 2024-07-18
ER

PT J
AU Julien, N
   Laurent, J
   Senn, E
   Martin, E
AF Julien, N
   Laurent, J
   Senn, E
   Martin, E
TI Power consumption modeling and characterization of the TlC6201
SO IEEE MICRO
LA English
DT Article
AB THIS NEW APPROACH CHARACTERIZES POWER DISSIPATION ON COMPLEX DSPs. ITS PROCESSOR MODEL RE-LIES ON AN INITIAL FUNCTIONAL-LEVEL POWER ANALYSIS OF THE TARGET PROCESSOR TOGETHER WITH A CHARACTERIZATION THAT QUALIFIES THE MORE SIGNIFICANT ARCHITECTURAL AND ALGORITHMIC PARAMETERS FOR POWER DISSIPATION. THESE PARAMETERS COME FROM A SIMPLE PROFILING OF THE ASSEMBLY CODE. THIS FUNCTIONAL MODEL ACCOUNTS FOR DEEPLY PIPELINED, SUPERSCALAR, AND HIERARCHICAL MEMORY ARCHITECTURES.
C1 Univ S Brittany, Lester Lab, Lorient, France.
RP Julien, N (corresponding author), Lester Ctr Rech, Rue St Maude,BP 92116, F-56321 Lorient, France.
EM nathalie.julien@univ-ubs.fr
CR Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Gebotys CH, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P121, DOI 10.1109/LPE.1998.708172
   KLASS B, 1998, INT S COMP ARCH POW
   Qu G, 2000, DES AUT CON, P810
   ROY K, 1997, P NATO ADV STUD I LO
   SENN E, 2002, LECT NOTES COMPUTER, V2451, P332
   Sinha A, 2001, DES AUT CON, P220, DOI 10.1109/DAC.2001.935508
   Steinke S., 2001, P INT WORKSH POW TIM
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   [No title captured]
   1999, TMS320C6X USERS GUID
NR 12
TC 32
Z9 32
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2003
VL 23
IS 5
BP 40
EP 49
DI 10.1109/MM.2003.1240211
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734FL
UT WOS:000186044300005
DA 2024-07-18
ER

PT J
AU Rusci, M
   Tuytelaars, T
AF Rusci, Manuele
   Tuytelaars, Tinne
TI On-Device Customization of Tiny Deep Learning Models for Keyword
   Spotting With Few Examples
SO IEEE MICRO
LA English
DT Article
AB Designing a customized keyword spotting (KWS) deep neural network (DNN) for tiny sensors is a time-consuming process, demanding training a new odel on a remote server with a dataset of collected keywords. This article investigates the effectiveness of a DNN-based KWS classifier that can be initialized on-device simply by recording a few examples of the target commands. At runtime, the classifier computes the distance between the DNN output and the prototypes of the recorded keywords. By experimenting with multiple tiny machine learning models on the Google Speech Command dataset, we report an accuracy of up to 80% using only 10 examples of utterances not seen during training. When deployed on a multicore microcontroller with a power envelope of 25 mW, the most accurate ResNet15 model takes 9.7 ms to process a 1-s speech frame, demonstrating the feasibility of on-device KWS customization for tiny devices without requiring any backpropagation-based transfer learning.
C1 [Rusci, Manuele; Tuytelaars, Tinne] Katholieke Univ Leuven, B-3000 Leuven, Belgium.
C3 KU Leuven
RP Rusci, M (corresponding author), Katholieke Univ Leuven, B-3000 Leuven, Belgium.
EM manuele.rusci@esat.kuleuven.be; tinne.tuytelaars@esat.kuleuven.be
RI Rusci, Manuele/W-7346-2019; Tuytelaars, Tinne/B-4319-2015
OI Rusci, Manuele/0000-0001-7458-4019; Tuytelaars,
   Tinne/0000-0003-3307-9723
FU European Horizon Europe program [101067475]; Marie Curie Actions (MSCA)
   [101067475] Funding Source: Marie Curie Actions (MSCA)
FX This work was partly supported by the European Horizon Europe program
   under Grant Agreement 101067475. We thank Marco Fariselli for the
   technical support in developing the system solution.
CR Chen GG, 2015, INT CONF ACOUST SPEE, P5236, DOI 10.1109/ICASSP.2015.7178970
   Coucke A, 2019, INT CONF ACOUST SPEE, P6351, DOI 10.1109/ICASSP.2019.8683474
   Huh J, 2021, IEEE W SP LANG TECH, P133, DOI 10.1109/SLT48900.2021.9383571
   Kim B, 2022, INTERSPEECH, P4621, DOI 10.21437/Interspeech.2022-921
   Li MR, 2023, IEEE T CONSUM ELECTR, V69, P65, DOI 10.1109/TCE.2022.3213075
   López-Espejo I, 2022, IEEE ACCESS, V10, P4169, DOI 10.1109/ACCESS.2021.3139508
   MAZUMDER M, 2021, P INT, P4214
   *ML COMM, ML COMM TI INF BECH
   Rusci M., 2022, JOINT EUROPEAN C MAC, P606
   VYGON R, 2021, P SPEECH COMP 23 INT, P773
   Zhai A., 2019, 30 BRIT MACH VIS C 2
   Zhang Y., 2017, ARXIV171107128
NR 12
TC 1
Z9 1
U1 7
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 50
EP 57
DI 10.1109/MM.2023.3311826
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400009
OA hybrid
DA 2024-07-18
ER

PT J
AU Aananthakrishnan, S
   Abedin, S
   Cavé, V
   Checconi, F
   Bois, KD
   Eyerman, S
   Fryman, JB
   Heirman, W
   Howard, J
   Hur, I
   Jain, S
   Landowski, MM
   Ma, K
   Nelson, J
   Pawlowski, R
   Petrini, F
   Szkoda, S
   Tayal, S
   Tithi, JJ
   Vandriessche, Y
AF Aananthakrishnan, Sriram
   Abedin, Shamsul
   Cave, Vincent
   Checconi, Fabio
   Bois, Kristof Du
   Eyerman, Stijn
   Fryman, Joshua B.
   Heirman, Wim
   Howard, Jason
   Hur, Ibrahim
   Jain, Samkit
   Landowski, Marek M.
   Ma, Kevin
   Nelson, Jarrod
   Pawlowski, Robert
   Petrini, Fabrizio
   Szkoda, Sebastian
   Tayal, Sanjaya
   Tithi, Jesmin Jahan
   Vandriessche, Yves
TI The Intel Programmable and Integrated Unified Memory Architecture Graph
   Analytics Processor
SO IEEE MICRO
LA English
DT Article
DE Instruction sets; Memory management; Engines; Bandwidth;
   Synchronization; Prefetching; Single-photon avalanche diodes; High
   performance computing; Graphical models; Big Data; Data models
AB High-performance large-scale graph analytics are essential to timely analyze relationships in big datasets. Conventional processor architectures suffer from inefficient resource usage and bad scaling on those workloads. To enable efficient and scalable graph analysis, Intel developed the Programmable Integrated Unified Memory Architecture (PIUMA) as a part of the DARPA Hierarchical Identify Verify Exploit (HIVE) program. PIUMA consists of many multithreaded cores, fine-grained memory and network accesses, a globally shared address space, powerful offload engines, and a tightly integrated optical interconnection network. This article presents the PIUMA architecture and documents our experience in designing and building a prototype chip and its bring-up process. PIUMA silicon has successfully powered on demonstrating key aspects of the architecture, some of which will be incorporated into future Intel products.
C1 [Aananthakrishnan, Sriram] Intel Corp, Extreme Scale Comp Team, Hillsboro, OR 97124 USA.
   [Abedin, Shamsul; Cave, Vincent; Checconi, Fabio; Fryman, Joshua B.; Howard, Jason; Hur, Ibrahim; Ma, Kevin; Nelson, Jarrod; Pawlowski, Robert] Intel Corp, Hillsboro, OR 97124 USA.
   [Bois, Kristof Du; Eyerman, Stijn; Heirman, Wim; Vandriessche, Yves] Intel Corp, B-1040 Brussels, Belgium.
   [Landowski, Marek M.; Szkoda, Sebastian] Intel Corp, PL-2280298 Gdansk, Poland.
   [Petrini, Fabrizio; Tithi, Jesmin Jahan] Intel Corp, Santa Clara, CA 95054 USA.
   [Tayal, Sanjaya] Intel Corp, Engn, Hillsboro, OR 97124 USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation; Intel
   Corporation; Intel Corporation; Intel Corporation
RP Aananthakrishnan, S (corresponding author), Intel Corp, Extreme Scale Comp Team, Hillsboro, OR 97124 USA.
EM sriram.aananthakrishnan@intel.com; shamsul.abedin@intel.com;
   vincent.cave@intel.com; fabio.checconi@intel.com;
   kristof.du.bois@intel.com; stijn.eyerman@intel.com;
   joshua.b.fryman@intel.com; wim.heirman@intel.com;
   jason.m.howard@intel.com; ibrahim.hur@intel.com; samkit.jain@intel.com;
   marek.m.landowski@intel.com; kevin.p.ma@intel.com;
   jarrod.a.nelson@intel.com; robert.pawlowski@intel.com;
   fabrizio.petrini@intel.com; sebastian.szkoda@intel.com;
   sanjaya.tayal@intel.com; jesmin.jahan.tithi@intel.com;
   yves.vandriessche@intel.com
OI Howard, Jason/0009-0005-6250-6108; jain, samkit/0009-0000-7016-6100
NR 0
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 78
EP 87
DI 10.1109/MM.2023.3295848
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500012
DA 2024-07-18
ER

PT J
AU Chowdhuryy, MHI
   Ewetz, R
   Awad, A
   Yao, F
AF Chowdhuryy, Md Hafizul Islam
   Ewetz, Rickard
   Awad, Amro
   Yao, Fan
TI Understanding and Characterizing Side Channels Exploiting Phase-Change
   Memories
SO IEEE MICRO
LA English
DT Article
DE Phase change materials; Timing; Security; Resistance; Encryption;
   Microarchitecture; Hardware; Nonvolatile memory; Side-channel attacks
AB Recent advances in nonvolatile memory (NVM), together with their performance-optimized architectural schemes, position NVMs as promising building blocks for future main memory. However, the security of such techniques has not been explored. This article performs the first study on information leakage threats in phase-change memories (PCM). We propose an attack framework, read-saw (R-SAW), that systematically investigates side channel vulnerabilities in representative read techniques under interline and intraline interleaving for multilevel cells. Our evaluation shows that the new side channels can accurately leak program secrets (e.g., crypto keys) and are extremely robust to noise. Our work highlights the need to understand microarchitecture security for emerging memory devices.
C1 [Chowdhuryy, Md Hafizul Islam] Univ Cent Florida, Orlando, FL 32816 USA.
   [Ewetz, Rickard; Yao, Fan] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA.
   [Awad, Amro] North Carolina State Univ Raleigh, Elect & Comp Engn Dept, Morrisville, NC USA.
C3 State University System of Florida; University of Central Florida; State
   University System of Florida; University of Central Florida
RP Chowdhuryy, MHI (corresponding author), Univ Cent Florida, Orlando, FL 32816 USA.
EM reyad@knights.ucf.edu; rickard.ewetz@ucf.edu; ajawad@ncsu.edu;
   fan.yao@ucf.edu
OI Yao, Fan/0000-0002-0360-5641
FU U.S. National Science Foundation [CNS-2008339, CNS-1908471]
FX This work was supported in part by the U.S. National Science Foundation
   under Grants CNS-2008339 and CNS-1908471.
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 8
EP 15
DI 10.1109/MM.2023.3238894
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500005
DA 2024-07-18
ER

PT J
AU Berger, DS
   Ernst, D
   Li, HC
   Zardoshti, P
   Shah, MN
   Rajadnya, S
   Lee, ST
   Hsu, LS
   Agarwal, I
   Hill, MD
   Bianchini, R
AF Berger, Daniel. S. S.
   Ernst, Daniel
   Li, Huaicheng
   Zardoshti, Pantea
   Shah, Monish
   Rajadnya, Samir
   Lee, Scott
   Hsu, Lisa
   Agarwal, Ishwar
   Hill, Mark. D. D.
   Bianchini, Ricardo
TI Design Tradeoffs in CXL-Based Memory Pools for Public Cloud Platforms
SO IEEE MICRO
LA English
DT Article
DE Servers; Memory management; Cloud computing; Bandwidth; Random access
   memory; Costs; Hardware
AB Dynamic random-access memory (DRAM) is a key driver of performance and cost in public cloud servers. At the same time, a significant amount of DRAM is underutilized due to fragmented use across servers. Emerging interconnects such as Compute Express Link (CXL) offers a path toward improving utilization through memory pooling. However, the design space of CXL-based memory systems is large, with key questions around the size, reach, and topology of the memory pool. At the same time, using pools require navigating complex design constraints around performance, virtualization, and management. This article discusses why cloud providers should deploy CXL memory pools, key design constraints, and observations in designing toward practical deployment. We identify configuration examples with significant positive return of investment.
C1 [Berger, Daniel. S. S.] Microsoft Azure, Azure Syst Res Grp, Redmond, WA 98052 USA.
   [Ernst, Daniel] Microsoft Azure, Leading Edge Architecture Pathfinding LEAP, Redmond, WA 98052 USA.
   [Li, Huaicheng] Virginia Tech, Blacksburg, VA 24061 USA.
   [Zardoshti, Pantea] Microsoft Azure, AzSR Grp, Redmond, WA 98052 USA.
   [Shah, Monish; Rajadnya, Samir; Hill, Mark. D. D.] Microsoft Azure, LEAP Grp, Redmond, WA 98052 USA.
   [Lee, Scott] Microsoft, Redmond, WA 98052 USA.
   [Hsu, Lisa; Bianchini, Ricardo] Microsoft Azure, Redmond, WA 98052 USA.
   [Agarwal, Ishwar] Intel Corp, Santa Clara, CA 95054 USA.
   [Hill, Mark. D. D.] Univ Wisconsin Madison, Madison, WI 53715 USA.
C3 Virginia Polytechnic Institute & State University; Microsoft; Intel
   Corporation; University of Wisconsin System; University of Wisconsin
   Madison
RP Berger, DS (corresponding author), Microsoft Azure, Azure Syst Res Grp, Redmond, WA 98052 USA.
EM daberg@microsoft.com; danernst@microsoft.com; huaicheng@cs.vt.edu;
   pzardoshti@microsoft.com; monish.shah@microsoft.com;
   srajadnya@microsoft.com; scolee@microsoft.com; lisa.hsu@microsoft.com;
   ishwar.agarwal@intel.com; markhill@microsoft.com; ricardob@microsoft.com
RI L, H/AAM-2796-2021; Berger, Daniel/B-3756-2014
OI Berger, Daniel/0000-0002-3911-1512
CR AsteraLabs Leo, 2022, MEM CONN PLATF CXL 1
   Calciu I, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P79, DOI 10.1145/3445814.3446713
   Computeexpresslink, 2020, CXL SPEC
   Cortez E, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P153, DOI 10.1145/3132747.3132772
   Gao PX, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P249
   Gu JC, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P649
   Guo ZY, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P417, DOI 10.1145/3503222.3507762
   Hadary O, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P845
   intel, 2015, INT RES DIR TECHN IN
   Lesokhin I, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P449, DOI 10.1145/3037697.3037710
   Li HC, 2023, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, VOL 2, ASPLOS 2023, P574, DOI 10.1145/3575693.3578835
   Li HC, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P591, DOI 10.1145/3373376.3378531
   microchip, 2021, CXL US CAS DRIV NEED
   Pinto C, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P868, DOI 10.1109/MICRO50266.2020.00075
   Ruan ZY, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P315
   Sharma D. D., 2020, PROC IEEE S HIGH PER, P5
   Shiratake S, 2020, IEEE INT MEM WORKSH, P1, DOI 10.1109/imw48823.2020.9108122
   Su L., 2021, AMD UNVEILS WORKLOAD
   Tirmazi M, 2020, PROCEEDINGS OF THE FIFTEENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS'20), DOI 10.1145/3342195.3387517
   Zhang QZ, 2021, PROC VLDB ENDOW, V15, P766, DOI 10.14778/3503585.3503587
NR 20
TC 8
Z9 8
U1 3
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 30
EP 38
DI 10.1109/MM.2023.3241586
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9QX7
UT WOS:000965192100001
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, Shane
TI Distributed Discretion by the Slice
SO IEEE MICRO
LA English
DT Article
DE Information technology; Investment; Business; Commercialization;
   Software engineering; Tracking; Food products
AB Reports on the success of Domino's Pizza as a company who has profited from the investment in information technology. Modern information technology has grown from an assortment and assembly of innovative improvements since the commercialization of the Internet in the middle of the 1990s. Domino's Pizza is among the largest fast-food firms in the world. Domino's today sells three million pizzas a day in over seventeen thousand stores across ninety countries. Believe it or not, investments in information technology played an essential role in achieving that status. (Truth in advertising: Much of what this column discusses comes from a study written by my colleagues. See Groysberg et al.1 if you want a longer description.) For our purposes, the Domino's experience has many useful and common features from which to generalize. It is obvious, for example, that Domino's did not invent the Internet, the smartphone, broadband, nor the World Wide Web, Web2.0, or any of the other advances in information technology infrastructure. As inmany other firms, its efforts took advantage of the opportunity afforded by advanced Internet technologies. Those efforts involved considerable investment and co-invention, and the point of the story is to understand those co-inventions.
C1 [Greenstein, Shane] Harvard Sch Business, Boston, MA 02163 USA.
C3 Harvard University
RP Greenstein, S (corresponding author), Harvard Sch Business, Boston, MA 02163 USA.
EM sgreenstein@hbs.edu
OI Greenstein, Shane/0000-0001-7015-9568
CR Groysberg B., 2021, N2421057 HARV BUS SC
NR 1
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 142
EP 144
DI 10.1109/MM.2022.3208464
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600034
OA Bronze
DA 2024-07-18
ER

PT J
AU Oliveira, GF
   Gómez-Luna, J
   Ghose, S
   Boroumand, A
   Mutlu, O
AF Oliveira, Geraldo F.
   Gomez-Luna, Juan
   Ghose, Saugata
   Boroumand, Amirali
   Mutlu, Onur
TI Accelerating Neural Network Inference With Processing-in-DRAM: From the
   Edge to the Cloud
SO IEEE MICRO
LA English
DT Article
DE Artificial neural networks; Computer architecture; Random access memory;
   Computational modeling; Energy efficiency; Analytical models;
   Throughput; Edge computing; Cloud computing
AB Neural networks (NNs) are growing in importance and complexity. An NN's performance (and energy efficiency) can be bound either by computation or memory resources. The processing-in-memory (PIM) paradigm, where computation is placed near or within memory arrays, is a viable solution to accelerate memory-bound NNs. However, PIM architectures vary in form, where different PIM approaches lead to different tradeoffs. Our goal is to analyze, discuss, and contrast dynamic random-access memory (DRAM)-based PIM architectures for NN performance and energy efficiency. To do so, we analyze three state-of-the-art PIM architectures: 1) UPMEM, which integrates processors and DRAM arrays into a single 2-D chip, 2) Mensa, a 3-D-stacking-based PIM architecture tailored for edge devices, and 3) SIMDRAM, which uses the analog principles of DRAM to execute bit-serial operations. Our analysis reveals that PIM greatly benefits memory-bound NNs: 1) UPMEM provides 23x the performance of a high-end graphics processing unit (GPU) when the GPU requires memory oversubscription for a general matrix-vector multiplication kernel, 2) Mensa improves energy efficiency and throughput by 3.0x and 3.1x over the baseline Edge tensor processing unit for 24 Google edge NN models, and 3) SIMDRAM outperforms a central processing unit/graphics processing unit by 16.7x/1.4x for three binary NNs. We conclude that the ideal PIM architecture for NN models depends on a model's distinct attributes, due to the inherent architectural design choices.
C1 [Oliveira, Geraldo F.; Gomez-Luna, Juan; Mutlu, Onur] Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland.
   [Ghose, Saugata] Univ Illinois, Urbana, IL 61801 USA.
   [Boroumand, Amirali] Google, Mountain View, CA 94043 USA.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; University of
   Illinois System; University of Illinois Urbana-Champaign; Google
   Incorporated
RP Oliveira, GF (corresponding author), Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland.
EM geraldod@safari.ethz.ch; juan.gomez@safari.ethz.ch; ghose@illinois.edu;
   amirali.boroumand@gmail.com; omutlu@gmail.com
RI Luna, Juan/IWE-2786-2023; Ghose, Saugata/GPK-2625-2022
OI Ghose, Saugata/0000-0002-9138-0613; Mutlu, Onur/0000-0002-0075-2312; de
   Oliveira Junior, Geraldo Francisco/0000-0003-1557-4819; Gomez Luna,
   Juan/0000-0002-6514-1571
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P336, DOI 10.1145/2749469.2750385
   Ali ME, 2020, IEEE T CIRCUITS-I, V67, P155, DOI 10.1109/TCSI.2019.2945617
   Angizi S, 2019, PR GR LAK SYMP VLSI, P45, DOI 10.1145/3299874.3317984
   Asghari-Moghaddam H, 2016, INT SYMP MICROARCH
   Boroumand A, 2021, INT CONFER PARA, P159, DOI 10.1109/PACT52795.2021.00019
   Boroumand A, 2018, ACM SIGPLAN NOTICES, V53, P316, DOI [10.1145/3296957.3173177, 10.1145/3173162.3173177]
   Chang KK, 2016, INT S HIGH PERF COMP, P568, DOI 10.1109/HPCA.2016.7446095
   Devaux F., 2019, 2019 IEEE HOT CHIPS, P1, DOI DOI 10.1109/HOTCHIPS.2019.8875680
   Gao M, 2017, OPER SYST REV, V51, P751, DOI 10.1145/3037697.3037702
   Giannoula C, 2022, P ACM MEAS ANAL COMP, V6, DOI 10.1145/3508041
   Gomez-Luna J., 2021, arXiv
   Gomez-Luna J, 2022, IEEE ACCESS, V10, P52565, DOI 10.1109/ACCESS.2022.3174101
   Google, Edge TPU
   Hajinazar N, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P329, DOI 10.1145/3445814.3446749
   He ZZ, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3369391
   Li SC, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P696, DOI [10.1109/MICRO.2018.00062, 10.1109/MICR0.2018.00062]
   Niu D., 2022, P IEEE INT SOL STAT, V65, P1
   Oliveira GF, 2021, IEEE ACCESS, V9, P134457, DOI 10.1109/ACCESS.2021.3110993
   Qin XL, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON PROGNOSTICS AND HEALTH MANAGEMENT (ICPHM), P1, DOI [10.1109/ATNAC.2017.8215431, 10.1109/ICPHM.2017.7998297]
   Seshadri Vivek, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P185, DOI 10.1145/2540708.2540725
   Seshadri V., 2016, arXiv
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Seshadri V, 2015, IEEE COMPUT ARCHIT L, V14, P127, DOI 10.1109/LCA.2015.2434872
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Xin X, 2020, INT S HIGH PERF COMP, P303, DOI 10.1109/HPCA47549.2020.00033
NR 25
TC 3
Z9 3
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 25
EP 38
DI 10.1109/MM.2022.3202350
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Misra, PA
   Manousakis, I
   Choukse, E
   Jalili, M
   Goiri, I
   Raniwala, A
   Worrier, B
   Alissa, H
   Ramakrishnan, B
   Tuma, P
   Belady, C
   Fontoura, M
   Bianchini, R
AF Misra, Pulkit A.
   Manousakis, Ioannis
   Choukse, Esha
   Jalili, Majid
   Goiri, Inigo
   Raniwala, Ashish
   Worrier, Brijesh
   Alissa, Husam
   Ramakrishnan, Bharath
   Tuma, Phillip
   Belady, Christian
   Fontoura, Marcus
   Bianchini, Ricardo
TI Overclocking in Immersion-Cooled Datacenters
SO IEEE MICRO
LA English
DT Article
AB Large cloud providers are starting to leverage liquid cooling for an increasing number of workloads. Liquid cooling enables providers to overclock server components, but they must tradeoff the potential increase in performance with higher power draw and reliability implications. We argue that two-phase immersion cooling is the most promising technology and, in that context, explore overclocking, its uses, and implications.
C1 [Misra, Pulkit A.; Choukse, Esha; Goiri, Inigo; Bianchini, Ricardo] Microsoft Res, Redmond, WA USA.
   [Manousakis, Ioannis; Raniwala, Ashish; Worrier, Brijesh; Fontoura, Marcus] Microsoft Azure, Redmond, WA 98052 USA.
   [Jalili, Majid] Univ Texas Austin, Austin, TX 78712 USA.
   [Alissa, Husam; Ramakrishnan, Bharath; Belady, Christian] Microsoft CO I, Redmond, WA USA.
   [Tuma, Phillip] 3M Co, St Paul, MN USA.
C3 Microsoft; University of Texas System; University of Texas Austin; 3M
RP Misra, PA (corresponding author), Microsoft Res, Redmond, WA USA.
EM pumisra@microsoft.com; iomanous@microsoft.com;
   esha.choukse@microsoft.com; majid@utexas.edu; inigog@microsoft.com;
   asraniwala@microsoft.com; Brijesh.Ramachandran@microsoft.com;
   hualissa@microsoft.com; Bharath.Ramakrishnan@microsoft.com;
   petuma@mmm.com; Christian.Belady@microsoft.com; marcusfo@microsoft.com;
   ricardob@microsoft.com
OI Ramakrishnan, Bharath/0000-0002-2858-3557; Misra,
   Pulkit/0000-0002-7716-1406
CR [Anonymous], 2017, NEW REL AV SERV RAS
   [Anonymous], 2015, 2 PHAS IMM COOL REV
   Google, CLOUD TENS PROC UN
   Hadary O, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P845
   Intel, TURB BOOST TECHN 2 0
   Jalili M, 2021, CONF PROC INT SYMP C, P623, DOI 10.1109/ISCA52012.2021.00055
   Microsoft, AZ AUT
   Microsoft, FSV2 SER VMS
   Microsoft, AZ SUST
   Microsoft, COOL DAT SERV MICR T
   Sun Y., 2019, Summarizing cpu and gpu design trends with product data
   Zhong Y, 2019, LARGE SCALE DEPLOYME
NR 12
TC 4
Z9 5
U1 12
U2 54
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 10
EP 17
DI 10.1109/MM.2022.3163107
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400003
DA 2024-07-18
ER

PT J
AU Grisenthwaite, R
AF Grisenthwaite, Richard
TI The Milestones That Define Arm's Past, Present, and Future
SO IEEE MICRO
LA English
DT Article
C1 [Grisenthwaite, Richard] Arm Ltd, Cambridge CB1 9NJ, England.
C3 Arm Holdings
RP Grisenthwaite, R (corresponding author), Arm Ltd, Cambridge CB1 9NJ, England.
EM Richard.Grisenthwaite@arm.com
OI Grisenthwaite, Richard/0000-0002-0594-3206
CR Bannister S, 2019, ARM
   Marzouk Z., 2021, ITPRO 0129
   Myers J., 2020, ARM
   Soderquist P, 1997, IEEE MICRO, V17, P56, DOI 10.1109/40.612224
   Torchinsky J, 2020, ARSTECHNICA
   Walshe B., 2015, BRIEF HIST ARM 1
   Watson RNM, 2015, P IEEE S SECUR PRIV, P20, DOI 10.1109/SP.2015.9
   Weaver VM, 2009, PR IEEE COMP DESIGN, P459, DOI 10.1109/ICCD.2009.5413117
NR 8
TC 0
Z9 0
U1 2
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 58
EP 67
DI 10.1109/MM.2021.3112024
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100011
DA 2024-07-18
ER

PT J
AU Bertels, K
   Sarkar, A
   Ashraf, I
AF Bertels, Koen
   Sarkar, Aritra
   Ashraf, Imran
TI Quantum Computing-From NISQ to PISQ
SO IEEE MICRO
LA English
DT Article
AB Given the impeding timeline of developing good quality quantum processing units, it is the moment to rethink the approach to advance quantum computing research. Rather than waiting for quantum hardware technologies to mature, we need to start assessing in tandem the impact of the occurrence of quantum computing in various scientific fields. However, to this purpose, we need to use a complementary but quite different approach than proposed by the NISQ vision, which is heavily focused on and burdened by the engineering challenges. That is why we propose and advocate the PISQ approach: Perfect Intermediate Scale Quantum computing based on the already known concept of perfect qubits. This will allow researchers to focus much more on the development of new applications by defining the algorithms in terms of perfect qubits and evaluate them on quantum computing simulators that are executed on supercomputers. It is not the long-term solution but will currently allow universities to research on quantum logic and algorithms and companies can already start developing their internal know-how on quantum solutions.
C1 [Bertels, Koen; Sarkar, Aritra; Ashraf, Imran] QBeeX Europe, Brasschaat, Belgium.
   [Bertels, Koen] Univ Leuven, Leuven, Belgium.
   [Bertels, Koen] Univ Porto, Porto, Portugal.
   [Sarkar, Aritra; Ashraf, Imran] QBeeX Singapore, Singapore, Singapore.
   [Sarkar, Aritra] Delft Univ Technol, NL-2628 CD Delft, Netherlands.
   [Ashraf, Imran] HITEC Univ, Rawalpindi 47080, Punjab, Pakistan.
C3 KU Leuven; Universidade do Porto; Delft University of Technology
RP Bertels, K (corresponding author), QBeeX Europe, Brasschaat, Belgium.; Bertels, K (corresponding author), Univ Leuven, Leuven, Belgium.; Bertels, K (corresponding author), Univ Porto, Porto, Portugal.
RI Sarkar, Aritra/HCH-8108-2022; ashraf, imran/HJA-5212-2022; Bertels,
   Koen/ABG-3443-2020
OI Sarkar, Aritra/0000-0002-3026-6892; ashraf, imran/0000-0003-4480-2489;
   Bertels, Koen/0000-0001-9310-4885
CR Bertels K., 2020, DES AUT TEST EUROPE, P1
   Bertels K., ARXIV210202035, P2021
   Budhrani R., 2020, THESIS DELFT U TECHN
   Chen ZY, 2018, SCI BULL, V63, P964, DOI 10.1016/j.scib.2018.06.007
   Khammassi N., 2020, OpenQL: a portable quantum programming framework for quantum accelerators
   Khammassi Nader, 2018, CQASM V10 COMMON QUA
   Preskill J., 2021, ARXIV210610522
   Preskill J, 2018, QUANTUM-AUSTRIA, V2, DOI 10.22331/q-2018-08-06-79
NR 8
TC 15
Z9 17
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 24
EP 31
DI 10.1109/MM.2021.3099195
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800012
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Whatmough, PN
   Donato, M
   Ko, GG
   Lee, SK
   Brooks, D
   Wei, GY
AF Whatmough, Paul N.
   Donato, Marco
   Ko, Glenn G.
   Lee, Sae-Kyu
   Brooks, David
   Wei, Gu-Yeon
TI CHIPKIT: An Agile, Reusable Open-Source Framework for Rapid Test Chip
   Development
SO IEEE MICRO
LA English
DT Article
DE IP networks; System-on-chip; Clocks; Robustness; Standards; Tools;
   Random access memory; Agile design; design reuse; testing; open-source
ID PROCESSOR
AB The current trend for domain-specific architectures has led to renewed interest in research test chips to demonstrate new specialized hardware. Tapeouts also offer huge pedagogical value garnered from real hands-on exposure to the whole system stack. However, success with tapeouts requires hard-earned experience, and the design process is time consuming and fraught with challenges. Therefore, custom chips have remained the preserve of a small number of research groups, typically focused on circuit design research. This article describes the CHIPKIT framework: a reusable SoC subsystem which provides basic IO, an on-chip programmable host, off-chip hosting, memory, and peripherals. This subsystem can be readily extended with new IP blocks to generate custom test chips. Central to CHIPKIT is an agile RTL development flow, including a code generation tool called VGEN. Finally, we discuss best practices for full-chip validation across the entire design cycle.
C1 [Whatmough, Paul N.; Donato, Marco; Ko, Glenn G.] Harvard Univ, Cambridge, MA 02138 USA.
   [Whatmough, Paul N.] Arm Res, Hardware Machine Learning, Boston, MA 02451 USA.
   [Lee, Sae-Kyu] IBM Res, Armonk, NY USA.
   [Brooks, David] Harvard Univ, Comp Sci, Cambridge, MA 02138 USA.
   [Wei, Gu-Yeon] Harvard Univ, Elect Engn & Comp Sci, Cambridge, MA 02138 USA.
C3 Harvard University; International Business Machines (IBM); Harvard
   University; Harvard University
RP Whatmough, PN (corresponding author), Harvard Univ, Cambridge, MA 02138 USA.; Whatmough, PN (corresponding author), Arm Res, Hardware Machine Learning, Boston, MA 02451 USA.
EM paul.whatmough@arm.com; mdonato@seas.harvard.edu; gko@seas.harvard.edu;
   saekyu.lee@ibm.com; dbrooks@seas.harvard.edu; guyeon@seas.harvard.edu
OI Donato, Marco/0000-0002-9354-3447
FU Applications Driving Architectures Research Center, a JUMP Center - SRC;
   Applications Driving Architectures Research Center, a JUMP Center -
   DARPA
FX This work was supported by the Applications Driving Architectures
   Research Center, a JUMP Center cosponsored by SRC and DARPA.
CR Bachrach J, 2012, DES AUT CON, P1212
   Carloni LucaP., 2016, Proc. of the Design Automation Conference DAC, P1
   Khailany B., 2018, P 55 ACM ESDA IEEE D
   Ko G. G., 2020, P S VLSI CIRC
   Lee SK, 2019, IEEE J SOLID-ST CIRC, V54, P1982, DOI 10.1109/JSSC.2019.2913098
   Lockhart D, 2014, INT SYMP MICROARCH, P280, DOI 10.1109/MICRO.2014.50
   Sutherland S., 2013, P SYN US GROUP C
   Taylor-Rowan M, 2019, PSYCHOL MED, V49, P685, DOI 10.1017/S0033291718002003
   Venu B., 2020, ENABLING HARDWARE AC
   Whatmough PN, 2018, IEEE J SOLID-ST CIRC, V53, P2722, DOI 10.1109/JSSC.2018.2841824
   Whatrnough PN, 2019, SYMP VLSI CIRCUITS, pC34, DOI 10.23919/VLSIC.2019.8778002
   Xi S. L., 2019, ARXIV191204481
NR 12
TC 12
Z9 13
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 32
EP 40
DI 10.1109/MM.2020.2995809
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kaplan, R
   Yavits, L
   Ginosar, R
AF Kaplan, Roman
   Yavits, Leonid
   Ginosar, Ran
TI RASSA: Resistive Prealignment Accelerator for Approximate DNA Long Read
   Mapping
SO IEEE MICRO
LA English
DT Article
AB DNA read mapping is a computationally expensive bioinformatics task, required for genome assembly and consensus polishing. It requires to find the best-fitting location for each DNA read on a long reference sequence. A novel resistive approximate similarity search accelerator (RASSA) exploits charge distribution and parallel in-memory processing to reflect a mismatch count between DNA sequences. RASSA implementation of DNA long-read prealignment outperforms the state-of-the-art solution, minimap2, by 16-77 with comparable accuracy and provides two orders of magnitude higher throughput than GateKeeper, a short-read prealignment hardware architecture implemented in FPGA.
C1 [Kaplan, Roman] Technion Israel Inst Technol, Fac Elect Engn, Haifa, Israel.
   [Yavits, Leonid] Technion Israel Inst Technol, Elect Engn, Haifa, Israel.
   [Ginosar, Ran] Technion Israel Inst Technol, Dept Elect Engn, Haifa, Israel.
   [Ginosar, Ran] Technion Israel Inst Technol, VLSI Syst Res Ctr, Haifa, Israel.
C3 Technion Israel Institute of Technology; Technion Israel Institute of
   Technology; Technion Israel Institute of Technology; Technion Israel
   Institute of Technology
RP Kaplan, R (corresponding author), Technion Israel Inst Technol, Fac Elect Engn, Haifa, Israel.
EM romankap@gmail.com; leonid.yavits@nububbles.com; ran@ee.technion.ac.il
RI Yavits, Leonid/IAM-3200-2023; Kaplan, Roman/JPX-9215-2023
CR Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   Alser M, 2017, BIOINFORMATICS, V33, P3355, DOI 10.1093/bioinformatics/btx342
   Berlin K, 2015, NAT BIOTECHNOL, V33, P623, DOI 10.1038/nbt.3238
   Imani M, 2017, INT S HIGH PERF COMP, P445, DOI 10.1109/HPCA.2017.28
   Jameson JL, 2015, OBSTET GYNECOL SURV, V70, P612, DOI 10.1097/01.ogx.0000472121.21647.38
   Kaplan Roman, 2017, IEEE Micro, V37, P20, DOI 10.1109/MM.2017.3211121
   Kim JS, 2018, BMC GENOMICS, V19, DOI 10.1186/s12864-018-4460-0
   Laver T, 2015, Biomol Detect Quantif, V3, P1
   Li H, 2018, BIOINFORMATICS, V34, P3094, DOI 10.1093/bioinformatics/bty191
   Li H, 2016, BIOINFORMATICS, V32, P2103, DOI 10.1093/bioinformatics/btw152
   Quick J, 2016, NATURE, V530, P228, DOI 10.1038/nature16996
   Rhoads A, 2015, GENOM PROTEOM BIOINF, V13, P278, DOI 10.1016/j.gpb.2015.08.002
   Weirather Jason L, 2017, F1000RESEARCH
NR 13
TC 14
Z9 16
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2019
VL 39
IS 4
SI SI
BP 44
EP 54
DI 10.1109/MM.2018.2890253
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IM0XV
UT WOS:000477713900007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Husemann, R
   Susin, AA
   Roesler, V
AF Husemann, Ronaldo
   Susin, Altamiro Amadeu
   Roesler, Valter
TI Optimized Solution to Accelerate in Hardware an Intra H.264/SVC Video
   Encoder
SO IEEE MICRO
LA English
DT Article
ID TRANSFORM
AB This paper introduces a real-time intra H.264/SVC encoder CMOS 180 nm implementation. Results confirmed it as an efficient approach that is able to encode up to 16 layers for 1080p videos at 30 fps.
C1 [Husemann, Ronaldo; Roesler, Valter] Univ Fed Rio Grande do Sul, Porto Alegre, RS, Brazil.
   [Husemann, Ronaldo; Susin, Altamiro Amadeu] Univ Fed Rio Grande do Sul, Elect Engn, Porto Alegre, RS, Brazil.
   [Susin, Altamiro Amadeu] Univ Fed Rio Grande do Sul, Comp Sci, Porto Alegre, RS, Brazil.
C3 Universidade Federal do Rio Grande do Sul; Universidade Federal do Rio
   Grande do Sul; Universidade Federal do Rio Grande do Sul
RP Husemann, R (corresponding author), Univ Fed Rio Grande do Sul, Porto Alegre, RS, Brazil.; Husemann, R (corresponding author), Univ Fed Rio Grande do Sul, Elect Engn, Porto Alegre, RS, Brazil.
EM ronaldo.husemann@ufrgs.br; altamiro.susin@ufrgs.br; roesler@inf.ufrgs.br
FU FINEP
FX The authors would like to thank FINEP for financial support.
CR Asma B, 2017, INT J ADV COMPUT SC, V8, P281
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Husemann R., 2011, P IEEE 54 INT MIDW S, P978
   Khairy M, 2016, INT J ADV COMPUT SC, V7, P220
   Khan MUK, 2015, IEEE T COMPUT AID D, V34, P2049, DOI 10.1109/TCAD.2015.2446933
   Korah R, 2008, J SIGNAL PROCESS SYS, V53, P261, DOI 10.1007/s11265-008-0163-0
   Li GL, 2013, IEEE T VLSI SYST, V21, P636, DOI 10.1109/TVLSI.2012.2190536
   Logashanmugam E, 2008, INT J COMPUT SCI NET, V8, P167
   Niranjan D., 2009, P 16 IEEE INT C IM P, P2661
   Rieckl J., 2008, THESIS, P53
   Sanchez Y., 2011, P ACM MULT SYST SAN, P250
   Schwarz H, 2007, IEEE T CIRC SYST VID, V17, P1103, DOI 10.1109/TCSVT.2007.905532
   Sze V, 2009, IEEE J SOLID-ST CIRC, V44, P2943, DOI 10.1109/JSSC.2009.2028933
   Tzu-Der Chuang, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P330, DOI 10.1109/ISSCC.2010.5433908
   Unanue I., 2011, TUTORIAL H 264 SVC S, P4
   Zhang G., 2014, THESIS, P124
   Zrida K., 2012, COMPLEXITY PERFORMAN
NR 17
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2018
VL 38
IS 6
BP 8
EP 17
DI 10.1109/MM.2018.2880163
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HF3CF
UT WOS:000454112400003
DA 2024-07-18
ER

PT J
AU Fu, X
   Rol, MA
   Bultink, CC
   van Someren, J
   Khammassi, N
   Ashraf, I
   Vermeulen, RFL
   de Sterke, JC
   Vlothuizen, WJ
   Schouten, RN
   Almudever, CG
   DiCarlo, L
   Bertels, K
AF Fu, X.
   Rol, M. A.
   Bultink, C. C.
   van Someren, J.
   Khammassi, N.
   Ashraf, I.
   Vermeulen, R. F. L.
   de Sterke, J. C.
   Vlothuizen, W. J.
   Schouten, R. N.
   Almudever, C. G.
   DiCarlo, L.
   Bertels, K.
TI A Microarchitecture for a Superconducting Quantum Processor
SO IEEE MICRO
LA English
DT Article
AB This article proposes a quantum microarchitecture, QuMA. Flexible programmability of a quantum processor is achieved by multilevel instructions decoding, abstracting analog control into digital control, and translating instruction execution with non-deterministic timing into event trigger with precise timing. QuMA is validated by several single-qubit experiments on a superconducting qubit.
C1 [Fu, X.; van Someren, J.; Khammassi, N.; Ashraf, I.] Delft Univ Technol, QuTech, Quantum & Comp Engn Dept, Delft, Netherlands.
   [Rol, M. A.] Delft Univ Technol, QuTech, Fac Appl Sci, Delft, Netherlands.
   [Bultink, C. C.] Delft Univ Technol, QuTech, Fac Appl Phys, Delft, Netherlands.
   [Vermeulen, R. F. L.; Schouten, R. N.; Almudever, C. G.; Bertels, K.] Delft Univ Technol, QuTech, Delft, Netherlands.
   [de Sterke, J. C.] Top Embedded Syst, FPGA Design, Best, Netherlands.
   [Vlothuizen, W. J.] Netherlands Org Appl Sci Res, QuTech, Radar Technol Dept, The Hague, Netherlands.
   [DiCarlo, L.] Delft Univ Technol, QuTech, Dept Quantum Nanosci, Delft, Netherlands.
C3 Delft University of Technology; Delft University of Technology; Delft
   University of Technology; Delft University of Technology; Netherlands
   Organization Applied Science Research; Delft University of Technology
RP Fu, X (corresponding author), Delft Univ Technol, QuTech, Quantum & Comp Engn Dept, Delft, Netherlands.
EM X.Fu-1@tudelft.nl; M.A.Rol@tudelft.nl; C.C.Bultink@tudelft.nl;
   J.vanSomeren-1@tudelft.nl; N.Khammassi@tudelft.nl; I.Ashraf@tudelft.nl;
   R.F.L.Vermeulen@tudelft.nl; Jacob.de.sterke@topic.nl;
   wouter.vlothuizen@tno.nl; R.N.Schouten@tudelft.nl;
   C.GarciaAlmudever-1@tudelft.nl; L.Dicarlo@tudelft.nl;
   K.L.M.Bertels@tudelft.nl
RI G Almudever, Carmen/KCK-2227-2024; Almudever, Carmen G./AAI-1999-2019;
   Fu, Xiang/KIJ-8663-2024; Bertels, Koen/ABG-3443-2020; DiCarlo,
   Leonardo/F-8714-2010; Rol, Michiel Adriaan/ABB-4002-2021
OI Bertels, Koen/0000-0001-9310-4885; Rol, Michiel
   Adriaan/0000-0001-9726-1239; G. Almudever, Carmen/0000-0002-3800-2357
FU China Scholarship Council; Intel Corporation; ERC Synergy Grant; Office
   of the Director of National Intelligence (ODNI), Intelligence Advanced
   Research Projects Activity (IARPA), via the U.S. Army Research Office
   grant [W911NF-16-1-0071]
FX A previous version of this article appears in the Proceedings of the
   50th Annual IEEE/ACM International Symposium on Microarchitecture. We
   thank M. Tiggelman, S. Visser, J. Somers, L. Riesebos, E. Garrido
   Barrabes, and E. Charbon for contributions to an early version of the
   control box; H. Homulle for rendering Figure 1; and L. Lao, H.A. Du
   Nguyen, R. Versluis, and F.T. Chong for discussions. We acknowledge
   funding from the China Scholarship Council, Intel Corporation, an ERC
   Synergy Grant, and the Office of the Director of National Intelligence
   (ODNI), Intelligence Advanced Research Projects Activity (IARPA), via
   the U.S. Army Research Office grant W911NF-16-1-0071. The views and
   conclusions contained herein are those of the authors and should not be
   interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of the ODNI, IARPA, or the
   U.S. Government. The U.S. Government is authorized to reproduce and
   distribute reprints for Governmental purposes notwithstanding any
   copyright annotation thereon.
CR Almudever CG, 2017, DES AUT TEST EUROPE, P836, DOI 10.23919/DATE.2017.7927104
   [Anonymous], 2017, BBN TECHNOLOGIES ARB
   [Anonymous], 2017, M3202A PXIE ARBITRAR
   Epstein JM, 2014, PHYS REV A, V89, DOI 10.1103/PhysRevA.89.062321
   Fowler A. G., 2012, PHYS REV A, V86
   Fu X., 2016, P ACM INT C COMP FRO
   Hornibrook JM, 2015, PHYS REV APPL, V3, DOI 10.1103/PhysRevApplied.3.024010
   Khammassi N, 2017, DES AUT TEST EUROPE, P464, DOI 10.23919/DATE.2017.7927034
   O'Brien TE, 2017, NPJ QUANTUM INFORM, V3, DOI 10.1038/s41534-017-0039-x
   Peruzzo A, 2014, NAT COMMUN, V5, DOI 10.1038/ncomms5213
   Reed M., 2013, Entanglement and Quantum Error Correction with Superconducting Qubits, Lulu.com, Morrisville
   Riesebos L., 2017, P 54 ANN DESIGN AUTO, P76
NR 12
TC 19
Z9 29
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 40
EP 47
DI 10.1109/MM.2018.032271060
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Finkbeiner, T
   Hush, G
   Larsen, T
   Lea, P
   Leidel, J
   Manning, T
AF Finkbeiner, Tim
   Hush, Glen
   Larsen, Troy
   Lea, Perry
   Leidel, John
   Manning, Troy
TI In-Memory Intelligence
SO IEEE MICRO
LA English
DT Article
AB In-Memory Intelligence attempts to place a massive array of bit-serial computing elements on pitch with the memory array, as close to the information as possible. This contrasts with near-memory devices that rely on some form of storage but must communicate with that storage via a fast, low-latency interface. Initial results show stair-step improvements in performance and power for various applications.
C1 [Finkbeiner, Tim] Micron Technol, DRAM Engn Grp, Boise, ID 83706 USA.
   [Hush, Glen; Larsen, Troy; Lea, Perry] Micron Technol, Boise, ID 83706 USA.
   [Leidel, John] Micron Technol, Adv Memory Syst, Boise, ID 83706 USA.
   [Manning, Troy] Micron Technol, Adv Mem Syst DRAM Solut Grp, Boise, ID 83706 USA.
C3 Micron Technology; Micron Technology; Micron Technology; Micron
   Technology
RP Finkbeiner, T (corresponding author), Micron Technol, DRAM Engn Grp, Boise, ID 83706 USA.
EM tpfinkbeiner@micron.com; ghush@micron.com; troylarsen@micron.com;
   plea@cradlepoint.com; jleidel@tactcomplabs.com; tmanning@micron.com
CR [Anonymous], 2002, THESIS U ILLINOIS UR
   Choi JW, 2013, INT PARALL DISTRIB P, P661, DOI 10.1109/IPDPS.2013.77
   Dlugosch P, 2014, IEEE T PARALL DISTR, V25, P3088, DOI 10.1109/TPDS.2014.8
   Elliott Duncan G., 1992, P IEEE CUST INT CIRC, P30
   GOKHALE M, 1995, COMPUTER, V28, P23, DOI 10.1109/2.375174
   Kogge P. M., 1994, Proceedings of the 1994 International Conference on Parallel Processing, P77
   Nair R, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2015.2409732
   Patterson D., 1996, HOT CHIPS S
   POTTER JL, 1983, COMPUTER, V16, P62, DOI 10.1109/MC.1983.1654168
   Siegl P, 2016, MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P295, DOI 10.1145/2989081.2989087
   STONE HS, 1970, IEEE T COMPUT, VC 19, P73, DOI 10.1109/TC.1970.5008902
NR 11
TC 18
Z9 24
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2017
VL 37
IS 4
BP 30
EP 38
DI 10.1109/MM.2017.3211117
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH3CS
UT WOS:000411022900005
DA 2024-07-18
ER

PT J
AU Bohnenstiehl, B
   Stillmaker, A
   Pimentel, J
   Andreas, T
   Liu, B
   Tran, A
   Adeagbo, E
   Baas, B
AF Bohnenstiehl, Brent
   Stillmaker, Aaron
   Pimentel, Jon
   Andreas, Timothy
   Liu, Bin
   Anh Tran
   Adeagbo, Emmanuel
   Baas, Bevan
TI KILOCORE: A FINE-GRAINED 1,000-PROCESSOR ARRAY FOR TASK-PARALLEL
   APPLICATIONS
SO IEEE MICRO
LA English
DT Article
AB KILOCORE IS AN ARRAY OF 1,000 INDEPENDENT PROCESSORS AND 12 MEMORY MODULES DESIGNED TO SUPPORT APPLICATIONS THAT EXHIBIT FINE-GRAINED TASK-LEVEL PARALLELISM. EACH PROGRAMMABLE PROCESSOR OCCUPIES 0.055 MM2 AND SUPPORTS ENERGY-EFFICIENT COMPUTATION OF SMALL TASKS. PROCESSORS ARE CONNECTED USING CIRCUIT AND PACKET-BASED NETWORKS. FINE-GRAINED TASKS HAVE LOW COMMUNICATION LINK DENSITIES, ALLOWING MOST LINKS TO BE ASSIGNED TO THE ENERGY-EFFICIENT, HIGH-PERFORMANCE CIRCUIT NETWORK.
C1 [Bohnenstiehl, Brent; Stillmaker, Aaron; Pimentel, Jon; Andreas, Timothy; Liu, Bin; Anh Tran; Adeagbo, Emmanuel] Univ Calif Davis, Davis, CA 95616 USA.
   [Baas, Bevan] Univ Calif Davis, Elect & Comp Engn Dept, Davis, CA 95616 USA.
C3 University of California System; University of California Davis;
   University of California System; University of California Davis
RP Bohnenstiehl, B (corresponding author), Univ Calif Davis, Davis, CA 95616 USA.
EM bvbohnen@ucdavis.edu; astillmaker@ucdavis.edu; jjpimentel@ucdavis.edu;
   tjandreas@ucdavis.edu; binliu@ucdavis.edu; anhtr@ucdavis.edu;
   eoadeagbo@ucdavis.edu; bbaas@ucdavis.edu
RI Stillmaker, Aaron/T-9938-2019
OI Stillmaker, Aaron/0000-0002-7925-6177
FU DoD; ARL/ARO [W911NF-13-1-0090]; NSF [0903549, 1018972, 1321163,
   0546907]; SRC GRC [1971, 2321]; CSR [1659, C2S2, 2047]; Direct For
   Computer & Info Scie & Enginr [0546907] Funding Source: National Science
   Foundation; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [1321163] Funding Source:
   National Science Foundation; Division of Computing and Communication
   Foundations [0546907] Funding Source: National Science Foundation
FX We gratefully acknowledge support from DoD and ARL/ARO grant
   W911NF-13-1-0090; NSF grants 0903549, 1018972, 1321163, and CAREER Award
   0546907; SRC GRC grants 1971 and 2321, and CSR grant 1659; and C2S2
   grant 2047.
CR [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   Apperson RW, 2007, IEEE T VLSI SYST, V15, P1125, DOI 10.1109/TVLSI.2007.903938
   Bohnenstiehl, 2016, IEEE HOTCHIPS S HIGH
   Bohnenstiehl Brent., 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), P1
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Butts M., P IEEE HOT CHIPS S
   Chapiro D. M., 1984, THESIS
   Holt WM, 2016, ISSCC DIG TECH PAP I, V59, P8, DOI 10.1109/ISSCC.2016.7417888
   Kim K, 2015, PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON MIXED AND AUGMENTED REALITY WORKSHOPS, P15, DOI 10.1109/ISMARW.2015.13
   Truong DN, 2009, IEEE J SOLID-ST CIRC, V44, P1130, DOI 10.1109/JSSC.2009.2013772
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Yu ZY, 2008, IEEE J SOLID-ST CIRC, V43, P695, DOI 10.1109/JSSC.2007.916616
NR 12
TC 17
Z9 25
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2017
VL 37
IS 2
BP 63
EP 69
DI 10.1109/MM.2017.34
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EV4JT
UT WOS:000401726500008
DA 2024-07-18
ER

PT J
AU Sadasivam, SK
   Thompto, BW
   Kalla, R
   Starke, WJ
AF Sadasivam, Satish Kumar
   Thompto, Brian W.
   Kalla, Ron
   Starke, William J.
TI IBM POWER9 PROCESSOR ARCHITECTURE
SO IEEE MICRO
LA English
DT Article
AB THE IBM POWER9 PROCESSOR HAS AN ENHANCED CORE AND CHIP ARCHITECTURE OPTIMIZED FOR EMERGING WORKLOADS WITH SUPERIOR THREAD PERFORMANCE AND HIGHER THROUGHPUT TO SUPPORT NEXT-GENERATION COMPUTING. MULTIPLE VARIANTS OF SILICON TARGET THE SCALE-OUT AND SCALE-UP MARKETS. WITH A NEW CORE MICROARCHITECTURE DESIGN, ALONG WITH AN INNOVATIVE I/O FABRIC TO SUPPORT ACCELERATED COMPUTING REQUIREMENTS, THE POWER9 PROCESSOR MEETS THE DIVERSE COMPUTING NEEDS OF THE COGNITIVE ERA AND PROVIDES A PLATFORM FOR ACCELERATED COMPUTING.
C1 [Sadasivam, Satish Kumar; Starke, William J.] IBM Corp, Armonk, NY 10504 USA.
   [Thompto, Brian W.] IBM Corp, Power Syst Processor Team, Armonk, NY 10504 USA.
   [Kalla, Ron] IBM Corp, Power9, Armonk, NY 10504 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM)
RP Sadasivam, SK (corresponding author), IBM Corp, Armonk, NY 10504 USA.
EM satsadas@in.ibm.com; bthompto@us.ibm.com; rkalla@us.ibm.com;
   wstarke@us.ibm.com
CR [Anonymous], 2016, IBM POW ISA VERS 3 0
   [Anonymous], 2016, PCIE GEN4 SPECIFICAT
   [Anonymous], 2017, OPENCAPI
   Gupta S., 2014, WHAT IS NVLINK AND H
   Sinharoy B, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2014.2376112
   Starke WJ, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2014.2376131
   Stuecheli J, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2014.2380198
NR 7
TC 71
Z9 83
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2017
VL 37
IS 2
BP 40
EP 51
DI 10.1109/MM.2017.40
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EV4JT
UT WOS:000401726500006
DA 2024-07-18
ER

PT J
AU Mudge, T
   Chong, FT
   Markov, IL
   Sendag, R
   Yi, JJ
   Chiou, D
AF Mudge, Trevor
   Chong, Frederic T.
   Markov, Igor L.
   Sendag, Resit
   Yi, Joshua J.
   Chiou, Derek
TI IMPACT OF FUTURE TECHNOLOGIES ON ARCHITECTURE
SO IEEE MICRO
LA English
DT Article
AB This article presents position statements and a question-and-answer session by panelists at the 4th workshop on computer architecture research directions. The subject of the debate was new technologies and their impact on future architectures.
C1 [Mudge, Trevor] Univ Michigan, Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Chong, Frederic T.] Univ Chicago, Dept Comp Sci, Comp Architecture, Chicago, IL 60637 USA.
   [Markov, Igor L.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Sendag, Resit] Univ Rhode Isl, Elect & Comp Engn, Kingston, RI 02881 USA.
   [Yi, Joshua J.] Dechert, Philadelphia, PA USA.
   [Chiou, Derek] Univ Texas Austin, Austin, TX 78712 USA.
C3 University of Michigan System; University of Michigan; University of
   Chicago; University of Michigan System; University of Michigan;
   University of Rhode Island; Dechert LLP; University of Texas System;
   University of Texas Austin
RP Mudge, T (corresponding author), Univ Michigan, Comp Sci & Engn, Ann Arbor, MI 48109 USA.
EM tnm@umich.edu; chong@cs.uchicago.edu; imarkov@eecs.umich.edu;
   sendag@ele.uri.edu; joshua.yi@dechert.com; derek@ece.utexas.edu
OI CHONG, FREDERIC/0000-0001-9282-4645
CR AHARONOV Y, 1961, PHYS REV, V122, P1649, DOI 10.1103/PhysRev.122.1649
   [Anonymous], 2007, Solid-State Circuits Society Newsletter, IEEE, DOI [DOI 10.1109/N-SSC.2007.4785534, 10.1109/N-SSC.2007.4785534]
   [Anonymous], 2011, Quantum Computation and Quantum Information: 10th Anniversary Edition
   Davis JA, 2001, P IEEE, V89, P305, DOI 10.1109/5.915376
   FISHER DC, 1988, IEEE T COMPUT, V37, P211, DOI 10.1109/12.2150
   Goiri I, 2015, ACM SIGPLAN NOTICES, V50, P383, DOI [10.1145/2694344.2694351, 10.1145/2775054.2694351]
   Padua D., 2011, Encyclopedia of parallel computing, DOI DOI 10.1007/978-0-387-09766-4_2260
   Park J, 2015, 2015 10TH JOINT MEETING OF THE EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND THE ACM SIGSOFT SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE 2015) PROCEEDINGS, P745, DOI 10.1145/2786805.2786807
   Ronnow TF, 2014, SCIENCE, V345, P420, DOI 10.1126/science.1252319
   Santori C, 2014, PHYS REV APPL, V1, DOI 10.1103/PhysRevApplied.1.054005
   Shelar RS, 2013, IEEE T COMPUT AID D, V32, P1623, DOI 10.1109/TCAD.2013.2266404
   Shin S.W., 2014, HOW QUANTUM IS THE D
   Vandersypen LMK, 2001, NATURE, V414, P883, DOI 10.1038/414883a
NR 13
TC 1
Z9 1
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2016
VL 36
IS 4
BP 48
EP 56
DI 10.1109/MM.2016.71
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FS
UT WOS:000384909100010
DA 2024-07-18
ER

PT J
AU Jeffrey, MC
   Subramanian, S
   Yan, C
   Emer, J
   Sanchez, D
AF Jeffrey, Mark C.
   Subramanian, Suvinay
   Yan, Cong
   Emer, Joel
   Sanchez, Daniel
TI UNLOCKING ORDERED PARALLELISM WITH THE SWARM ARCHITECTURE
SO IEEE MICRO
LA English
DT Article
AB Swarm is a parallel architecture that exploits ordered parallelism. It executes tasks speculatively and out of order and can scale to large core counts and speculation windows. The authors evaluate swarm on graph analytics, simulation, and database benchmarks. At 64 cores, swarm outperforms sequential implementations of these algorithms by 43 to 117 times and state-of-the-art software-only parallel algorithms by 3 to 18 times.
C1 [Jeffrey, Mark C.; Subramanian, Suvinay; Sanchez, Daniel] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
   [Yan, Cong] Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
   [Emer, Joel] Nvidia, Santa Clara, CA USA.
C3 Massachusetts Institute of Technology (MIT); University of Washington;
   University of Washington Seattle; Nvidia Corporation
RP Jeffrey, MC (corresponding author), MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
EM mcj@csail.mit.edu; suvinay@csail.mit.edu; congy@cs.washington.edu;
   emer@csail.mit.edu; sanchez@csail.mit.edu
OI Jeffrey, Mark/0000-0003-4816-0356; /0000-0002-3459-5466; Subramanian,
   Suvinay/0000-0002-8715-8964
FU CFAR, one of six SRC STARnet centers by MARCO; DARPA; NSF
   [CAREER-1452994]; MIT EECS Jacobs Presidential Fellowship; NSERC; Direct
   For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [1452994] Funding Source: National Science
   Foundation
FX We thank Nathan Beckmann, Harshad Kasture, Anurag Mukkara, Li-Shiuan
   Peh, Po-An Tsai, Guowei Zhang, and the anonymous reviewers for their
   helpful feedback. M. Amber Hassaan and Donald Nguyen graciously assisted
   with Galois benchmarks. This work was partially supported by CFAR, one
   of six SRC STARnet centers by MARCO and DARPA, and by NSF grant
   CAREER-1452994. Mark Jeffrey was partially supported by an MIT EECS
   Jacobs Presidential Fellowship and an NSERC Postgraduate Scholarship.
CR Brand S, 2012, COMPUT ANIMAT VIRT W, V23, P73, DOI 10.1002/cav.1427
   Dijkstra EW., 1959, NUMER MATH, V1, P269, DOI [10.1007/BF01386390, DOI 10.1007/BF01386390]
   Ebcioglu K, 1999, INT SYMP MICROARCH, P284, DOI 10.1109/MICRO.1999.809466
   Ferscha A., 1998, PARALLEL DISTRIBUTED
   Garzarán MJ, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1109/HPCA.2003.1183537
   Hammond L, 1998, ACM SIGPLAN NOTICES, V33, P58, DOI 10.1145/291006.291020
   Hassaan MA, 2011, ACM SIGPLAN NOTICES, V46, P3, DOI 10.1145/2038037.1941557
   JEFFERSON DR, 1985, ACM T PROGR LANG SYS, V7, P404, DOI 10.1145/3916.3988
   Jeffrey MC, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P228, DOI 10.1145/2830772.2830777
   Leiserson CE, 2010, SPAA '10: PROCEEDINGS OF THE TWENTY-SECOND ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P303
   Moore KE, 2006, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2006.1598134
   Panigrahy R, 2003, IEEE MICRO, V23, P44, DOI 10.1109/MM.2003.1179897
   Pingali K, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P12
   Renau J., 2005, PROC INT C SUPERCOMP, P179, DOI DOI 10.1145/1088149.1088173
   SOHI GS, 1995, ACM COMP AR, P414, DOI 10.1109/ISCA.1995.524580
   Steffan JG, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P1, DOI [10.1145/342001.339650, 10.1109/ISCA.2000.854372]
   Tu S, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P18, DOI 10.1145/2517349.2522713
NR 17
TC 16
Z9 18
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 105
EP 117
DI 10.1109/MM.2016.12
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500015
DA 2024-07-18
ER

PT J
AU Aingaran, K
   Jairath, S
   Konstadinidis, G
   Leung, S
   Loewenstein, P
   McAllister, C
   Phillips, S
   Radovic, Z
   Sivaramakrishnan, R
   Smentek, D
   Wicki, T
AF Aingaran, Kathirgamar
   Jairath, Sumti
   Konstadinidis, Georgios
   Leung, Serena
   Loewenstein, Paul
   McAllister, Curtis
   Phillips, Stephen
   Radovic, Zoran
   Sivaramakrishnan, Ram
   Smentek, David
   Wicki, Thomas
TI M7: ORACLE'S NEXT-GENERATION SPARC PROCESSOR
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 26 Conference
CY AUG 10-12, 2014
CL Cupertino, CA
AB The oracle sparc m7 processor, with 32 cores integrated on a system on chip supporting 256 threads, triples the previous generation's throughput performance. The m7 processor also offers improved per-thread performance, ras capabilities, power efficiency, and more than double the memory and i/o bandwidths. Software-in-silicon features include acceleration of specific database operations, pointer version checking for enhanced software robustness, and support for fine-grained memory migration.
C1 [Aingaran, Kathirgamar] Oracle, Hardware Dev, New York, NY 10017 USA.
   [Jairath, Sumti; Konstadinidis, Georgios; Leung, Serena; Loewenstein, Paul; McAllister, Curtis; Sivaramakrishnan, Ram; Smentek, David; Wicki, Thomas] Oracle, New York, NY USA.
   [Phillips, Stephen] Oracle, Sparc Architecture Grp, New York, NY USA.
   [Radovic, Zoran] Oracle, Microelect Div, New York, NY USA.
C3 Oracle; Oracle; Oracle; Oracle
RP Aingaran, K (corresponding author), Oracle, Hardware Dev, New York, NY 10017 USA.
EM aings.aingaran@oracle.com; sumti.jairath@oracle.com;
   georgios.konstadinidis@oracle.com; serena.leung@oracle.com;
   paul.loewenstein@oracle.com; curtis.mcallister@oracle.com;
   stephen.phillips@oracle.com; zoran.radovic@oracle.com;
   ram.sivaramakrishnan@oracle.com; david.smentek@oracle.com;
   thomas.wicki@oracle.com
RI Konstadinidis, Georgios/ABH-1273-2020
CR Feehrer J, 2013, IEEE MICRO, V33, P48, DOI 10.1109/MM.2013.49
   Krishnaswamy V., 2015, P IEEE INT IN PRESS
   Li P., 2015, P IEEE INT IN PRESS
   Phillips S., 2014, HOT CHIPS 26, V26
   Sivaramakrishnan R., 2014, HOT CHIPS 26, V26
   Vahidsafa A., 2013, HOT CHIPS 25, V25
   Wicki T., 2013, HOT CHIPS 25, V25
   YangGong Y., 2014, P IEEE AS SOL STAT C, P373
NR 8
TC 27
Z9 36
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2015
VL 35
IS 2
BP 36
EP 45
DI 10.1109/MM.2015.35
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA CG8NQ
UT WOS:000353565400006
DA 2024-07-18
ER

PT J
AU Parashar, A
   Pellauer, M
   Adler, M
   Ahsan, B
   Crago, N
   Lustig, D
   Pavlov, V
   Zhai, A
   Gambhir, M
   Jaleel, A
   Allmon, R
   Rayess, R
   Maresh, S
   Emer, J
AF Parashar, Angshuman
   Pellauer, Michael
   Adler, Michael
   Ahsan, Bushra
   Crago, Neal
   Lustig, Daniel
   Pavlov, Vladimir
   Zhai, Antonia
   Gambhir, Mohit
   Jaleel, Aamer
   Allmon, Randy
   Rayess, Rachid
   Maresh, Stephen
   Emer, Joel
TI EFFICIENT SPATIAL PROCESSING ELEMENT CONTROL VIA TRIGGERED INSTRUCTIONS
SO IEEE MICRO
LA English
DT Article
ID ARCHITECTURE; PROGRAMS
AB THE AUTHORS PRESENT TRIGGERED INSTRUCTIONS, A NOVEL CONTROL PARADIGM FOR ARRAYS OF PROCESSING ELEMENTS (PES) AIMED AT EXPLOITING SPATIAL PARALLELISM. TRIGGERED INSTRUCTIONS ELIMINATE THE PROGRAM COUNTER AND ALLOW PROGRAMS TO TRANSITION CONCISELY BETWEEN STATES WITHOUT EXPLICIT BRANCH INSTRUCTIONS. THE APPROACH ALSO ALLOWS EFFICIENT REACTIVITY TO INTER-PE COMMUNICATION TRAFFIC AND PROVIDES A UNIFIED MECHANISM TO AVOID OVERSERIALIZED EXECUTION.
C1 [Parashar, Angshuman; Pellauer, Michael; Adler, Michael; Crago, Neal; Gambhir, Mohit; Jaleel, Aamer; Allmon, Randy; Emer, Joel] Intel, VSSAD Grp, Hudson, MA 01749 USA.
   [Ahsan, Bushra; Pavlov, Vladimir; Maresh, Stephen] Intel, Hudson, MA 01749 USA.
   [Lustig, Daniel] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Zhai, Antonia] Univ Minnesota, Dept Comp Sci & Engn, Minneapolis, MN 55455 USA.
   [Rayess, Rachid] Intel, MMDC Grp, Hudson, MA 01749 USA.
C3 Intel Corporation; Intel Corporation; Princeton University; University
   of Minnesota System; University of Minnesota Twin Cities; Intel
   Corporation
RP Pellauer, M (corresponding author), Intel, 77 Reed Rd,MS HD2-330, Hudson, MA 01749 USA.
EM michael.i.pellauer@intel.com
OI /0000-0002-3459-5466
CR [Anonymous], 2006, Tech. rep.
   Arvind K., 1990, IEEE T COMPUT, V39, P300
   Bluespec, 2007, BLUESP SYSTEMVERILOG
   Burger D, 2004, COMPUTER, V37, P44, DOI 10.1109/MC.2004.65
   Chandy K.M., 1988, PARALLEL PROGRAM DES
   DIJKSTRA EW, 1975, COMMUN ACM, V18, P453, DOI [10.1145/360933.360975, 10.1145/390016.808417]
   Emer J, 2002, COMPUTER, V35, P68, DOI 10.1109/2.982918
   Govindaraju V, 2011, INT S HIGH PERF COMP, P503, DOI 10.1109/HPCA.2011.5749755
   Hauser JR, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P12, DOI 10.1109/FPGA.1997.624600
   HOOGERBRUGGE J, 1994, LECT NOTES COMPUTER, V786, P435
   Mei BF, 2003, LECT NOTES COMPUT SC, V2778, P61
   Merrill DG, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P545, DOI 10.1145/1854273.1854344
   Mirsky E, 1996, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P157, DOI 10.1109/FPGA.1996.564808
   Panesar G, 2006, INT J PARALLEL PROG, V34, P323, DOI 10.1007/s10766-006-0019-9
   Parashar A., 2013, Intl. Symp. on Computer Architecture, P142
   Schmit H, 2002, PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P63, DOI 10.1109/CICC.2002.1012767
   Smith A, 2006, INT SYMP MICROARCH, P89
   Swanson S, 2007, ACM T COMPUT SYST, V25, P1, DOI 10.1145/1233307.1233308
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Truong DN, 2009, IEEE J SOLID-ST CIRC, V44, P1130, DOI 10.1109/JSSC.2009.2013772
   van de Geijin R.A., 1995, TR9513 U TEX AUST DE
   Ye ZA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P225, DOI 10.1109/ISCA.2000.854393
   YU ZY, 2006, P IEEE INT SOL STAT, P1696
   [No title captured]
NR 24
TC 9
Z9 42
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 120
EP 137
DI 10.1109/MM.2014.14
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100013
DA 2024-07-18
ER

PT J
AU Guo, J
   Xiao, LY
   Mao, ZG
   Zhao, Q
AF Guo, Jing
   Xiao, Liyi
   Mao, Zhigang
   Zhao, Qiang
TI NOVEL MIXED CODES FOR MULTIPLE-CELL UPSETS MITIGATION IN STATIC RAMS
SO IEEE MICRO
LA English
DT Article
AB Novel mixed codes (mcs) constructed from doubly transitive invariant (dti) and hamming codes are used to mitigate multiple-cell upsets (mcus) in common memories with lower overheads and higher code rates. The authors evaluate a double-error correction (dec) mc and compare it with existing dec codes, showing that the proposed mc can effectively mitigate mcus in memories and reduce the overheads of the extra circuits and memory cells.
C1 [Guo, Jing; Zhao, Qiang] Harbin Inst Technol, Harbin, Peoples R China.
   [Xiao, Liyi] Harbin Inst Technol, Dept Elect Sci & Technol, Harbin, Peoples R China.
   [Mao, Zhigang] Harbin Inst Technol, Ctr Microelect, Harbin 150006, Peoples R China.
C3 Harbin Institute of Technology; Harbin Institute of Technology; Harbin
   Institute of Technology
RP Guo, J (corresponding author), HLJ, Harbin Inst Technol, Ctr Microelect, Harbin 150001, Peoples R China.
EM guojing19861229@163.com
RI zhao, qiang/GWC-1298-2022
CR Argyrides C, 2011, IEEE T VLSI SYST, V19, P420, DOI 10.1109/TVLSI.2009.2036362
   Boatella C, 2010, IEEE T NUCL SCI, V57, P2000, DOI 10.1109/TNS.2010.2051682
   Furuta J, 2013, IEEE T NUCL SCI, V60, P213, DOI 10.1109/TNS.2012.2229718
   Guo J., 2014, IEEE T VLSI SYSTEMS
   Hands A, 2012, IEEE T NUCL SCI, V59, P2824, DOI 10.1109/TNS.2012.2217383
   Kimoto Y, 2005, IEEE T NUCL SCI, V52, P1574, DOI 10.1109/TNS.2005.855822
   Lawrence RK, 2008, IEEE T NUCL SCI, V55, P3367, DOI 10.1109/TNS.2008.2005981
   Lin S., 2004, Error Control Coding, Vsecond
   Liu SF, 2012, IEEE T VLSI SYST, V20, P148, DOI 10.1109/TVLSI.2010.2091432
   Martinie S, 2012, IEEE T NUCL SCI, V59, P1048, DOI 10.1109/TNS.2012.2189246
   Naeimi H, 2009, IEEE T VLSI SYST, V17, P473, DOI 10.1109/TVLSI.2008.2009217
   Reviriego P, 2013, IEEE T VLSI SYST, V21, P2334, DOI 10.1109/TVLSI.2012.2230655
   Reviriego P, 2012, IEEE T DEVICE MAT RE, V12, P101, DOI 10.1109/TDMR.2011.2169413
   Sánchez-Macián A, 2012, IEEE T DEVICE MAT RE, V12, P357, DOI 10.1109/TDMR.2012.2186965
   Yang CE, 2012, IEEE T VLSI SYST, V20, P2302, DOI 10.1109/TVLSI.2011.2174389
   Zhu M, 2011, MICROELECTRON J, V42, P553, DOI 10.1016/j.mejo.2011.01.001
NR 16
TC 8
Z9 8
U1 0
U2 12
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2013
VL 33
IS 6
BP 66
EP 74
DI 10.1109/MM.2013.125
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 279ER
UT WOS:000328943700009
DA 2024-07-18
ER

PT J
AU Esmaeilzadeh, H
   Sampson, A
   Ceze, L
   Burger, D
AF Esmaeilzadeh, Hadi
   Sampson, Adrian
   Ceze, Luis
   Burger, Doug
TI NEURAL ACCELERATION FOR GENERAL-PURPOSE APPROXIMATE PROGRAMS
SO IEEE MICRO
LA English
DT Article
ID FRAMEWORK; ENERGY
AB This work proposes an approximate algorithmic transformation and a new class of accelerators, called neural processing units (NPUs). NPUs leverage the approximate algorithmic transformation that converts regions of code from a Von Neumann model to a neural model. NPUs achieve an average 2.3x speedup and 3.0x energy savings for general-purpose approximate programs. This new class of accelerators shows that significant performance and efficiency gains are possible when the abstraction of full accuracy is relaxed in general-purpose computing.
C1 [Esmaeilzadeh, Hadi; Sampson, Adrian; Ceze, Luis] Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
C3 University of Washington; University of Washington Seattle
RP Esmaeilzadeh, H (corresponding author), Box 352350, Seattle, WA 98195 USA.
EM hadianeh@cs.washington.edu
OI Sampson, Adrian/0000-0003-0837-8924
FU NSF [CCF-1016495]
FX We thank the anonymous reviewers for their valuable comments. We also
   thank Brandon Lucia, Jacob Nelson, Ardavan Pedram, Mike Schlansker,
   Renee St. Amant, Karin Strauss, Xi Yang, and the members of the Sampa
   group for their feedback on the manuscript. This work was supported in
   part by NSF grant CCF-1016495 and gifts from Microsoft.
CR Alvarez C, 2005, IEEE T COMPUT, V54, P922, DOI 10.1109/TC.2005.119
   [Anonymous], P 39 ANN INT S COMP
   Baek W, 2010, ACM SIGPLAN NOTICES, V45, P198, DOI 10.1145/1809028.1806620
   Beak W., 2010, P ACM SIGPLAN C PROG, P198
   BOSER BE, 1991, IEEE J SOLID-ST CIRC, V26, P2017, DOI 10.1109/4.104196
   Chakrapani LN, 2006, DES AUT TEST EUROPE, P1110
   de Kruijf M., 2009, P IEEE 9 WORKSH SIL
   de Kruijf M, 2010, CONF PROC INT SYMP C, P497, DOI 10.1145/1816038.1816026
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Esmaeilzadeh H, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P301
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fang YT, 2011, ASIAN TEST SYMPOSIUM, P329, DOI 10.1109/ATS.2011.72
   Galal S, 2011, IEEE T COMPUT, V60, P913, DOI 10.1109/TC.2010.121
   Govindaraju V, 2011, INT S HIGH PERF COMP, P503, DOI 10.1109/HPCA.2011.5749755
   Gupta S, 2011, INT SYMP MICROARCH, P12
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Hashmi A, 2011, ACM SIGPLAN NOTICES, V46, P145, DOI 10.1145/1961296.1950385
   Hegde R., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P30, DOI 10.1109/LPE.1999.799405
   Leem L, 2010, DES AUT TEST EUROPE, P1560
   Li X., 2006, WORKSH ARCH SUPP GIG
   Liu S., 2011, Proceedings of Sixteenth International conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), P213, DOI 10.1145/1950365.1950391
   Misailovic Sasa, 2010, 32 INT C SOFTW ENG, p25S34, DOI [10.1145/1806799.1806808, DOI 10.1145/1806799.1806808]
   Narayanan S, 2010, DES AUT TEST EUROPE, P335
   Patel A, 2011, DES AUT CON, P1050
   Putnam A.R., 2008, P ACM SIGDA 16 INT S, DOI [10.1145/1344671.1344720, DOI 10.1145/1344671.1344720]
   Razdan R., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P172
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   Sidiroglou-Douskos Stelios, 2011, P ACM SIGSOFT S EUR, P124, DOI 10.1145/2025113.2025133
   Tianshi Chen, 2012, 2012 IEEE International Symposium on Workload Characterization (IISWC 2012), P36, DOI 10.1109/IISWC.2012.6402898
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
   Wojtek Przytula K., 1993, Parallel_digital_implementations_of neural_networks
NR 31
TC 24
Z9 25
U1 2
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 16
EP 27
DI 10.1109/MM.2013.28
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Meredith, JS
   Roth, PC
   Spafford, KL
   Vetter, JS
AF Meredith, Jeremy S.
   Roth, Philip C.
   Spafford, Kyle L.
   Vetter, Jeffrey S.
TI PERFORMANCE IMPLICATIONS OF NONUNIFORM DEVICE TOPOLOGIES IN SCALABLE
   HETEROGENEOUS ARCHITECTURES
SO IEEE MICRO
LA English
DT Article
ID MOLECULAR-DYNAMICS; ALGORITHMS
C1 [Meredith, Jeremy S.; Roth, Philip C.; Spafford, Kyle L.; Vetter, Jeffrey S.] Oak Ridge Natl Lab, Future Technol Grp, Oak Ridge, TN 37831 USA.
C3 United States Department of Energy (DOE); Oak Ridge National Laboratory
RP Vetter, JS (corresponding author), Oak Ridge Natl Lab, Future Technol Grp, 1 Bethel Valley Rd,MS 6173,Bldg 5100, Oak Ridge, TN 37831 USA.
EM vetter@computer.org
OI Vetter, Jeffrey/0000-0002-2449-6720
FU Office of Advanced Scientific Computing Research in the US Department of
   Energy; NSF [OCI-0910735]; DARPA [HR0011-10-9-0008]; 
   [DE-AC05-00OR22725]; Direct For Computer & Info Scie & Enginr; Office of
   Advanced Cyberinfrastructure (OAC) [0910735] Funding Source: National
   Science Foundation
FX The submitted manuscript has been authored by Oak Ridge National
   Laboratory, which is managed by UT-Battelle under contract
   DE-AC05-00OR22725 to the US government. Accordingly, the US government
   retains a nonexclusive, royalty-free license to publish or reproduce the
   published form of this contribution, or allow others to do so, for US
   government purposes. This research was sponsored in part by the Office
   of Advanced Scientific Computing Research in the US Department of
   Energy, the NSF award OCI-0910735, and DARPA contract HR0011-10-9-0008.
   The views and conclusions contained in this document are those of the
   authors and should not be interpreted as representing the official
   policies, either expressed or implied, of the US government.
CR Brookwood N., 2010, AMD Fusion Family of APUs: Enabling a Superior, Immersive PC Experience
   Danalis A., 2010, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, P63, DOI [10.1145/1735688.1735702, DOI 10.1145/1735688.1735702]
   Grice Donald, 2009, Proceedings of the 2009 ACM SIGARCH International Conference on Supercomputing, DOI 10.1145/1542275.1542279
   Hess B, 2008, J CHEM THEORY COMPUT, V4, P435, DOI 10.1021/ct700301q
   Maier TA, 2006, PHYS REV LETT, V96, DOI 10.1103/PhysRevLett.96.047005
   Meredith JS, 2009, PARALLEL COMPUT, V35, P151, DOI 10.1016/j.parco.2008.12.004
   OWENS JD, 2004, P EUR STAT ART REP E, P21
   Pharr M., 2005, GPU Gems 2: Programming techniques for highperformance graphics and general purpose computation
   Phillips JC, 2005, J COMPUT CHEM, V26, P1781, DOI 10.1002/jcc.20289
   PLIMPTON S, 1995, J COMPUT PHYS, V117, P1, DOI 10.1006/jcph.1995.1039
   SPAFFORD K, 2011, P 4 WORKSH GEN PURP, DOI DOI 10.1145/1964179.1964194
   Vetter JS, 2011, COMPUT SCI ENG, V13, P90, DOI 10.1109/MCSE.2011.83
   [No title captured]
   2008, CONVEY HC 1 COMPUTER
NR 14
TC 3
Z9 3
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2011
VL 31
IS 5
BP 66
EP 75
DI 10.1109/MM.2011.79
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 833KJ
UT WOS:000295883700008
DA 2024-07-18
ER

PT J
AU Ferrer, R
   Bellens, P
   Beltran, V
   Gonzalez, M
   Martorell, X
   Badia, RM
   Ayguadé, E
   Yeom, JS
   Schneider, S
   Koukos, K
   Alvanos, M
   Nikolopoulos, DS
   Bilas, A
AF Ferrer, Roger
   Bellens, Pieter
   Beltran, Vicenc
   Gonzalez, Marc
   Martorell, Xavier
   Badia, Rosa M.
   Ayguade, Eduard
   Yeom, Jae-Seung
   Schneider, Scott
   Koukos, Konstantinos
   Alvanos, Michail
   Nikolopoulos, Dimitrios S.
   Bilas, Angelos
CA SARC European Project
TI PARALLEL PROGRAMMING MODELS FOR HETEROGENEOUS MULTICORE ARCHITECTURES
SO IEEE MICRO
LA English
DT Article
ID CELL; PROCESSOR; OPENMP
AB This article evaluates the scalability and productivity of six parallel programming models for heterogeneous architectures, and finds that task-based models using code and data annotations require the minimum programming effort while sustaining nearly best performance. However, achieving this result requires both extensions of programming models to control locality and granularity and proper interoperability with platform-specific optimizations.
C1 [Beltran, Vicenc; Martorell, Xavier] Barcelona Supercomp Ctr, Dept Comp Sci, Barcelona 08034, Spain.
   [Schneider, Scott] Virginia Tech, Dept Comp Sci, Blacksburg, VA 24061 USA.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Virginia Polytechnic Institute & State University
RP Martorell, X (corresponding author), Barcelona Supercomp Ctr, Dept Comp Sci, Campus Nord C6 C Jordi Girona 1 3, Barcelona 08034, Spain.
EM xavim@ac.upc.edu
RI Martorell, Xavier/G-6120-2015; Badia, Rosa M/L-1980-2014; Nikolopoulos,
   Dimitrios/W-3979-2019; TALLADA, MARC GONZALEZ/A-6338-2013; Badia, Rosa
   M/KFB-1336-2024; Querol, Vicenç Beltran/H-3227-2015; Ibanez, Roger
   Ferrer/X-3863-2019; Ayguadé, Eduard/D-8933-2014
OI Querol, Vicenç Beltran/0000-0002-3580-9630; Ibanez, Roger
   Ferrer/0000-0003-3306-8610; GONZALEZ TALLADA, MARC/0000-0002-3780-1106;
   Bilas, Angelos/0000-0003-2975-4124; Nikolopoulos,
   Dimitrios/0000-0003-0217-8307
FU European Commission [27648]; Encore Strep project [248647]; HiPEAC-2
   Network of Excellence [FP7/ICT 217068]; MCF IRG [IRG-224759]; Spanish
   Ministry of Education [TIN2007-60625, CSD2007-00050]; Generalitat de
   Catalunya [2009-SGR-980]; BSC-IBM; US National Science Foundation
   [CCR-0346867, CCF-0715051, CNS-0521381, CNS-0720750, CNS-0720673]; US
   Department of Energy [DE-FG02-06ER25751, DE-FG02-05ER25689]; IBM
   [VTF-874197]
FX We thankfully acknowledge the support of the European Commission through
   the SARC IP project (contract no. 27648), the Encore Strep project
   (contract no. 248647), the HiPEAC-2 Network of Excellence (FP7/ICT
   217068), the MCF IRG project I-Cores (contract no. IRG-224759), the
   Spanish Ministry of Education (contracts TIN2007-60625 and
   CSD2007-00050), the Generalitat de Catalunya (2009-SGR-980), and the
   BSC-IBM MareIncognito project; the support of the US National Science
   Foundation through grants CCR-0346867, CCF-0715051, CNS-0521381,
   CNS-0720750, and CNS-0720673; the support of the US Department of Energy
   through grants DE-FG02-06ER25751 and DE-FG02-05ER25689; and the support
   of IBM through grant VTF-874197.
CR [Anonymous], 2000, Loop Tiling for Parallelism
   Ayguade E, 2009, LECT NOTES COMPUT SC, V5568, P154, DOI 10.1007/978-3-642-02303-3_13
   BELTRAN V, 2009, COOPERATIVE MULTITHR
   Beltran V, 2009, 16TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), PROCEEDINGS, P245, DOI 10.1109/HIPC.2009.5433205
   COOPER P, 2010, P HIGH PERF EMB ARCH, P307
   Fatahalian K., 2006, SC 06, P83
   Ferrer R., 2010, P 23 INT WORKSH LANG
   Ferrer R, 2010, LECT NOTES COMPUT SC, V5952, P322, DOI 10.1007/978-3-642-11515-8_24
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Kennedy Ken., 2002, Optimizing compilers for modern architectures: a dependence-based approach
   Muchnick S., 1997, ADV COMPILER DESIGN
   Nieplocha J, 2006, INT J HIGH PERFORM C, V20, P233, DOI 10.1177/1094342006064504
   O'Brien K, 2008, INT J PARALLEL PROG, V36, P289, DOI 10.1007/s10766-008-0072-7
   Perez JM, 2007, IBM J RES DEV, V51, P593, DOI 10.1147/rd.515.0593
   Perez JM, 2008, IEEE INT C CL COMP, P142, DOI 10.1109/CLUSTR.2008.4663765
   SCHNEIDER S, 2009, PPOPP 09, P131
   Tzenakis G, 2010, LECT NOTES COMPUT SC, V5952, P307, DOI 10.1007/978-3-642-11515-8_23
NR 17
TC 2
Z9 2
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2010
VL 30
IS 5
BP 42
EP 53
DI 10.1109/MM.2010.94
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 682AD
UT WOS:000284366400005
DA 2024-07-18
ER

PT J
AU Reddi, VJ
   Gupta, M
   Holloway, G
   Smith, MD
   Wei, GY
   Brooks, D
AF Reddi, Vijay Janapa
   Gupta, Meeta
   Holloway, Glenn
   Smith, Michael D.
   Wei, Gu-Yeon
   Brooks, David
TI PREDICTING VOLTAGE DROOPS USING RECURRING PROGRAM AND MICROARCHITECTURAL
   EVENT ACTIVITY
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB Shrinking feature size and diminishing supply voltage are making circuits more sensitive to supply voltage fluctuations within a microprocessor if left unattended. Voltage fluctuations can lead to timing violations or even transistor lifetime issues a mechanism that dynamically learns to predict dangerous voltage fluctuations based on program and microarchitectural events can help steer the processor clear of danger.
C1 [Reddi, Vijay Janapa] Harvard Univ, Brooks Grp, Dept Comp Sci, Cambridge, MA 02138 USA.
   [Smith, Michael D.] Harvard Univ, Fac Arts & Sci, Cambridge, MA 02138 USA.
   [Wei, Gu-Yeon] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA.
C3 Harvard University; Harvard University; Harvard University
RP Reddi, VJ (corresponding author), Harvard Univ, Brooks Grp, Dept Comp Sci, 33 Oxford St Room 307, Cambridge, MA 02138 USA.
EM vj@eecsharvard.edu
CR Ando H, 2003, DES AUT CON, P702
   JAMES N, 2007, SOL STAT CIRC C SAN, P298
   Reddi VJ, 2009, DES AUT CON, P788
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   Zhao W, 2007, ACM J EMERG TECH COM, V3, DOI 10.1145/1229175.1229176
NR 5
TC 15
Z9 17
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 101
EP 109
DI 10.1109/MM.2010.25
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900012
DA 2024-07-18
ER

PT J
AU Wenisch, TF
   Ferdman, M
   Ailamaki, A
   Falsafi, B
   Moshovos, A
AF Wenisch, Thomas F.
   Ferdman, Michael
   Ailamaki, Anastasia
   Falsafi, Babak
   Moshovos, Andreas
TI MAKING ADDRESS-CORRELATED PREFETCHING PRACTICAL
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB Despite a decade of research demonstrating its efficacy, address-correlated prefetching has never been implemented in a shipping processor because it requires megabytes of metadata-too large to store practically on chip. New storage-, latency-, and bandwidth-efficient mechanisms for storing metadata off chip yield a practical design that achieves 90 percent of the performance potential of idealized on-chip metadata storage.
C1 [Wenisch, Thomas F.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Ferdman, Michael] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Ailamaki, Anastasia; Falsafi, Babak] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland.
   [Moshovos, Andreas] Univ Toronto, Toronto, ON M5S 1A1, Canada.
C3 University of Michigan System; University of Michigan; Carnegie Mellon
   University; Swiss Federal Institutes of Technology Domain; Ecole
   Polytechnique Federale de Lausanne; University of Toronto
RP Wenisch, TF (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, 2260 Hayward St,4620 CSE, Ann Arbor, MI 48109 USA.
EM twenisch@umich.edu
RI Ferdman, Mike/IZD-5758-2023
CR Chilimbi TM, 2002, ACM SIGPLAN NOTICES, V37, P199, DOI 10.1145/543552.512554
   CHOU Y, 2007, P INT S MICR, P301
   FERDMAN M, 2008, P 41 ANN IEEE ACM IN, P1
   Ferdman M, 2007, INT SYM PERFORM ANAL, P105, DOI 10.1109/ISPASS.2007.363741
   HARDAVELLAS N, 2007, P 3 BIENN C INN DAT
   Hu ZG, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P317, DOI 10.1109/HPCA.2003.1183549
   JOSEPH S, 1997, P 24 ANN INT S COMP, P252
   Lai AC, 2001, ACM COMP AR, P144, DOI 10.1109/ISCA.2001.937443
   Nesbit KJ, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P96, DOI 10.1109/HPCA.2004.10030
   Solihin Y, 2002, CONF PROC INT SYMP C, P171, DOI 10.1109/ISCA.2002.1003576
   Wenisch TF, 2005, CONF PROC INT SYMP C, P222, DOI 10.1109/ISCA.2005.50
   WENISCH TF, 2009, P IEEE 15 INT S HIGH, P79
   Wenisch TF, 2008, I S WORKL CHAR PROC, P91
NR 13
TC 9
Z9 12
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 50
EP 59
DI 10.1109/MM.2010.21
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wilkerson, C
   Gao, HL
   Alameldeen, AR
   Chishti, Z
   Khellah, M
   Lu, SL
AF Wilkerson, Chris
   Gao, Hongliang
   Alameldeen, Alaa R.
   Chishti, Zeshan
   Khellah, Muhammad
   Lu, Shih-Lien
TI TRADING OFF CACHE CAPACITY FOR LOW-VOLTAGE OPERATION
SO IEEE MICRO
LA English
DT Article
AB TWO PROPOSED TECHNIQUES LET MICROPROCESSORS OPERATE AT LOW VOLTAGES DESPITE HIGH MEMORY-CELL FAILURE RATES. THEY IDENTIFY AND DISABLE DEFECTIVE PORTIONS OF THE CACHE AT TWO GRANULARITIES: INDIVIDUAL WORDS OR PAIRS OF BITS. BOTH TECHNIQUES USE THE ENTIRE CACHE DURING HIGH-VOLTAGE OPERATION WHILE SACRIFICING CACHE CAPACITY DURING LOW-VOLTAGE OPERATION TO REDUCE THE MINIMUM VOLTAGE BELOW 500 MV.
C1 [Wilkerson, Chris; Alameldeen, Alaa R.; Chishti, Zeshan; Lu, Shih-Lien] Intel Corp, Oregon Microarchitecture Lab, Santa Clara, CA 95051 USA.
   Intel Corp, Digital Enterprise Grp, Hillsboro, OR USA.
   [Khellah, Muhammad] Intel Corp, Circuits Res Lab, Hillsboro, OR USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation
RP Alameldeen, AR (corresponding author), 2111 NE 25th Ave,Mailstop JF2-04, Hillsboro, OR 97124 USA.
EM alaa.r.alameldeen@intel.com
RI Lu, Shih-Lien/JPX-4195-2023
CR Khellah M, 2007, IEEE J SOLID-ST CIRC, V42, P233, DOI 10.1109/JSSC.2006.888357
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Kulkarni JP, 2007, IEEE J SOLID-ST CIRC, V42, P2303, DOI 10.1109/JSSC.2007.897148
   SCHUSTER SE, 1978, IEEE J SOLID-ST CIRC, V13, P698, DOI 10.1109/JSSC.1978.1051122
   TAUR Y, 1998, FUNDAMENTALS MODERN, P144
   Wilkerson C, 2008, CONF PROC INT SYMP C, P203, DOI 10.1109/ISCA.2008.22
NR 6
TC 3
Z9 4
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 96
EP 103
DI 10.1109/MM.2009.20
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700011
DA 2024-07-18
ER

PT J
AU Jin, ZP
   Cheng, AC
AF Jin, Zhanpeng
   Cheng, Allen C.
TI ImplantBench: Characterizing and projecting representative benchmarks
   for emerging bioimplantable computing
SO IEEE MICRO
LA English
DT Article
AB Healthcare will advance dramatically when micro- and nanoscale computing chips, implanted in the human body, can assist digitally in clinical diagnosis and therapy. To design and engineer the necessary processor and accelerator architectures, computer architects must first understand the current and potential workloads. ImplantBench, the first attempt at a representative workload taxonomy, includes realistic, full-blown workloads spanning security, reliability, bioinformatics, genomics, physiology, and heart activity.
C1 [Cheng, Allen C.] Univ Pittsburgh, McGowan Inst Regenerat Med, Dept Elect & Comp Engn, Pittsburgh, PA 15261 USA.
   [Cheng, Allen C.] Univ Pittsburgh, McGowan Inst Regenerat Med, Dept Comp Sci, Pittsburgh, PA 15261 USA.
   [Cheng, Allen C.] Univ Pittsburgh, McGowan Inst Regenerat Med, Dept Neurol Surg, Pittsburgh, PA 15261 USA.
   [Cheng, Allen C.] Univ Pittsburgh, McGowan Inst Regenerat Med, Dept Neural Engn, Pittsburgh, PA 15261 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); University of Pittsburgh; Pennsylvania
   Commonwealth System of Higher Education (PCSHE); University of
   Pittsburgh
RP Cheng, AC (corresponding author), Univ Pittsburgh, McGowan Inst Regenerat Med, Dept Elect & Comp Engn, 3700 Ohara St, Pittsburgh, PA 15261 USA.
EM accheng@ece.pitt.edu
FU Div Of Electrical, Commun & Cyber Sys; Directorate For Engineering
   [0832990] Funding Source: National Science Foundation
CR Albayraktaroglu K, 2005, INT SYM PERFORM ANAL, P2, DOI 10.1109/ISPASS.2005.1430554
   [Anonymous], 1993, LNCS
   [Anonymous], 1996, 1950 RFC
   Bader DA, 2005, I S WORKL CHAR PROC, P163, DOI 10.1109/IISWC.2005.1526013
   BARRETO P, 1 OP NESSIE WORKSH 2, P13
   Chen G, 2002, I S WORKL CHAR PROC, P71, DOI 10.1109/WWC.2002.1226495
   Clifford GD., 2006, ARTECH HOUSE BOSTON, V45, P1
   CLOTE P, 2000, COMPUTATIONAL BIOL I
   Dawkins Richard, 1996, The Blind Watchmaker: Why the Evidence of Evolution Reveals a Universe without Design
   Dobson CM, 2003, NATURE, V426, P884, DOI 10.1038/nature02261
   Fuglede B, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, P31
   *FUT, 2006, 3DMARK WHIT
   GILBERT H, 2003, LNCS, V3006, P175
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Jager F, 2004, COMPUT CARDIOL, V31, P585, DOI 10.1109/CIC.2004.1443006
   Lee BK, 2003, PR IEEE COMP DESIGN, P226, DOI 10.1109/ICCD.2003.1240899
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lian J, 2006, IEEE T BIO-MED ENG, V53, P1512, DOI 10.1109/TBME.2006.876627
   Lin S., 2005, Error Control Coding
   Luhn H.P., 1960, U.S. Patent, Patent No. [2950048A, 2950048]
   MacKay D., 2003, INFORM THEORY INFERE
   McSharry PE, 2003, IEEE T BIO-MED ENG, V50, P289, DOI 10.1109/TBME.2003.808805
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   Mietus JE, 2002, HEART, V88, P378, DOI 10.1136/heart.88.4.378
   MOODY GB, 1992, COMPUT CARDIOL, P403
   Nazhandali L, 2005, CONF PROC INT SYMP C, P197, DOI 10.1109/ISCA.2005.26
   NEEDLEMAN SB, 1970, J MOL BIOL, V48, P443, DOI 10.1016/0022-2836(70)90057-4
   NUSSINOV R, 1980, P NATL ACAD SCI-BIOL, V77, P6309, DOI 10.1073/pnas.77.11.6309
   Osowski A.K., 2002, COMPUTER ARCHITECTUR, V1, P7
   PRZYTYCKA TM, 2003, NATURE ENCY HUMAN GE
   RABINER LR, 1989, P IEEE, V77, P257, DOI 10.1109/5.18626
   Ramaswamy R, 2003, I S WORKL CHAR PROC, P42, DOI 10.1109/WWC.2003.1249056
   Romeburg H.C., 1984, Cluster Analysis for Researchers
   SMITH TF, 1981, J MOL BIOL, V147, P195, DOI 10.1016/0022-2836(81)90087-5
   Sun JX, 2005, COMPUT CARDIOL, V32, P295
   Vandierendonck H, 2004, INT SYM PERFORM ANAL, P2, DOI 10.1109/ISPASS.2004.1291350
   Weiss A. R., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P492, DOI 10.1109/ICCD.1999.808586
   Williams R., 1993, A painless guide to CRC error detection algorithms
   WOLF T, 2000, P IEEE INT S PERF AN, P154
   Yi JJ, 2006, IEEE T COMPUT, V55, P268, DOI 10.1109/TC.2006.44
NR 42
TC 5
Z9 6
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2008
VL 28
IS 4
BP 71
EP 91
DI 10.1109/MM.2008.55
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347LW
UT WOS:000259144100007
DA 2024-07-18
ER

PT J
AU Salapura, V
   Walkup, R
   Gara, A
AF Salapura, Valentina
   Walkup, Robert
   Gara, Alan
TI Exploiting workload parallelism for performance and power optimization
   in Blue Gene
SO IEEE MICRO
LA English
DT Article
AB Optimizing future supercomputing applications will depend on delivering the best performance for a given power budget. To determine the effect on efficiency of application-scaling parameters, this article analyzes system power and performance measurement results for real-world applications exploiting thread-and data-level parallelism on the blue gene/L system.
C1 IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
C3 International Business Machines (IBM)
RP Salapura, V (corresponding author), IBM Corp, Thomas J Watson Res Ctr, POB 218, Yorktown Hts, NY 10598 USA.
EM salapura@us.ibm.com
CR Allen F, 2001, IBM SYST J, V40, P310, DOI 10.1147/sj.402.0310
   ALMASI G, 2004, P 2004 ACM IEEE C SU, P57, DOI DOI 10.1109/SC.2004.63
   ALMASI G, 2001, DEV SYSTEM SOFTWARE
   BRIGHT A, 2005, P INT SOL STAT CIRC, V1, P188
   Brunheroto J. R., 2005, Proceedings. 17th International Symposium on Computer Architecture and High Performance Computing, P201
   Giampapa ME, 2005, IBM J RES DEV, V49, P319, DOI 10.1147/rd.492.0319
   Gonzalez R, 1997, IEEE J SOLID-ST CIRC, V32, P1210, DOI 10.1109/4.604077
   Gonzalez R, 1996, IEEE J SOLID-ST CIRC, V31, P1277, DOI 10.1109/4.535411
   Kalé L, 1999, J COMPUT PHYS, V151, P283, DOI 10.1006/jcph.1999.6201
   KUMAR S, 2006, P 20 INT PAR DISTR P
   Martin AJ, 2001, INFORM PROCESS LETT, V77, P181, DOI 10.1016/S0020-0190(00)00214-3
   Martin Alain., 2001, POWER AWARE COMPUTIN
   Penzes P. I., 2002, GLSVLSI '02. Proceedings of the 12th ACM Great Lakes Symposium on VLSI, P104, DOI 10.1145/505306.505330
   SALAPURA V, 2005, P 2 C COMP FRONT CF, P125
   Srinivasan V, 2002, INT SYMP MICROARCH, P333, DOI 10.1109/MICRO.2002.1176261
NR 15
TC 6
Z9 7
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2006
VL 26
IS 5
BP 67
EP 81
DI 10.1109/MM.2006.89
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 096AS
UT WOS:000241350000009
DA 2024-07-18
ER

PT J
AU Ananian, CS
   Asanovic, K
   Kuszmaul, BC
   Leiserson, CE
   Lie, S
AF Ananian, CS
   Asanovic, K
   Kuszmaul, BC
   Leiserson, CE
   Lie, S
TI Unbounded transactional memory
SO IEEE MICRO
LA English
DT Article
AB TRANSACTIONAL MEMORY SHOULD BE VIRTUALIZED TO SUPPORT TRANSACTIONS OF ARBITRARY FOOTPRINT AND DURATION. UNBOUNDED TRANSACTIONAL-MEMORY ARCHITECTURES CAN ACHIEVE HIGH PERFORMANCE IN THE COMMON CASE OF SMALL TRANSACTIONS, WITHOUT SACRIFICING CORRECTNESS IN LARGE TRANSACTIONS.
C1 MIT, Comp Sci & Artificial Intelligence Lab, Supercomp Technol Grp, Cambridge, MA 02139 USA.
   MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
   Adv Micro Devices Inc, Sunnyvale, CA 94088 USA.
C3 Massachusetts Institute of Technology (MIT); Massachusetts Institute of
   Technology (MIT); Advanced Micro Devices
RP MIT, Comp Sci & Artificial Intelligence Lab, Supercomp Technol Grp, 32 Vassar St,32-G768, Cambridge, MA 02139 USA.
EM cel@mit.edu
CR Ananian CS, 2005, INT S HIGH PERF COMP, P316, DOI 10.1109/HPCA.2005.41
   Herlihy M, 2003, P 22 ANN S PRINCIPLE, P92
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Hughes CJ, 2002, COMPUTER, V35, P40, DOI 10.1109/2.982915
   Knight Tom., 1986, LFP 86, P105
   KUNG HT, 1981, ACM T DATABASE SYST, V6, P213, DOI 10.1145/319566.319567
   LIE S, 2004, THESIS MIT
   Prvulovic M, 2001, CONF PROC INT SYMP C, P204, DOI 10.1109/ISCA.2001.937450
   Rajwar Ravi., 2002, Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-X, P5, DOI [10.1145/605397.605399, DOI 10.1145/605397.605399]
   Shavit N., 1995, Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, P204, DOI 10.1145/224964.224987
   Stone J. M., 1993, IEEE Parallel & Distributed Technology: Systems & Applications, V1, P58, DOI 10.1109/88.260295
NR 11
TC 14
Z9 20
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 59
EP 69
DI 10.1109/MM.2006.26
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600009
DA 2024-07-18
ER

PT J
AU Shang, L
   Peh, LS
   Kumar, A
   Jha, NK
AF Shang, L
   Peh, LS
   Kumar, A
   Jha, NK
TI Temperature-aware on-chip networks
SO IEEE MICRO
LA English
DT Article
AB ON-CHIP NETWORKS ARE BECOMING INCREASINGLY POPULAR AS AWAY TO CONNECT HIGH-PERFORMANCE SINGLE-CHIP COMPUTER SYSTEMS, BUT THERMAL ISSUES GREATLY LIMIT NETWORK DESIGN. THIS THERMAL MODELING AND SIMULATION FRAMEWORK COMBINES WITH A DISTRIBUTED RUNTIME SCHEME FOR THERMAL MANAGEMENT TO OFFER A PATH TO THERMALLY EFFICIENT ON-CHIP NETWORK DESIGN.
C1 Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7L 3N6, Canada.
   Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
C3 Queens University - Canada; Princeton University
RP Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7L 3N6, Canada.
EM li.shang@queensu.ca
RI Jha, Nandan Kumar/AAX-9516-2020
CR Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Chiang TY, 2002, IEEE ELECTR DEVICE L, V23, P31, DOI 10.1109/55.974803
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   MEEKS D, 1992, MICROWAVE J, V35, P165
   Nguyen NB, 1996, P SOC PHOTO-OPT INS, V2920, P383
   Otten RHJM, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P122, DOI 10.1109/DAC.1998.724452
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   *SEM INC, 2003, 2003 INT TECHN ROADM
   Sergent J.E., 1998, THERMAL MANAGEMENT H, p3.9
   SHAW KA, 2002, COMPUTER ARCHITECTUR, V1
   SONG SH, 1994, PROCEEDINGS OF THE 1994 INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, P111
   Srinivasan J, 2005, CONF PROC INT SYMP C, P520, DOI 10.1109/ISCA.2005.28
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Yeh L., 2002, THERMAL MANAGEMENT M
NR 15
TC 18
Z9 29
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 130
EP 139
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600016
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, S
TI Outsourcing and climbing a value chain
SO IEEE MICRO
LA English
DT Article
EM greenstein@kellogg.northwestern.edu
NR 0
TC 5
Z9 5
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 84
EP +
DI 10.1109/MM.2005.95
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300012
DA 2024-07-18
ER

PT J
AU Isci, C
   Buyuktosunoglu, A
   Martonosi, M
AF Isci, C
   Buyuktosunoglu, A
   Martonosi, M
TI Long-term workload phases: Duration predictions and applications to DVFs
SO IEEE MICRO
LA English
DT Article
AB COMPUTER SYSTEMS INCREASINGLY RELY ON ADAPTIVE DYNAMIC MANAGEMENT OF THEIR OPERATIONS TO BALANCE POWER AND PERFORMANCE GOALS. SUCH DYNAMIC ADJUSTMENTS RELY HEAVILY ON THE SYSTEM'S ABILITY TO OBSERVE AND PREDICT WORKLOAD BEHAVIOR AND SYSTEM RESPONSES. THE AUTHORS CHARACTERIZE THE WORKLOAD BEHAVIOR OF FULL BENCHMARKS RUNNING ON SERVER-CLASS SYSTEMS USING HARDWARE PERFORMANCE COUNTERS. BASED ON THESE CHARACTERIZATIONS, THEY DEVELOPED A SET OF LONG-TERM VALUE, GRADIENT, AND DURATION PREDICTION TECHNIQUES THAT CAN HELP SYSTEMS TO PROVISION RESOURCES.
C1 Princeton Univ, Princeton, NJ 08544 USA.
   IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   Princeton Univ, Princeton, NJ 08544 USA.
C3 Princeton University; International Business Machines (IBM); Princeton
   University
RP Princeton Univ, Princeton, NJ 08544 USA.
EM alperb@us.ibm.com
OI Martonosi, Margaret/0000-0001-9683-8032
CR Albonesi DH, 2003, COMPUTER, V36, P49, DOI 10.1109/MC.2003.1250883
   [Anonymous], 2000, PLDI '00
   BELLOSA F, 2003, P WORKSH COMP OP SYS, P1
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   CALDER B, SIMPOINT 3 0 FASTER
   Cook J, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P82, DOI 10.1109/WWC.2001.990747
   DENNING PJ, 1968, COMMUN ACM, V11, P323, DOI 10.1145/363095.363141
   Dhodapkar AS, 2002, CONF PROC INT SYMP C, P233, DOI 10.1109/ISCA.2002.1003581
   Duesterwald E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P220
   Hughes CJ, 2001, INT SYMP MICROARCH, P250, DOI 10.1109/MICRO.2001.991123
   *IBM, PMAPI STRUCT FUNCT R
   Isci C, 2003, I S WORKL CHAR PROC, P108, DOI 10.1109/WWC.2003.1249062
   Iyer A, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P190, DOI 10.1109/DATE.2001.915023
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   Todi R, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P15, DOI 10.1109/WWC.2001.990740
   Weissel A., 2002, P 2002 INT C COMPILE, P238
NR 17
TC 38
Z9 50
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 39
EP 51
DI 10.1109/MM.2005.93
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300007
DA 2024-07-18
ER

PT J
AU McNairy, C
   Bhatia, R
AF McNairy, C
   Bhatia, R
TI Montecito: A dual-core, dual-thread itanium processor
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 16 Conference
CY AUG 22-24, 2004
CL Stanford Univ, Stanford, CA
SP IEEE Comp Soc, TC Microprocessors & Microcomp
HO Stanford Univ
AB Intel's Montecito is the itanium processor to feature duplicate, dual-thread cores and cache hierarchies on a single die. It features a landmark 1.72 billion transistors and server-focused technologies, and it requires only 100 watts of power.
C1 Intel Corp, Montecito Program, Santa Clara, CA 95051 USA.
C3 Intel Corporation
RP McNairy, C (corresponding author), Intel Corp, Montecito Program, Santa Clara, CA 95051 USA.
EM cameron.mcnairy@intel.com
CR FETZER E, 2005, INT SOL STAT CIRC C, P292
   Fetzer E., 2005, INT SOLID STATE CIRC, P382
   FISHER T, 2005, INT SOL STAT CIRC C, P294
   McNairy C, 2003, IEEE MICRO, V23, P44, DOI 10.1109/MM.2003.1196114
   MCNAIRY C, 2005, IN PRESS P WORKSH HI
   MOCK M, 2005, IN PRESS P WORKSH IN
   Naffziger S., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P182, DOI 10.1109/ISSCC.2005.1493929
   POIRIER C, 2005, ISSCC, P304
   Rusu S, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.1289279
   Spracklen L, 2005, INT S HIGH PERF COMP, P225, DOI 10.1109/HPCA.2005.13
   WUU J, 2004, INT SOL STAT CIRC C, P488
NR 11
TC 104
Z9 149
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2005
VL 25
IS 2
BP 10
EP 20
DI 10.1109/MM.2005.34
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 917RN
UT WOS:000228487000003
DA 2024-07-18
ER

PT J
AU Nesbit, KJ
   Smith, JE
AF Nesbit, KJ
   Smith, JE
TI Data cache prefetching using a global history buffer
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 12th Annual IEEE Symposium on High Performance Interconnects
CY AUG 25-27, 2004
CL Stanford Univ, Stanford, CA
SP IEEE
HO Stanford Univ
AB BY ORGANIZING DATA CACHE PREFETCH INFORMATION IN A NEW WAY, A GHB SUPPORTS EXISTING PREFETCH ALGORITHMS MORE EFFECTIVELY THAN CONVENTIONAL PREFETCH TABLES. IT REDUCES STALE TABLE DATA, IMPROVING ACCURACY AND REDUCING MEMORY TRAFFIC. IT CONTAINS A MORE COMPLETE PICTURE OF CACHE MISS HISTORY AND IS SMALLER THAN CONVENTIONAL TABLES.
C1 Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP Univ Wisconsin, Dept Elect & Comp Engn, 1415 Engn Dr, Madison, WI 53706 USA.
EM es@ece.wisc.edu
CR Burger D., 1997, SIMPLESCALAR TOOLSET
   CHEN TF, 1995, IEEE T COMPUT, V44, P609, DOI 10.1109/12.381947
   GRACIAPEREZ D, 2004, P 37 INT S MICR, P43
   Joseph D, 1999, IEEE T COMPUT, V48, P121, DOI 10.1109/12.752653
   Kandiraju GB, 2002, CONF PROC INT SYMP C, P195, DOI 10.1109/ISCA.2002.1003578
   SMITH AJ, 1978, IEEE COMPUT, V11, P7
   Solihin Y, 2002, CONF PROC INT SYMP C, P171, DOI 10.1109/ISCA.2002.1003576
   Tendler JoelM., 2001, POWER4 System Microarchitecture
NR 8
TC 34
Z9 44
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2005
VL 25
IS 1
BP 90
EP 97
DI 10.1109/MM.2005.6
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 905ZO
UT WOS:000227610500012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wang, PH
   Collins, JD
   Wang, H
   Kim, DK
   Greene, B
   Chan, KM
   Yunus, AB
   Sych, T
   Moore, SF
   Shen, JP
AF Wang, PH
   Collins, JD
   Wang, H
   Kim, DK
   Greene, B
   Chan, KM
   Yunus, AB
   Sych, T
   Moore, SF
   Shen, JP
TI Helper threads via virtual multithreading
SO IEEE MICRO
LA English
DT Article
AB HELPER THREADING ACCELERATES A PROGRAM BY EXPLOITING A PROCESSOR'S MULTITHREADING CAPABILITY TO RUN ASSIST THREADS. BASED ON THE HELPER THREADING USAGE MODEL, VIRTUAL MULTITHREADING (VMT), A FORM OF SWITCH-ON-EVENT USER-LEVEL MULTITHREADING, CAN IMPROVE PERFORMANCE FOR REAL-WORLD WORKLOADS WITH A WALL-CLOCK SPEEDUP OF 5.0 To 38.5 PERCENT.
C1 Intel Corp, Santa Clara, CA 95052 USA.
C3 Intel Corporation
RP Intel Corp, Mailstop SC12-303,2200 Mission Coll Blvd, Santa Clara, CA 95052 USA.
EM perry.wang@intel.com
CR Annavaram M, 2001, CONF PROC INT SYMP C, P52, DOI 10.1109/ISCA.2001.937432
   Bharadwaj J, 2000, IEEE MICRO, V20, P44, DOI 10.1109/40.877949
   Chappell RS, 1999, CONF PROC INT SYMP C, P186, DOI [10.1109/ISCA.1999.765950, 10.1145/307338.300995]
   Collins JD, 2001, INT SYMP MICROARCH, P306, DOI 10.1109/MICRO.2001.991128
   Collins JD, 2001, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2001.937427
   *INT CORP, 2002, INT IT 2 PROC REF MA
   *INT CORP, 2002, INT IT ARCH SOFTW DE
   KIM D, 2002, P 10 INT C ARCH SUPP, P159
   Kim DK, 2004, INT SYM CODE GENER, P27
   Krishnaiyer R, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.888704
   LIAO SS, 2002, PLDI, P117
   LUK CK, P 28 ANN INT S COMP, P40
   POESS M, NEW TPC BENCHMARKS D
   Roth A, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P37, DOI 10.1109/HPCA.2001.903250
   SONG YH, 1998, 9825 CENG U SO CAL D
   WANG H, 2002, INTEL TECH J, V6
   Wang PH, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P187
NR 17
TC 11
Z9 15
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 74
EP 82
DI 10.1109/MM.2004.75
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900011
OA hybrid
DA 2024-07-18
ER

PT J
AU Kapil, S
   McGhan, H
   Lawrendra, J
AF Kapil, S
   McGhan, H
   Lawrendra, J
TI A chip multithreaded processor for network-facing workloads
SO IEEE MICRO
LA English
DT Article
ID MULTIMEDIA
AB THE ARTICLE DESCRIBES AN EARLY IMPLEMENTATION OF A CHIP MULTITHREADED (CMT) PROCESSOR, SUN MICROSYSTEM'S TECHNOLOGY TO SUPPORT ITS THROUGHPUT COMPUTING STRATEGY. CMT PROCESSORS ARE DESIGNED TO HANDLE WORKLOADS CONSISTING OF MULTIPLE THREADS WITH LIGHT COMPUTATIONAL DEMANDS, TYPICAL OF WEB SERVERS AND OTHER NETWORK-FACING SYSTEMS.
C1 Sun Microsyst Inc, Sunnyvale, CA 94085 USA.
C3 Sun Microsystems, Inc.
RP Kapil, S (corresponding author), Sun Microsyst Inc, 430 N Mary Ave, Sunnyvale, CA 94085 USA.
EM Sanjiv.Kapil@Sun.com
CR [Anonymous], 1994, The SPARC Architecture Manual, Version 9
   GEORGIOS K, 2002, IEEE J SOLID-ST CIRC, V37, P1464
   HAFF G, 2003, ILLUMINATA      0709
   Horel T, 1999, IEEE MICRO, V19, P73, DOI 10.1109/40.768506
   KAPIL S, 2003, P 15 HOT CHIPS S IEE
   Lev LA, 1995, IEEE J SOLID-ST CIRC, V30, P1227, DOI 10.1109/4.475710
   Patterson David., 2002, COMPUTER ARCHITECTUR
   Tremblay M, 1996, IEEE MICRO, V16, P42, DOI 10.1109/40.491461
NR 8
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2004
VL 24
IS 2
BP 20
EP 30
DI 10.1109/MM.2004.1289288
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813DO
UT WOS:000220888000005
DA 2024-07-18
ER

PT J
AU Akkary, H
   Rajwar, R
   Srinivasan, ST
AF Akkary, H
   Rajwar, R
   Srinivasan, ST
TI Checkpoint processing and recovery: An efficient. scalable alternative
   to reorder buffers
SO IEEE MICRO
LA English
DT Article
AB PROCESSORS REQUIRE A COMBINATION OF LARGE INSTRUCTION WINDOWS AND HIGH CLOCK FREQUENCY TO ACHIEVE HIGH PERFORMANCE. TRADITIONAL PROCESSORS USE REORDER BUFFERS, BUT THESE STRUCTURES DO NOT SCALE EFFICIENTLY AS WINDOW SIZE INCREASES. A NEW TECHNIQUE, CHECKPOINT PROCESSING AND RECOVERY, OFFERS AN EFFICIENT MEANS OF INCREASING THE INSTRUCTION WINDOW SIZE. WITHOUT REQUIRING LARGE, CYCLE-CRITICAL STRUCTURES, AND PROVIDES A PROMISING MICROARCHITECTURE FOR FUTURE HIGH-PERFORMANCE PROCESSORS.
C1 Intel Corp, Microarchitecture Res Lab, Hillsboro, OR 97124 USA.
   Portland State Univ, Dept Elect & Comp Engn, Portland, OR 97207 USA.
C3 Intel Corporation; Portland State University
RP Srinivasan, ST (corresponding author), Intel Corp, Microarchitecture Res Lab, 2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM srikanth.t.srinivasan@intel.com
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Hwu W.W., 1987, Proceedings of the 14th Annual International Symposium on Computer Architecture, ISCA'87, P18
   Jacobsen E, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P142, DOI 10.1109/MICRO.1996.566457
   Moshovos A, 1997, INT SYMP MICROARCH, P235, DOI 10.1109/MICRO.1997.645814
   Moudgill M., 1993, Proceedings of the 26th Annual International Symposium on Microarchitecture (Cat. No.93TH0602-3), P202, DOI 10.1109/MICRO.1993.282742
   Smith J. E., 1985, 12th Annual International Symposium on Computer Architecture Conference Proceedings (Cat. No. 85CH2144-4), P36
NR 7
TC 6
Z9 7
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 11
EP 19
DI 10.1109/MM.2003.1261382
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700004
DA 2024-07-18
ER

PT J
AU Moore, C
AF Moore, C
TI Managing the transition from complexity to elegance: Knowing when you
   have a problem
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2003
VL 23
IS 5
BP 88
EP +
DI 10.1109/MM.2003.1240215
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734FL
UT WOS:000186044300009
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, S
TI Moore meets Malthus in multiples
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2003
VL 23
IS 4
BP 8
EP 10
DI 10.1109/MM.2003.1225948
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 715NP
UT WOS:000184978900007
DA 2024-07-18
ER

PT J
AU Schuehler, DV
   Lockwood, JW
AF Schuehler, DV
   Lockwood, JW
TI TCP sputter: A TCP/IP flow monitor in reconfigurable hardware
SO IEEE MICRO
LA English
DT Article
AB THIS FLOW-MONITORING CIRCUIT DELIVERS AN ORDERED BYTE STREAM TO A CLIENT APPLICATION FOR EVERY TCP/IP CONNECTION IT PROCESSES. USING AN ACTIVE FLOW-PROCESSING ALGORITHM, TCP SPUTTER IS A LIGHTWEIGHT, EFFICIENT DESIGN THAT SUPPORTS THE MONITORING OF AN ALMOST UNLIMITED NUMBER OF FLOWS AT MULTIGIGABIT LINE RATES.
C1 Washington Univ, Appl Res Lab, St Louis, MO 63130 USA.
C3 Washington University (WUSTL)
RP Washington Univ, Appl Res Lab, Campus Box 1045,1 Brookings Dr, St Louis, MO 63130 USA.
EM dvs1@arl.wustl.edu
CR [Anonymous], 1981, RFC793
   BABOESCU F, 2001, P ACM SIGCOMM, P199
   BRAUN F, 2001, P S HIGH PERF INT HO, P93
   Chaney T, 1997, IEEE INFOCOM SER, P2, DOI 10.1109/INFCOM.1997.635108
   Gupta P, 1999, COMP COMM R, V29, P147, DOI 10.1145/316194.316217
   GURTOV A, 2001, P IFIP PERS WIR COMM, P87
   Jacobson V., 1988, RFC1072
   Johnston A., 2001, Clinical paediatric dietetics, P126, DOI 10.1002/9780470690369.ch9
   LOCKWOOD JW, 2001, P INT ENG CONS DES, pWB19
   PRAKASH A, 2001, P S HIGH PERF INT HO, P15
   Roberts L., 2001, Internet still growing dramatically says internet founder
   SHALUNOV S, 2001, BULK TCP USE PERFORM
NR 12
TC 15
Z9 15
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2003
VL 23
IS 1
BP 54
EP 59
DI 10.1109/MM.2003.1179898
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 644QM
UT WOS:000180930100008
DA 2024-07-18
ER

PT J
AU Kosuge, A
   Hsu, YC
   Sumikawa, R
   Hamada, M
   Kuroda, T
   Ishikawa, T
AF Kosuge, Atsutake
   Hsu, Yao-Chung
   Sumikawa, Rei
   Hamada, Mototsugu
   Kuroda, Tadahiro
   Ishikawa, Tomoe
TI A 10.7-μ/Frame 88% Accuracy CIFAR-10 Single-Chip Neuromorphic
   Field-Programmable Gate Array Processor Featuring Various Nonlinear
   Functions of Dendrites in the Human Cerebrum
SO IEEE MICRO
LA English
DT Article
AB A neuromorphic architecture is suitable for low-power tiny-machine learning processors. However, the large number of synapses utilized in recent deep neural networks require multichip implementation, resulting in large power consumption due to chip-to-chip interfaces. Here, we present a 10.7-mu J/frame single-chip neuromorphic field-programmable gate array (FPGA) processor. To reduce the required hardware (HW) resources, we have developed two techniques. The first is a dendrite-inspired nonlinear neural network that mimics various nonlinear functions of dendrite spines in the human cerebrum. The second is a line-scan-based architecture that reduces the total amount of HW resources. The 14-layer convolutional neural network (CNN), which achieves an 88% accuracy with the CIFAR-10 dataset, was implemented on a single FPGA board. Compared to a state-of-the-art spiking CNN-based neuromorphic FPGA processor, the energy efficiency of the proposed architecture is improved by a factor of 94.4 while achieving a 6% better classification accuracy.
C1 [Kosuge, Atsutake; Hsu, Yao-Chung] Taiwan Semicond Mfg Co, Yokohama, Kanagawa 2200012, Japan.
   [Sumikawa, Rei] Univ Tokyo, Tokyo 11328656, Japan.
   [Hamada, Mototsugu; Kuroda, Tadahiro] Univ Tokyo, Syst Design Lab, Tokyo 11328656, Japan.
   [Ishikawa, Tomoe] MIT, Dept Brain & Cognit Sci, Picower Inst Learning & Memory, Cambridge, MA 02139 USA.
C3 University of Tokyo; University of Tokyo; Northwell Health;
   Massachusetts Institute of Technology (MIT)
RP Kosuge, A (corresponding author), Taiwan Semicond Mfg Co, Yokohama, Kanagawa 2200012, Japan.
EM kosuge@dlab.t.u-tokyo.ac.jp; hsu@kuroda.t.u-tokyo.ac.jp;
   sumikawa@kuroda.t.u-tokyo.ac.jp; hamada@dlab.t.u-tokyo.ac.jp;
   kuroda@dlab.t.u-tokyo.ac.jp; ishikawa@mit.edu
OI Kosuge, Atsutake/0000-0002-3394-2227
FU Japan Science and Technology Agency, PRESTO Grant [PMJPR21B4]
FX This work was supported by The Japan Science and Technology Agency,
   PRESTO Grant PMJPR21B4.
CR Aung MTL, 2021, I C FIELD PROG LOGIC, P28, DOI 10.1109/FPL53798.2021.00013
   Bankman D, 2019, IEEE J SOLID-ST CIRC, V54, P158, DOI 10.1109/JSSC.2018.2869150
   Bhaduri A, 2018, NEURAL COMPUT, V30, P723, DOI 10.1162/neco_a_01045
   Esser SK, 2016, P NATL ACAD SCI USA, V113, P11441, DOI 10.1073/pnas.1604850113
   Gallego G, 2022, IEEE T PATTERN ANAL, V44, P154, DOI 10.1109/TPAMI.2020.3008413
   Gidon A, 2020, SCIENCE, V367, P83, DOI 10.1126/science.aax6239
   Herz AVM, 2006, SCIENCE, V314, P80, DOI 10.1126/science.1127240
   Hsu Y. C., 2022, P IEEE HOT CHIPS S H, P1, DOI [10.1109/HCS55958.2022.9895600, DOI 10.1109/HCS55958.2022.9895600]
   Kosuge A, 2022, IEEE OPEN J CIRCUITS, V3, P4, DOI 10.1109/OJCAS.2021.3137263
   Ma NN, 2021, Arxiv, DOI arXiv:2009.04759
   Tzilivaki A, 2019, NAT COMMUN, V10, DOI 10.1038/s41467-019-11537-7
   Zhao R, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P15, DOI 10.1145/3020078.3021741
NR 12
TC 1
Z9 1
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 19
EP 27
DI 10.1109/MM.2023.3315676
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400004
DA 2024-07-18
ER

PT J
AU Sudhakar, S
   Sze, V
   Karaman, S
AF Sudhakar, Soumya
   Sze, Vivienne
   Karaman, Sertac
TI Data Centers on Wheels: Emissions From Computing Onboard Autonomous
   Vehicles
SO IEEE MICRO
LA English
DT Article
DE Data centers; Carbon emissions; Market research; Computational modeling;
   Carbon dioxide; Energy efficiency; Task analysis
AB While much attention has been paid to data centers' greenhouse gas emissions, less attention has been paid to autonomous vehicles' (AVs) potential emissions. In this work, we introduce a framework to probabilistically model the emissions from computing onboard a global fleet of AVs and show that the emissions have the potential to make a nonnegligible impact on global emissions, comparable to that of all data centers today. Based on current trends, a widespread AV adoption scenario where approximately 95% of all vehicles are autonomous requires computer power to be less than 1.2 kW for emissions from computing on AVs to be less than emissions from all data centers in 2018 in 90% of modeled scenarios. Anticipating a future scenario with high adoption of AVs, business-as-usual decarbonization, and workloads doubling every three years, hardware efficiency must double every 1.1 years for emissions in 2050 to equal 2018 data center emissions. The rate of increase in hardware efficiency needed in many scenarios to contain emissions is faster than the current rate. We discuss several avenues of future research unique to AVs to further analyze and potentially reduce the carbon footprint of AVs.
C1 [Sudhakar, Soumya] MIT, Autonomous Syst Aeronaut & Astronaut Dept, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
   [Sze, Vivienne] MIT, Elect Engn & Comp Sci Dept, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
   [Karaman, Sertac] MIT, Aeronaut & Astronaut, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT); Massachusetts Institute of
   Technology (MIT); Massachusetts Institute of Technology (MIT)
RP Sudhakar, S (corresponding author), MIT, Autonomous Syst Aeronaut & Astronaut Dept, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
EM soumyas@mit.edu; sze@mit.edu; sertac@mit.edu
FU National Science Foundation (NSF) Cyber-Physical Systems program
   [1837212]; NSF Real-Time Machine Learning program [1937501];
   MIT-Accenture Fellowship; Direct For Computer & Info Scie & Enginr;
   Division Of Computer and Network Systems [1837212] Funding Source:
   National Science Foundation
FX The authors would like to thank Jamie Koerner for insightful discussions
   on modeling and data visualizations. This work was supported in part by
   the National Science Foundation (NSF) Cyber-Physical Systems program
   under Grant 1837212, in part by the NSF Real-Time Machine Learning
   program under Grant 1937501, and in part by the MIT-Accenture
   Fellowship.
CR Alcott B, 2005, ECOL ECON, V54, P9, DOI 10.1016/j.ecolecon.2005.03.020
   Andrae A. S., 2015, CHALLENGES, V6, P117
   Figliozzi MA, 2020, TRANSPORT RES D-TR E, V85, DOI 10.1016/j.trd.2020.102443
   Gupta K, 2021, IEEE INT C INT ROBOT, P6464, DOI 10.1109/IROS51168.2021.9636603
   Gupta U, 2022, CONF PROC INT SYMP C, P784, DOI 10.1145/3470496.3527408
   Hennessy J. L., 2018, 2018 ACMIEEE 45 ANN, P27, DOI [10.1109/ISCA.2018.00011, DOI 10.1109/ISCA.2018.00011]
   IEA, 2021, Greenhouse Gas Emissions from Energy 2021 Edition
   Jayawardana V, 2022, 2022 EUROPEAN CONTROL CONFERENCE (ECC), P383, DOI 10.23919/ECC55457.2022.9838000
   Johnson K., 2021, WIRED JUL
   Jones N, 2018, NATURE, V561, P163, DOI 10.1038/d41586-018-06610-y
   Li P. Z. X, 2022, PROC IEEE INT C ROBO
   Masanet E, 2020, SCIENCE, V367, P984, DOI 10.1126/science.aba3758
   Murray S., 2016, PROC ROBOT SCI SYST, V6
   nhtsa, 2022, Automated vehicles for safety
   Schwartz R, 2020, COMMUN ACM, V63, P54, DOI 10.1145/3381831
   Silva O, 2022, SCI TOTAL ENVIRON, V830, DOI 10.1016/j.scitotenv.2022.154615
   Sudhakar S, 2020, IEEE INT CONF ROBOT, P4259, DOI [10.1109/ICRA40945.2020.9197164, 10.1109/icra40945.2020.9197164]
   Sze V., 2020, SYNTH LECT COMPUT AR, V15, P1, DOI [DOI 10.2200/S01004ED1V01Y202004CAC050, DOI 10.1007/978-3-031-01766-7, 10.2200/S01004ED1V01Y202004CAC050]
   United Nations Environment Programme, 2021, Adaptation Gap Report 2020
   Wu C. -J., 2022, Proceedings of Machine Learning and Systems, V4, P795, DOI DOI 10.48550/ARXIV.2111.00364
   US
NR 21
TC 12
Z9 14
U1 1
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2023
VL 43
IS 1
BP 29
EP 39
DI 10.1109/MM.2022.3219803
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8R9FX
UT WOS:000928193400006
DA 2024-07-18
ER

PT J
AU Evers, M
   Barnes, L
   Clark, M
AF Evers, Mark
   Barnes, Leslie
   Clark, Mike
TI The AMD Next-Generation "Zen 3" Core
SO IEEE MICRO
LA English
DT Article
AB "Zen 3" is a processor core that was designed to deliver another large generational increase in central processing unit (CPU) performance while also supporting new software and security features. The core is leveraged into multiple products spanning markets including mobile, desktop, and server. "Zen 3" also includes an innovative new set of L3 cache solutions including a redesigned eight-core complex and support for stackedAMD 3-D V-cache.
C1 [Evers, Mark; Barnes, Leslie; Clark, Mike] Adv Micro Devices Inc, Santa Clara, CA 95054 USA.
C3 Advanced Micro Devices
RP Evers, M (corresponding author), Adv Micro Devices Inc, Santa Clara, CA 95054 USA.
EM marius.evers@amd.com; leslie.barnes@amd.com; michaelt.clark@amd.com
OI Evers, Marius/0000-0003-4676-8018; Clark, Michael/0000-0001-8937-1315
CR AMD, AMD64 ARCH PROGR MAN, V1-5
   AMD, AMD EPYCTM PROC WORL
   Evers M., 2021, PROC HOT CHIPS
   Seznec A., 2006, J INSTRUCT LEVEL PAR, V8
NR 4
TC 12
Z9 14
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2022
VL 42
IS 3
BP 7
EP 12
DI 10.1109/MM.2022.3164338
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J8UV
UT WOS:000798189700003
DA 2024-07-18
ER

PT J
AU Rotem, E
   Yoaz, A
   Rappoport, L
   Robinson, SJ
   Mandelblat, JY
   Gihon, A
   Weissmann, E
   Chabukswar, R
   Basin, V
   Fenger, R
   Gupta, M
   Yasin, A
AF Rotem, Efraim
   Yoaz, Adi
   Rappoport, Lihu
   Robinson, Stephen J.
   Mandelblat, Julius Yuli
   Gihon, Arik
   Weissmann, Eliezer
   Chabukswar, Rajshree
   Basin, Vadim
   Fenger, Russell
   Gupta, Monica
   Yasin, Ahmad
TI Intel Alder Lake CPU Architectures
SO IEEE MICRO
LA English
DT Article
AB Alder Lake cores, system-on-a-chip, and hybrid architecture were designed to meet the challenging requirements for various traditional, emerging, and real-world computational tasks at extensive power performance points. Alder Lake introduces a revolutionary hybrid architecture with a whole new performance core and efficient core. The revolutionary thread director built into Alder Lake hardware and firmware guides the operating system in scheduling the right task to the right core type. Alder Lake hybrid architecture with Intel thread director delivers the highest power-performance dynamic range and computational density.
C1 [Rotem, Efraim; Rappoport, Lihu; Robinson, Stephen J.; Mandelblat, Julius Yuli; Gihon, Arik; Weissmann, Eliezer; Chabukswar, Rajshree; Basin, Vadim; Fenger, Russell; Gupta, Monica; Yasin, Ahmad] Intel Corp, Mountain View, CA 94235 USA.
   [Yoaz, Adi] Intel Corp, Intel Core CPU Architecture, Mountain View, CA 94235 USA.
C3 Intel Corporation; Intel Corporation
RP Rotem, E (corresponding author), Intel Corp, Mountain View, CA 94235 USA.
EM efraim.rotem@intel.com; adi.yoaz@intel.com; lihu.rappoport@intel.com;
   stephen.j.robinson@intel.com; julius.mandelblat@intel.com;
   arik.gihon@intel.com; eliezer.weissmann@intel.com;
   rajshree.a.chabukswar@intel.com; vadim.bassin@intel.com;
   russell.j.fenger@intel.com; monica.gupta@intel.com;
   ahmad.yasin@intel.com
CR [Anonymous], PROCESSING ARCHITECT
   [Anonymous], 2021, INTEL 64 IA 32 ARCHI
   Doweck J, 2017, IEEE MICRO, V37, P52, DOI 10.1109/MM.2017.38
   Khushu S., 2019, PROC HOT CHIPS S, P1
   Rotem E, 2016, COMPUTER, V49, P47, DOI 10.1109/MC.2016.309
   Yasin A, 2014, INT SYM PERFORM ANAL, P35, DOI 10.1109/ISPASS.2014.6844459
NR 6
TC 17
Z9 18
U1 1
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2022
VL 42
IS 3
BP 13
EP 19
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J8UV
UT WOS:000798189700004
DA 2024-07-18
ER

PT J
AU Yi, JJ
AF Yi, Joshua J.
TI Review of Patents Issued to Computer Architecture Companies in 2021-Part
   II
SO IEEE MICRO
LA English
DT Article
AB An architecture of a multicore electronic system is provided. The architecture includes a plurality of first computing cores, a first ring bus, a direct memory access (DMA) engine, and a DMA ring controller. The first computing cores are connected to the first ring bus. The DMA ring controller connects the DMA engine to the first ring bus. The first computing cores communicate with the DMA engine through the first ring bus and make the DMA engine perform a memory operation.
C1 [Yi, Joshua J.] Law Off Joshua J Yi PLLC, Austin, TX 78750 USA.
RP Yi, JJ (corresponding author), Law Off Joshua J Yi PLLC, Austin, TX 78750 USA.
EM josh@joshuayipatentlaw.com
NR 0
TC 0
Z9 0
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2022
VL 42
IS 3
BP 67
EP 77
DI 10.1109/MM.2022.3163434
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J8UV
UT WOS:000798189700009
OA Bronze
DA 2024-07-18
ER

PT J
AU Fizza, K
   Jayaraman, PP
   Banerjee, A
   Georgakopoulos, D
   Ranjan, R
AF Fizza, Kaneez
   Jayaraman, Prem Prakash
   Banerjee, Abhik
   Georgakopoulos, Dimitrios
   Ranjan, Rajiv
TI Evaluating Sensor Data Quality in Internet of Things Smart Agriculture
   Applications
SO IEEE MICRO
LA English
DT Article
ID IOT; FUTURE
AB The unprecedented growth of Internet of Things (IoT) underpinned by machine-to-machine communication, analytics, and actuation is spearheading the development of IoT-based smart agriculture applications (IoTSAs). Various factors (e.g., location and weather) impact data availability for such IoT applications, which impacts the decision making and actuation process of IoTSA. This article proposes a conceptual framework and a novel model to compute sensor data quality model that can be used by IoTSA in their decision/actuation process to adapt to uncertainty in IoT sensor data. To demonstrate the efficacy of the proposed data quality metrics and model, we apply them to an IoTSA for monitoring milk condition in dairy farms (an instance of IoTSA). Our real-world experimental evaluations conclude that the proposed model 1) can be employed by IoTSAs to adapt to different factors that may impact the quality of decision making (actuation) and 2) aids in developing data quality-aware IoTSA and beyond.
C1 [Fizza, Kaneez] Swinburne Univ Technol, Dept Comp Sci & Software Engn, Hawthorn, Vic 3122, Australia.
   [Jayaraman, Prem Prakash; Banerjee, Abhik; Georgakopoulos, Dimitrios] Swinburne Univ Technol, Internet Things Lab, Hawthorn, Vic 3122, Australia.
   [Ranjan, Rajiv] Newcastle Univ, Sch Comp, Internet Things Res, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England.
C3 Swinburne University of Technology; Swinburne University of Technology;
   Newcastle University - UK
RP Fizza, K (corresponding author), Swinburne Univ Technol, Dept Comp Sci & Software Engn, Hawthorn, Vic 3122, Australia.
EM kfizza@swin.edu.au; pjayaraman@swin.edu.au; abanerjee@swin.edu.au;
   dgeorgakopoulos@swin.edu.au; rranjan@ncl.ac.uk
RI Jayaraman, Prem Prakash/A-6784-2013; Georgakopoulos,
   Dimitrios/C-5019-2011
OI Georgakopoulos, Dimitrios/0000-0001-7880-2140; fizza,
   kaneez/0000-0002-4521-6935; Jayaraman, Prem Prakash/0000-0003-4500-3443;
   Banerjee, Abhik/0000-0003-4660-4507
CR Banerjee T, 2017, IEEE INTELL SYST, V32, P68, DOI 10.1109/MIS.2017.35
   Brewster C, 2017, IEEE COMMUN MAG, V55, P26, DOI 10.1109/MCOM.2017.1600528
   Bu FY, 2019, FUTURE GENER COMP SY, V99, P500, DOI 10.1016/j.future.2019.04.041
   Das S, 2019, FRONT MICROBIOL, V10, DOI 10.3389/fmicb.2019.02756
   Friha O, 2021, IEEE-CAA J AUTOMATIC, V8, P718, DOI 10.1109/JAS.2021.1003925
   Hossain MA, 2011, ACM T MULTIM COMPUT, V7, DOI 10.1145/1870121.1870124
   Jason F. T. L. L., 2016, STANDARD ERROR MEASU
   Jayaraman PP, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16111884
   Karkouch A, 2016, J NETW COMPUT APPL, V73, P57, DOI 10.1016/j.jnca.2016.08.002
   Krishna KL, 2017, 2017 INTERNATIONAL CONFERENCE ON I-SMAC (IOT IN SOCIAL, MOBILE, ANALYTICS AND CLOUD) (I-SMAC), P54, DOI 10.1109/I-SMAC.2017.8058236
   Kuemper D, 2018, PROCEEDINGS OF THE 9TH ACM MULTIMEDIA SYSTEMS CONFERENCE (MMSYS'18), P294, DOI 10.1145/3204949.3204972
   Liu CH, 2020, COMPUTING, V102, P573, DOI 10.1007/s00607-019-00746-z
   Lopez IL, 2020, COLEC EST IDEAS, V10, P1
   Maurer U, 2006, BSN 2006: INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P113
   Mekala MS, 2017, 2017 INTERNATIONAL CONFERENCE ON I-SMAC (IOT IN SOCIAL, MOBILE, ANALYTICS AND CLOUD) (I-SMAC), P75, DOI 10.1109/I-SMAC.2017.8058280
   Moon A, 2018, COMPUT ELECTRON AGR, V154, P304, DOI 10.1016/j.compag.2018.08.045
   Nesa N, 2017, IEEE INTERNET THINGS, V4, P1563, DOI 10.1109/JIOT.2017.2723424
   Patil K. A., 2016, 2016 International Conference on Global Trends in Signal Processing, Information Computing and Communication (ICGTSPICC). Proceedings, P543, DOI 10.1109/ICGTSPICC.2016.7955360
   Ha QP, 2020, IEEE SENS J, V20, P4430, DOI 10.1109/JSEN.2020.2964396
   Ray PP, 2017, J AMB INTEL SMART EN, V9, P395, DOI 10.3233/AIS-170440
   Saiz-Rubio V, 2020, AGRONOMY-BASEL, V10, DOI 10.3390/agronomy10020207
   Sarker MNI, 2019, 2019 2ND INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND BIG DATA (ICAIBD 2019), P60, DOI [10.1109/ICAIBD.2019.8836982, 10.1109/icaibd.2019.8836982]
   Sun YH, 2022, IEEE SYST J, V16, P132, DOI 10.1109/JSYST.2021.3104107
   Tu W, 2018, IEEE COMMUN MAG, V56, P126, DOI 10.1109/MCOM.2018.1700870
   Yu TQ, 2017, IEEE INTERNET THINGS, V4, P2207, DOI 10.1109/JIOT.2017.2756025
NR 25
TC 7
Z9 7
U1 2
U2 15
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 51
EP 60
DI 10.1109/MM.2021.3137401
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Dally, WJ
   Keckler, SW
   Kirk, DB
AF Dally, William J.
   Keckler, Stephen W.
   Kirk, David B.
TI Evolution of the Graphics Processing Unit (GPU)
SO IEEE MICRO
LA English
DT Article
ID PERFORMANCE
C1 [Dally, William J.] NVIDIA Corp, Santa Clara, CA 95051 USA.
   [Keckler, Stephen W.] NVIDIA Corp, Architecture Res, Santa Clara, CA 95051 USA.
   [Kirk, David B.] NVIDIA Corp, Architecture & Res, Santa Clara, CA USA.
   [Kirk, David B.] NVIDIA Corp, NVIDIA Res, Santa Clara, CA USA.
   [Kirk, David B.] Natl Acad Engn, Washington, DC 20418 USA.
C3 Nvidia Corporation; Nvidia Corporation; Nvidia Corporation; Nvidia
   Corporation; National Academies of Sciences, Engineering & Medicine
RP Dally, WJ (corresponding author), NVIDIA Corp, Santa Clara, CA 95051 USA.
EM bdally@nvidia.com; skeckler@nvidia.com; dkxxxx@hotmail.com
OI Kirk, David/0000-0002-4887-5098; Dally, William/0000-0003-4632-2876
CR [Anonymous], 2018, GPUS NOW ACCELERATE
   [Anonymous], 2021, EXTENDING NVIDIA PER
   [Anonymous], 2021, GLOBAL COMPUTER MAKE
   Bauer M, 2019, PROCEEDINGS OF SC19: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3295500.3356175
   Bauer M, 2012, INT CONF HIGH PERFOR
   Buck I, 2004, ACM T GRAPHIC, V23, P777, DOI 10.1145/1015706.1015800
   Burgess J, 2020, IEEE MICRO, V40, P36, DOI 10.1109/MM.2020.2971677
   Choquette J, 2021, IEEE MICRO, V41, P29, DOI 10.1109/MM.2021.3061394
   Choquette J, 2018, IEEE MICRO, V38, P42, DOI 10.1109/MM.2018.022071134
   Coates A, 2013, PROC INT C MACH LEAR, P1337
   Dally WilliamJ., 2003, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, SC '03, P35, DOI 10.1145/1048935.1050187
   Huang J.-H., 2018, NVIDIA GPU TECHN C M
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Khailany B, 2001, IEEE MICRO, V21, P35, DOI 10.1109/40.918001
   Kirk D.B., 2009, Programming Massively Parallel Processors: A Handson Approach
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Nickolls John, 2008, ACM Queue, V6, DOI 10.1145/1365490.1365500
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
NR 18
TC 19
Z9 23
U1 1
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 42
EP 51
DI 10.1109/MM.2021.3113475
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100009
DA 2024-07-18
ER

PT J
AU Dong, JB
   Wang, SC
   Feng, F
   Cao, Z
   Pan, H
   Tang, LB
   Li, PC
   Li, H
   Ran, QY
   Guo, YQ
   Gao, SY
   Long, X
   Zhang, J
   Li, Y
   Xia, ZS
   Song, LYH
   Zhang, YY
   Pan, P
   Wang, GH
   Jiang, XW
AF Dong, Jianbo
   Wang, Shaochuang
   Feng, Fei
   Cao, Zheng
   Pan, Heng
   Tang, Lingbo
   Li, Pengcheng
   Li, Hao
   Ran, Qianyuan
   Guo, Yiqun
   Gao, Shanyuan
   Long, Xin
   Zhang, Jie
   Li, Yong
   Xia, Zhisheng
   Song, Liuyihan
   Zhang, Yingya
   Pan, Pan
   Wang, Guohui
   Jiang, Xiaowei
TI ACCL: Architecting Highly Scalable Distributed Training Systems With
   Highly Efficient Collective Communication Library
SO IEEE MICRO
LA English
DT Article
DE Servers; Training; Bandwidth; Routing; Fabrics; Payloads; Parallel
   algorithms
AB Distributed systems have been widely adopted for deep neural networks model training. However, the scalability of distributed training systems is largely bounded by the communication cost. We design a highly efficient collective communication library, namely Alibaba Collective Communication Library (ACCL), to build distributed training systems with linear scalability. ACCL provides optimized algorithms to fully make use of heterogeneous interconnects simultaneously. And the experimental results show significant performance improvement.
C1 [Dong, Jianbo; Wang, Shaochuang; Feng, Fei; Cao, Zheng; Pan, Heng; Tang, Lingbo; Li, Pengcheng; Li, Hao; Ran, Qianyuan; Guo, Yiqun; Gao, Shanyuan; Long, Xin; Zhang, Jie; Li, Yong; Xia, Zhisheng; Song, Liuyihan; Zhang, Yingya; Pan, Pan; Wang, Guohui; Jiang, Xiaowei] Alibaba Grp, Hangzhou 310052, Zhejiang, Peoples R China.
C3 Alibaba Group
RP Dong, JB (corresponding author), Alibaba Grp, Hangzhou 310052, Zhejiang, Peoples R China.
EM jianbo.djb@ali-baba-inc.com; shaochuang.wsc@alibaba-inc.com;
   felix.ff@alibabainc.com; zhengzhi.cz@alibaba-inc.com;
   ph237525@alibaba-inc.com; lingbo.tlb@alibaba-inc.com;
   pengcheng.li@alibaba-inc.com; carpenter.lh@alibabainc.com;
   qianyuan.rqy@antgroup.com; yiqun.gyq@alibaba-inc.com; kangbo@taobao.com;
   longxin.xl@alibaba-inc.com; wanglin.zj@alibabainc.com;
   jiufeng.ly@alibaba-inc.com; zhisheng.xzs@alibaba-inc.com;
   liuyihan.slyh@alibaba-inc.com; yingya.zyy@alibaba-inc.com;
   panpan.pp@alibaba-inc.com; g.wang@alibaba-inc.com;
   xiaowei.jx@alibaba-inc.com
RI Wang, Guohui/G-8935-2015; PAN, PAN/IWV-1122-2023
OI Cao, Zheng/0000-0002-1565-3683; Tang, Lingbo/0000-0002-5263-8044
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2021, NVIDIA APEX TOOLS EA
   Devlin J., 2018, BERT PRE TRAINING DE
   Dong J., 2020, P IEEE INT S HIGH PE
   Gabriel E, 2004, LECT NOTES COMPUT SC, V3241, P97
   LEISERSON CE, 1985, IEEE T COMPUT, V34, P892, DOI 10.1109/TC.1985.6312192
   Patarasuk P, 2009, J PARALLEL DISTR COM, V69, P117, DOI 10.1016/j.jpdc.2008.09.002
   Sergeev A., 2018, Horovod: fast and easy distributed deep learning in tensorflow
   Thakur R, 2005, INT J HIGH PERFORM C, V19, P49, DOI 10.1177/1094342005051521
NR 9
TC 2
Z9 2
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 85
EP 92
DI 10.1109/MM.2021.3091475
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800021
DA 2024-07-18
ER

PT J
AU Xia, J
   Cheng, CN
   Zhou, XP
   Hu, YX
   Chun, P
AF Xia, Jing
   Cheng, Chuanning
   Zhou, Xiping
   Hu, Yuxing
   Chun, Peter
TI Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud
   Services
SO IEEE MICRO
LA English
DT Article
DE Guidelines; Conferences; Portable document format; Collaboration;
   Tutorials; Microarchitecture; Libraries
AB Kunpeng 920 is the second generation server processor designed by HiSilicon based on ARM architecture. Kunpeng 920 is able to achieve cost efficiency for various workloads through using a variety of chiplets and hybrid process technologies. The unique recomposition(s) of these flexible chipsets allows new designs to be created. The Kunpeng series processors combine technology innovations from various levels to improve efficiency, eliminate bottlenecks, and deliver value and performance. Its key features are as follows: The Kunpeng 920 core is specifically designed with superscalar architecture with the support of vector extension to provide leading features for high-performance computing applications; the coherent cache subsystem is created to integrate multicores into single chiplet (e.g., 7-nm process node) with a ring design that is ultralow-latency (<15 ns), nonblocking and bufferless; a dedicated parallel small-IO block is developed to achieve high-bandwidth (e.g., 400 GB/s) interdie connection for 2-D package solutions; IO die is redesigned (e.g., 16-nm process) so that the latest standard interface (e.g., PCI4.0) can be leveraged to scale up the System on a Chip (SoCs) and connect them with other IO devices; two or four Kunpeng 920 can work together as single symmetric multiprocessor system with cache coherent nonuniform memory access fabric.
C1 [Xia, Jing; Cheng, Chuanning; Zhou, Xiping] HiSilicon Technol Co Ltd, Turing Business Dept, Shenzhen 518129, Peoples R China.
   [Hu, Yuxing] HiSilicon Technol Co Ltd, Turing Business Dept, Linx Lab, Shenzhen 518129, Peoples R China.
   [Chun, Peter] HiSilicon Technol Co Ltd, Shenzhen 518129, Peoples R China.
RP Xia, J (corresponding author), HiSilicon Technol Co Ltd, Turing Business Dept, Shenzhen 518129, Peoples R China.
EM dio.xia@hisilicon.com; chengchuanning@hisilicon.com;
   zhouxiping@hisilicon.com; huyuxing1@huawei.com; peter.chun@huawei.com
RI Hu, Yuxing/ISS-8744-2023
OI Hu, Yuxing/0000-0001-9238-1071
CR Fallin C, 2011, INT S HIGH PERF COMP, P144, DOI 10.1109/HPCA.2011.5749724
   Moscibroda T, 2009, CONF PROC INT SYMP C, P196, DOI 10.1145/1555815.1555781
NR 2
TC 20
Z9 26
U1 3
U2 35
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 67
EP 75
DI 10.1109/MM.2021.3085578
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800019
DA 2024-07-18
ER

PT J
AU Keshavarzi, A
   Ni, K
   van den Hoek, W
   Datta, S
   Raychowdhury, A
AF Keshavarzi, Ali
   Ni, Kai
   van den Hoek, Wilbert
   Datta, Suman
   Raychowdhury, Arijit
TI FerroElectronics for Edge Intelligence
SO IEEE MICRO
LA English
DT Article
DE Artificial intelligence; Energy efficiency; Engines; Memory management;
   Performance evaluation; Neural networks
ID FUTURE
AB The future data-centric world demands edge intelligence (EI) - the ability to analyze data locally and to decide on a course of action autonomously. Challenges with Moore's Law scaling and limitations of von Neumann computing architectures are limiting the performance and energy efficiency of conventional electronics. Promising new discoveries of advanced CMOS-compatible HfO2-based ferroelectric devices open the door for FerroElectronics; electronics based on ferroelectric building blocks integrated on advanced CMOS technology nodes. It will enable much needed improvement in computing capabilities making EI a reality. In-memory computing in data-flow architectures is at the core of FerroElectronics. This approach will enable building 1000X more compute-energy-efficient small-system AI engines needed for EI. Smart edge intelligent IoT devices enable new applications, for example, micro Drones(uDrones), that demand higher performance to support local embedded intelligence, real-time learning, and autonomy. They will drive the next phase of growth in the semiconductor industry.
C1 [Keshavarzi, Ali] Stanford Univ, Stanford, CA 94305 USA.
   [Ni, Kai] Rochester Inst Technol, Rochester, NY 14623 USA.
   [van den Hoek, Wilbert] Leading Edge Res, Elkwood, VA USA.
   [Datta, Suman] Univ Notre Dame, Notre Dame, IN 46556 USA.
   [Raychowdhury, Arijit] Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 Stanford University; Rochester Institute of Technology; University of
   Notre Dame; University System of Georgia; Georgia Institute of
   Technology
RP Keshavarzi, A (corresponding author), Stanford Univ, Stanford, CA 94305 USA.
EM kesh@ieee.org; kai.ni@rit.edu; wgm.vdh@gmail.com; sdatta@nd.edu;
   arijit.raychowdhury@ece.gatech.edu
CR Cao N, 2020, P IEEE S VLSI CIRC J, P1, DOI DOI 10.1109/VLSICIRCUITS18222.2020
   Cheema SS, 2020, NATURE, V580, P478, DOI 10.1038/s41586-020-2208-x
   Donato M, 2019, IEEE MICRO, V39, P73, DOI 10.1109/MM.2019.2944782
   Fang Y, 2019, FRONT NEUROSCI-SWITZ, V13, DOI 10.3389/fnins.2019.00855
   Keshavarzi A, 2019, IEEE DES TEST, V36, P41, DOI 10.1109/MDAT.2019.2899075
   Khan AI, 2020, NAT ELECTRON, V3, P588, DOI 10.1038/s41928-020-00492-7
   Mikolajick T, 2020, IEEE T ELECTRON DEV, V67, P1434, DOI 10.1109/TED.2020.2976148
   Müller J, 2020, FRONT BIOENG BIOTECH, V8, DOI 10.3389/fbioe.2020.00014
   Ni K, 2020, ASIA S PACIF DES AUT, P401, DOI 10.1109/ASP-DAC47756.2020.9045150
   Raychowdhury A., 2019, P INT EL DEV M SHORT
   Saier MH, 2007, WATER AIR SOIL POLL, V181, P1, DOI 10.1007/s11270-007-9372-6
   Salahuddin S, 2018, NAT ELECTRON, V1, P442, DOI 10.1038/s41928-018-0117-x
   Yoon I, 2019, IEEE J EXPLOR SOLID-, V5, P132, DOI 10.1109/JXCDC.2019.2930222
   Yoon I, 2019, IEEE J EM SEL TOP C, V9, P485, DOI 10.1109/JETCAS.2019.2932285
NR 14
TC 45
Z9 49
U1 0
U2 33
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2020
VL 40
IS 6
BP 33
EP 47
DI 10.1109/MM.2020.3026667
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5BG
UT WOS:000582591600005
DA 2024-07-18
ER

PT J
AU Van Bulck, J
   Minkin, M
   Weisse, O
   Genkin, D
   Kasikci, B
   Piessens, F
   Silberstein, M
   Wenisch, TF
   Yarom, Y
   Strackx, R
AF Van Bulck, Jo
   Minkin, Marina
   Weisse, Ofir
   Genkin, Daniel
   Kasikci, Baris
   Piessens, Frank
   Silberstein, Mark
   Wenisch, Thomas F.
   Yarom, Yuval
   Strackx, Raoul
TI Breaking Virtual Memory Protection and the SGX Ecosystem with Foreshadow
SO IEEE MICRO
LA English
DT Article
AB Foreshadow is a speculative execution attack that allows adversaries to subvert the security guarantees of Intel's Software Guard eXtensions (SGX). Foreshadow allows access to data across process boundaries, and allows virtual machines (VMs) to read the physical memory belonging to other VMs or the hypervisor.
C1 [Van Bulck, Jo; Piessens, Frank; Strackx, Raoul] Katholieke Univ Leuven, Comp Sci, Imec DistriNet, Leuven, Belgium.
   [Minkin, Marina; Weisse, Ofir; Genkin, Daniel; Kasikci, Baris; Wenisch, Thomas F.] Univ Michigan, Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Silberstein, Mark] Technion Israel Inst Technol, Elect Engn, Haifa, Israel.
   [Yarom, Yuval] Univ Adelaide, Adelaide, SA, Australia.
   [Yarom, Yuval] CSIRO, Data61, Canberra, ACT, Australia.
C3 KU Leuven; University of Michigan System; University of Michigan;
   Technion Israel Institute of Technology; University of Adelaide;
   Commonwealth Scientific & Industrial Research Organisation (CSIRO)
RP Van Bulck, J (corresponding author), Katholieke Univ Leuven, Comp Sci, Imec DistriNet, Leuven, Belgium.
EM jo.vanbulck@cs.kuleuven.be; minkin@umich.edu; oweisse@umich.edu;
   genkin@umich.edu; barisk@umich.edu; frank.piessens@cs.kuleuven.be;
   mark@ee.technion.ac.il; twenisch@umich.edu; yval@cs.adelaide.edu.au;
   raoul.strackx@cs.kuleuven.be
OI Van Bulck, Jo/0000-0002-5953-9196; Weisse, Ofir/0000-0001-7564-6007;
   Kasikci, Baris/0000-0001-6122-8998
FU Research Fund KU Leuven; Israel cyber bureau; National Science
   Foundation (NSF) [1514261, 1652259]; U.S. Department of Commerce
   [70NANB15H328]; National Institute of Standards and Technology; Defense
   Advanced Research Project Agency (DARPA) [FA8650-16-C-7622]; Research
   Foundation-Flanders (FWO); Rothschild Postdoctoral Fellowship; Technion
   Hiroshi Fujiwara cyber security research center
FX This work was supported in part by the Research Fund KU Leuven, the
   Technion Hiroshi Fujiwara cyber security research center, the Israel
   cyber bureau, the National Science Foundation (NSF) under Awards 1514261
   and 1652259, the financial assistance award 70NANB15H328 from the U.S.
   Department of Commerce, the National Institute of Standards and
   Technology, the 20172018 Rothschild Postdoctoral Fellowship, and the
   Defense Advanced Research Project Agency (DARPA) under Contract
   FA8650-16-C-7622. The work of J. Van Bulck and R. Strackx was supported
   by a grant from the Research Foundation-Flanders (FWO).
CR Gueron S, 2016, IEEE SECUR PRIV, V14, P54, DOI 10.1109/MSP.2016.124
   Intel, 2018, SGX SDK FOR LIN
   Intel, 2018, DEEP DIV INT AN L1 T
   Intel, 2018, SPEC EX SID CHANN MI
   Kocher P., 2019, P 40 IEEE S SEC PRIV
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   McKeen F., 2013, PROC HASP ISCA
   Piessens F., 2017, SGX STEP PRACTICAL A
   Van Bulck J, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P991
   Weisse Ofir, 2018, Technical report
   Xu YZ, 2015, P IEEE S SECUR PRIV, P640, DOI 10.1109/SP.2015.45
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
NR 12
TC 11
Z9 12
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 66
EP 74
DI 10.1109/MM.2019.2910104
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700009
DA 2024-07-18
ER

PT J
AU Akbari, O
   Kamal, M
   Afzali-Kusha, A
   Pedram, M
   Shafique, M
AF Akbari, Omid
   Kamal, Mehdi
   Afzali-Kusha, Ali
   Pedram, Massoud
   Shafique, Muhammad
TI Toward Approximate Computing for Coarse-Grained Reconfigurable
   Architectures
SO IEEE MICRO
LA English
DT Article
ID DESIGN
AB This paper presents a methodology for designing an approximate coarse-Qrained reconfigurable architecture (X-CGRA), and its use for accelerating both error-resilient and error-sensitive applications. The output quality of the X-CGRA is manageable at the run-time for better performance and power/energy consumption tradeoffs. Results show up to 1.9 x speedup and 2.3 x lower energy consumption at the cost of 9.7% accuracy loss for the studied applications.
C1 [Akbari, Omid; Kamal, Mehdi; Afzali-Kusha, Ali] Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran.
   [Pedram, Massoud] Univ Southern Calif, Dept Elect Engn, Los Angeles, CA USA.
   [Shafique, Muhammad] Vienna Univ Technol, Inst Comp Engn, Vienna, Austria.
C3 University of Tehran; University of Southern California; Technische
   Universitat Wien
RP Akbari, O (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran.
EM akbari.o@ut.ac.ir; mehdikamal@ut.ac.ir; afzali@ut.ac.ir; pedram@usc.edu;
   muhammad.shafique@tuwien.ac.at
RI Akbari, Omid/T-3846-2019; Sadiq, Muhammad/HMP-3877-2023; Khan,
   Muhammad/JVN-8626-2024; Pedram, Massoud/M-9584-2017
OI Khan, Muhammad/0000-0002-1463-3031; Pedram, Massoud/0000-0002-2677-7307;
   Akbari, Omid/0000-0003-4022-663X; Shafique, Muhammad/0000-0002-2607-8135
FU Iran National Science Foundation
FX The work of O. Akbari, M. Kamal, and A. Afzali-Kusha was supported by
   the Iran National Science Foundation.
CR Akbari O, 2018, IEEE T CIRCUITS-II, V65, P1089, DOI 10.1109/TCSII.2016.2633307
   Akbari O, 2017, IEEE T VLSI SYST, V25, P1352, DOI 10.1109/TVLSI.2016.2643003
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   Chin SA, 2017, IEEE INT CONF ASAP, P184, DOI 10.1109/ASAP.2017.7995277
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Li CH, 2015, ACSR ADV COMPUT, V11, P1
   Momeni A, 2015, IEEE T COMPUT, V64, P984, DOI 10.1109/TC.2014.2308214
   Shafique M, 2015, P 52 ACM EDAC IEEE D, P1
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Yin SY, 2016, IEEE T COMPUT AID D, V35, P1475, DOI 10.1109/TCAD.2015.2512900
NR 11
TC 12
Z9 13
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2018
VL 38
IS 6
BP 63
EP 72
DI 10.1109/MM.2018.2873951
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HF3CF
UT WOS:000454112400009
DA 2024-07-18
ER

PT J
AU Haj-Ali, A
   Ben-Hur, R
   Wald, N
   Ronen, R
   Kvatinsky, S
AF Haj-Ali, Ameer
   Ben-Hur, Rotem
   Wald, Nimrod
   Ronen, Ronny
   Kvatinsky, Shahar
TI Not in Name Alone: A Memristive Memory Processing Unit for Real
   In-Memory Processing
SO IEEE MICRO
LA English
DT Article
AB Data movement between processing and memory is the root cause of the limited performance and energy efficiency in modern von Neumann systems. To overcome the data-movement bottleneck, we present the memristive Memory Processing Unit (mMPU)-a real processing-in-memory system in which the computation is done directly in the memory cells, thus eliminating the necessity for data transfer. Furthermore, with its enormous inner parallelism, this system is ideal for data-intensive applications that are based on single instruction, multiple data (SIMD)-providing high throughput and energy-efficiency.
C1 [Haj-Ali, Ameer; Ben-Hur, Rotem; Ronen, Ronny; Kvatinsky, Shahar] Technion Israel Inst Technol, Andrew & Erna Viterbi Fac Elect Engn, Haifa, Israel.
   [Wald, Nimrod] Technion Israel Inst Technol, Haifa, Israel.
C3 Technion Israel Institute of Technology; Technion Israel Institute of
   Technology
RP Haj-Ali, A (corresponding author), Technion Israel Inst Technol, Andrew & Erna Viterbi Fac Elect Engn, Haifa, Israel.
EM ameerh@berkeley.edu; rotembenhur@campus.technion.ac.il;
   nimrodw@campus.technion.ac.il; ronny.ronen@technion.ac.il;
   shahar@ee.technion.ac.il
FU European Research Council under the European Union's Horizon 2020
   Research and Innovation Programme [757259]; Viterbi Fellowship at the
   Technion Computer Engineering Center; EU ICT COST Action [IC1401];
   Israel Science Foundation [1514/17]
FX This research is partially supported by the European Research Council
   under the European Union's Horizon 2020 Research and Innovation
   Programme (grant agreement no. 757259), by the Viterbi Fellowship at the
   Technion Computer Engineering Center, by the EU ICT COST Action IC1401,
   and by the Israel Science Foundation grant no. 1514/17.
CR [Anonymous], IEEE T CIRCUITS SY 2
   [Anonymous], IEEE T CIRCUITS SY 2
   Bae H., 2017, NANO LETT
   Ben-Hur R., 2017, INT C COMP AID DES
   Haj-Ali A., 2018, IEEE T CIRCUITS SY 1
   Haj-Ali A, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351561
   Lee HY, 2010, INT EL DEVICES MEET
   Li SC, 2016, DES AUT CON, DOI [10.1109/ICAUMS.2016.8479697, 10.1145/2897937.2898064]
   Patterson D., 1997, P INT C COMP DES VLS
   Pedram A., 2017, IEEE DESIGN TEST
   Talati N., 2018, DES AUT TEST EUR C E
   Xu C., 2015, IEEE 21 INT S HIGH P
NR 12
TC 25
Z9 27
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2018
VL 38
IS 5
BP 13
EP 21
DI 10.1109/MM.2018.053631137
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GV7UB
UT WOS:000446337400004
OA Green Published
DA 2024-07-18
ER

PT J
AU Tziantzioulis, G
   Hardavellas, N
   Campanoni, S
AF Tziantzioulis, Georgios
   Hardavellas, Nikos
   Campanoni, Simone
TI Temporal Approximate Function Memoization
SO IEEE MICRO
LA English
DT Article
AB Improving the performance of applications is a core target of computer systems research and has led to the creation of various techniques. Among them is function memoization, an intuitive technique that, unfortunately, failed to live up to its promised potential. Traditional function memoization falls short mainly because it is input-based, meaning the system needs to pattern-match the current invocation's inputs with previously seen ones to decide which memoized output value to return. This is often computationally intensive and only suitable for a limited set of functions. However, function calls often exhibit temporal value locality on their output. We capitalize on this observation to create the first output-based function memoization technique. We demonstrate that compiler-directed output-based memoization reduces energy and runtime by 50 to 75 percent (2-4x speedup) at the cost of a relatively small degradation of the application's output quality.
C1 [Tziantzioulis, Georgios] Northwestern Univ, Comp Engn, Evanston, IL 60208 USA.
   [Hardavellas, Nikos; Campanoni, Simone] Northwestern Univ, Dept Elect Engn & Comp Sci, Evanston, IL 60208 USA.
C3 Northwestern University; Northwestern University
RP Tziantzioulis, G (corresponding author), Northwestern Univ, Comp Engn, Evanston, IL 60208 USA.
EM georgios@u.northwestern.edu; nikos@northwestern.edu;
   simone.campanoni@northwestern.edu
RI Campanoni, Simone/I-2259-2015; Hardavellas, Nikos/D-1253-2009
OI Hardavellas, Nikos/0000-0002-1137-8100; Campanoni,
   Simone/0000-0001-9806-7016
CR Acar Umut., 2004, Adaptive memoization
   Alvarez C., 2005, IEEE T COMPUTERS
   [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], 2014, WORKSH APPR COMP SYS
   [Anonymous], 2016, UCI MACHINE LEARNING
   [Anonymous], WORKSH DUPL DEC DEB
   Brumar Iulian, 2017, IEEE INT PAR DISTR P
   Michie Donald, 1968, NATURE
   Misailovic S., 2010, ACM IEEE INT C SOFTW
   Pradel M., 2015, ACM SIGPLAN INT C OB
   Suresh A., 2015, ACM T ARCHITECTURE C
   Zhang G., 2018, IEEE COMPUTER ARCHIT
NR 12
TC 14
Z9 15
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2018
VL 38
IS 4
BP 60
EP 70
DI 10.1109/MM.2018.043191126
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ1QK
UT WOS:000441410600008
DA 2024-07-18
ER

PT J
AU Farley, B
   McGrath, J
   Erdmann, C
AF Farley, Brendan
   McGrath, John
   Erdmann, Christophe
TI An All-Programmable 16-nm RFSoC for Digital-RF Communications
SO IEEE MICRO
LA English
DT Article
AB The Xilinx RFSoC is the first product to integrate cutting-edge RF data converters with an FPGA SoC. This breakthrough integration delivers a dramatic reduction in system power and footprint, while offering increased flexibility for wide-bandwidth communications applications. The RFSoC monolithically integrates a quad-core 1.5-GHz ARM Cortex-A53 application processor, dual-core Cortex-R5 "real-time" processing units, 4,000 FPGA DSP resources, and up to 16 digital-RF transmit and receive paths. Each RF transmit path includes a 14-bit, 6.4-GS/s RF-DAC and a flexible digital up conversion (DUC) chain. The RF receive channels contain 12-bit, 4-gigasamples per second (GS/s) RF-ADCs and a flexible digital down conversion (DDC) chain. All RF paths include a programmable complex digital mixer with numerically controlled oscillator (NCO), digital compensation of RF paths, on-chip RF-clock generation, and a flexible wideband interface to the FPGA fabric. The device is housed in a 40x40-mm, 1,517-pin ball grid array (BGA) package and is manufactured in a 16-nm Fin field-effect transistor (FinFET) process.
C1 [Farley, Brendan; McGrath, John; Erdmann, Christophe] Xilinx Inc, San Jose, CA 95124 USA.
C3 Xilinx
RP Farley, B (corresponding author), Xilinx Inc, San Jose, CA 95124 USA.
EM brendan.farley@xilinx.com; john.mcgrath@xilinx.com;
   chris-tophe.erdmann@xilinx.com
CR [Anonymous], 2018, POW EFF
   [Anonymous], 2017, DAC38RF8X DUAL CHANN
   [Anonymous], 2017, AD9208 14 BIT 3 GSPS
   [Anonymous], 2017, ADV REM PHY AN REM P
   [Anonymous], 2017, ADC12DJ3200 6 4 GSPS
   [Anonymous], 2011, JESD204B JEDEC
   [Anonymous], 2017, AD9172 DUAL 16 BIT 1
   Collins A., 2017, MICROWAVE J
   Collins A., 2017, Xilinx White Paper
   Erdmann C, 2015, IEEE J SOLID-ST CIRC, V50, P258, DOI 10.1109/JSSC.2014.2357432
   Murmann B., 2017, ADC PERFORMANCE SURV
   Rappaport TS, 2013, IEEE ACCESS, V1, P335, DOI 10.1109/ACCESS.2013.2260813
   Vaz Bruno, 2017, IEEE INT SOL STAT CI
NR 13
TC 22
Z9 24
U1 0
U2 14
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2018
VL 38
IS 2
BP 61
EP 71
DI 10.1109/MM.2018.022071136
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD8BG
UT WOS:000430736600006
DA 2024-07-18
ER

PT J
AU Hu, X
   Stow, D
   Xie, Y
AF Hu, Xing
   Stow, Dylan
   Xie, Yuan
TI Die Stacking Is Happening
SO IEEE MICRO
LA English
DT Article
AB After two decades of research effort, fine-pitched 3D integrated circuits are finally appearing in a growing range of industry products that leverage the benefits of high-bandwidth, high-density circuit integration. This article reflects on the historical development of these 3D technologies, their unique benefits over alternate 3D packaging methods, and the recent industry and research trends in 3D memories and 2.5D integration. Although die stacking is now happening, many potential benefits offered by these technologies remain to be explored, providing an opportunity for researchers and developers to solve these remaining challenges in architecture, methodology, and business.
C1 [Hu, Xing; Stow, Dylan] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
   [Xie, Yuan] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara;
   University of California System; University of California Santa Barbara
RP Hu, X (corresponding author), Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
EM xinghu.cs@gmail.com; dstow@ucsb.edu; yuanxie@ece.ucsb.edu
RI Stow, Dylan/KHY-5907-2024
CR [Anonymous], IEEE INT SOL STAT CI
   Black B, 2004, PR IEEE COMP DESIGN, P316, DOI 10.1109/ICCD.2004.1347939
   BLACK BRYAN, 2013, DIE STACKING IS HAPP
   Ceze L., 2016, Arch2030: A Vision of Computer Architecture Research over the Next 15 Years
   Danowitz A., 2012, ACM QUEUE, V10
   Dean J., 2017, HOT CHIPS S HIGH PER
   Dong X, 2011, PANCREAS, V40, P222, DOI 10.1097/MPA.0b013e3181f82f3c
   Green D., COMMON HETEROGENEOUS
   HENNESSY JL, 1991, COMPUTER, V24, P18, DOI 10.1109/2.84896
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Loh GH, 2010, IEEE MICRO, V30, P60, DOI 10.1109/MM.2010.45
   Stow D, 2017, ICCAD-IEEE ACM INT, P728, DOI 10.1109/ICCAD.2017.8203849
   Stowell D., 2016, P 2016 IEEE INT WORK, P1, DOI [10.1109/MLSP.2016.7738875, DOI 10.1109/MLSP.2016.7738875, 10.1145/2966986]
   Xie Y., 2010, Three-dimensional integrated circuit design: EDA, design and microarchitectures
   Xie Y., 2015, DIE STACKING ARCHITE
NR 15
TC 16
Z9 23
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2018
VL 38
IS 1
BP 22
EP 28
DI 10.1109/MM.2018.011441561
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FX8KL
UT WOS:000426342200003
DA 2024-07-18
ER

PT J
AU LaBoda, C
   Dwyer, C
   Lebeck, AR
AF LaBoda, Craig
   Dwyer, Chris
   Lebeck, Alvin R.
TI Exploiting Dark Fluorophore States to Implement Resonance Energy
   Transfer Pre-Charge Logic
SO IEEE MICRO
LA English
DT Article
ID DNA
AB Resonance energy transfer (RET) logic uses self-assembled networks of fluorescent molecules to perform computation at scales far below the diffraction limit and in environments that preclude silicon electronics. In this article, the authors propose a new form of RET logic design, which yields a library of nonlinear logic gates that can be cascaded to build more complex integrated molecular circuits.
C1 [LaBoda, Craig; Dwyer, Chris; Lebeck, Alvin R.] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27706 USA.
   [Dwyer, Chris; Lebeck, Alvin R.] Duke Univ, Dept Comp Sci, Durham, NC 27706 USA.
C3 Duke University; Duke University
RP LaBoda, C (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27706 USA.
EM craig.laboda@duke.edu; dwyer@ece.duke.edu; alvy@cs.duke.edu
FU National Security Science and Engineering Faculty Fellowship (NSSEFF)
   ONR [N0001416-1-2512]
FX This work is supported by the National Security Science and Engineering
   Faculty Fellowship (NSSEFF) ONR (grant N0001416-1-2512).
CR Bates M, 2007, SCIENCE, V317, P1749, DOI 10.1126/science.1146598
   Dempsey GT, 2011, NAT METHODS, V8, P1027, DOI [10.1038/NMETH.1768, 10.1038/nmeth.1768]
   Dempsey GT, 2009, J AM CHEM SOC, V131, P18192, DOI 10.1021/ja904588g
   Elbaz J, 2016, NAT COMMUN, V7, DOI 10.1038/ncomms11179
   Fujii R, 2015, OPT REV, V22, P316, DOI 10.1007/s10043-015-0040-6
   Han DR, 2011, SCIENCE, V332, P342, DOI 10.1126/science.1202998
   Heilemann M, 2009, ANGEW CHEM INT EDIT, V48, P6903, DOI 10.1002/anie.200902073
   Kohman RE, 2016, NANO LETT, V16, P2781, DOI 10.1021/acs.nanolett.6b00530
   LaBoda C, 2014, ACCOUNTS CHEM RES, V47, P1816, DOI 10.1021/ar500054u
   LaBoda CD, 2017, NANO LETT, V17, P3775, DOI 10.1021/acs.nanolett.7b01112
   Nishimura T, 2013, APPL PHYS EXPRESS, V6, DOI 10.7567/APEX.6.015201
   Pistol C, 2010, SMALL, V6, P843, DOI 10.1002/smll.200901996
   Pistol C, 2009, ACM SIGPLAN NOTICES, V44, P13, DOI 10.1145/1508284.1508247
   Rothemund PWK, 2006, NATURE, V440, P297, DOI 10.1038/nature04586
   Valeur B., 2002, MOL FLUORESCENCE PRI
   van de Linde S, 2011, PHOTOCH PHOTOBIO SCI, V10, P499, DOI 10.1039/c0pp00317d
   Wang SY, 2015, IEEE MICRO, V35, P72, DOI 10.1109/MM.2015.124
   Zhang DY, 2011, NAT CHEM, V3, P103, DOI 10.1038/NCHEM.957
NR 18
TC 4
Z9 4
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2017
VL 37
IS 4
BP 52
EP 62
DI 10.1109/MM.2017.3211112
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH3CS
UT WOS:000411022900007
DA 2024-07-18
ER

PT J
AU Liu, FF
   Wu, H
   Mai, K
   Lee, RB
AF Liu, Fangfei
   Wu, Hao
   Mai, Kenneth
   Lee, Ruby B.
TI NEWCACHE: SECURE CACHE ARCHITECTURE THWARTING CACHE SIDE-CHANNEL ATTACKS
SO IEEE MICRO
LA English
DT Article
AB Newcache is a secure cache that thwarts cache side-channel attacks, preventing the leakage of critical information. The authors present an improved design of newcache, in terms of security, circuit design, and simplicity. They show newcache's security against a suite of cache sidechannel attacks and design a test chip to prove its feasibility. Newcache's system performance is as good as conventional set-associative caches.
C1 [Liu, Fangfei; Lee, Ruby B.] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Wu, Hao] Princeton Univ, Princeton, NJ 08544 USA.
   [Mai, Kenneth] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Princeton University; Princeton University; Carnegie Mellon University
RP Liu, FF (corresponding author), Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
EM fangfeil@princeton.edu; haow.princeton@gmail.com; kenmai@andrew.cmu.edu;
   rblee@princeton.edu
FU Dept. of Homeland Security/Air Force Research Laboratory grant
   [FA8750-12-2-0295]; National Science Foundation STARSS award [1526493];
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [1526493] Funding Source: National Science Foundation
FX This work was supported by Dept. of Homeland Security/Air Force Research
   Laboratory grant FA8750-12-2-0295 and the attack metrics by National
   Science Foundation STARSS award 1526493.
CR [Anonymous], 2013, P 2 INT WORKSH HARDW
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bonneau J, 2006, LECT NOTES COMPUT SC, V4249, P201
   Brickell E., 2006, IACR Cryptology ePrint Archive
   Domnitser L, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086714
   Erbagci B., 2015, P IEEE AS SOL STAT C, DOI [10.1109/ASSCC.2015.7387501, DOI 10.1109/ASSCC.2015.7387501]
   Liu F., 2015, P 4 WORKSHOP HARDWAR, DOI [10.1145/2768566.2768570, DOI 10.1145/2768566.2768570]
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Liu FF, 2014, INT SYMP MICROARCH, P203, DOI 10.1109/MICRO.2014.28
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Page Dan, 2005, 2802005 IACR CRYPT E
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Wang ZH, 2008, INT SYMP MICROARCH, P83, DOI 10.1109/MICRO.2008.4771781
   Zhang Y., 2012, 2012 ACM SIGSAC C CO, P305, DOI DOI 10.1145/2382196.2382230
NR 14
TC 60
Z9 73
U1 2
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2016
VL 36
IS 5
BP 8
EP 16
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6DW
UT WOS:000390422200003
DA 2024-07-18
ER

PT J
AU Venkataramani, G
   Chen, J
   Doroslovacki, M
AF Venkataramani, Guru
   Chen, Jie
   Doroslovacki, Milos
TI DETECTING HARDWARE COVERT TIMING CHANNELS
SO IEEE MICRO
LA English
DT Article
AB Many popular computing environments are vulnerable to covert timing channels. With improvements in software confinement mechanisms, shared processor hardware structures will be natural targets for such an attack. The authors present a microarchitecture-level framework that detects the possible presence of covert timing channels on shared hardware. Experimental results demonstrate their ability to detect different types of covert timing channels on various hardware structures and communication patterns.
C1 [Venkataramani, Guru; Doroslovacki, Milos] George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA.
   [Chen, Jie] George Washington Univ, Washington, DC 20052 USA.
C3 George Washington University; George Washington University
RP Venkataramani, G (corresponding author), George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA.
EM guruv@gwu.edu; jiec@gwmail.gwu.edu; doroslov@gwu.edu
FU US National Science Foundation [CCF-1149557, CNS-1618786]; Semiconductor
   Research Corp. (SRC) [2016-TS-2684]; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [1618786] Funding
   Source: National Science Foundation
FX This material is based on work supported by the US National Science
   Foundation under CAREER Award CCF-1149557 and CNS-1618786, and
   Semiconductor Research Corp. (SRC) contract 2016-TS-2684. Any opinions,
   findings, conclusions, or recommendations expressed in this article are
   those of the authors, and do not necessarily reflect those of the NSF or
   SRC.
CR [Anonymous], 1983, TRUST COMP SYST EV C
   [Anonymous], 2012, SECURITY 12
   Chen J, 2014, INT SYMP MICROARCH, P216, DOI 10.1109/MICRO.2014.42
   Collins JD, 1999, INT SYMP MICROARCH, P126, DOI 10.1109/MICRO.1999.809450
   Demme J, 2012, CONF PROC INT SYMP C, P106, DOI 10.1109/ISCA.2012.6237010
   Evtyushkin D, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2870636
   Ferraiuolo A., 2016, P INT S HIG IN PRESS
   Gray J. W.  III, 1993, Proceedings 1993 IEEE Computer Society Symposium on Research in Security and Privacy (Cat. No.93CH3290-4), P90, DOI 10.1109/RISP.1993.287640
   Hu W.-M., 1992, J COMPUTER SECURITY
   Hunger C, 2015, INT S HIGH PERF COMP, P639, DOI 10.1109/HPCA.2015.7056069
   KEMMERER RA, 1983, ACM T COMPUT SYST, V1, P256, DOI 10.1145/357369.357374
   LAMPSON BW, 1973, COMMUN ACM, V16, P613, DOI 10.1145/362375.362389
   Mallat S. G., 2009, WAVELET TOUR SIGNAL, V3rd
   McCalpin John, 1995, IEEE Technical Committee on Computer Architecture Newsletter
   Okamura K., 2010, Proceedings of the 2010 ACM Symposium on Applied Computing, SAC '10, (New York, NY, USA), P173, DOI DOI 10.1145/1774088.1774125
   Okhravi H., 2010, 2010 IEEE International Conference on Technologies for Homeland Security (HST 2010), P481, DOI 10.1109/THS.2010.5654967
   Patel A., 2011, P 48 DES AUT C, DOI [10.1145/2024724.2024954, DOI 10.1145/2024724.2024954]
   Ristenpart T, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P199
   Thoziyoor S., 2008, HPL200820
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Wassel Hassan M. G., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, V41, P583, DOI 10.1145/2508148.2485972
NR 21
TC 18
Z9 23
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2016
VL 36
IS 5
BP 17
EP 27
DI 10.1109/MM.2016.83
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6DW
UT WOS:000390422200004
DA 2024-07-18
ER

PT J
AU Ma, KS
   Li, XQ
   Swaminathan, K
   Zheng, Y
   Li, SC
   Liu, YP
   Xie, Y
   Sampson, J
   Narayanan, V
AF Ma, Kaisheng
   Li, Xueqing
   Swaminathan, Karthik
   Zheng, Yang
   Li, Shuangchen
   Liu, Yongpan
   Xie, Yuan
   Sampson, John (Jack)
   Narayanan, Vijaykrishnan
TI NONVOLATILE PROCESSOR ARCHITECTURES: EFFICIENT, RELIABLE PROGRESS WITH
   UNSTABLE POWER
SO IEEE MICRO
LA English
DT Article
AB Nonvolatile processors (NVPs) have integrated nonvolatile memory to preserve task-intermediate on-chip state during power emergencies. NVPs hide data backup and restoration from the executing software to provide an execution mode that will always eventually complete the current task. NVPs are emerging as a promising solution for energy-harvesting scenarios, in which the available power supply is unstable and intermittent, because of their ability to ensure that even short periods of sufficient power, on the order of tens of instructions, will result in net forward progress. This article explores the design space for an NVP across different architectures, input power sources, and policies for maximizing forward progress in a framework calibrated using measured results from a fabricated NVP. The authors propose a heterogeneous microarchitecture solution that more efficiently capitalizes on ephemeral power surpluses.
C1 [Ma, Kaisheng; Li, Xueqing; Sampson, John (Jack)] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
   [Swaminathan, Karthik] IBM TJ Watson Res Ctr, Reliabil & Power Aware Microarchitecture Grp, Cambridge, MA USA.
   [Zheng, Yang] Penn State Univ, University Pk, PA 16802 USA.
   [Li, Shuangchen; Xie, Yuan] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   [Liu, Yongpan] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China.
   [Narayanan, Vijaykrishnan] Penn State Univ, Comp Sci & Engn & Elect Engn, University Pk, PA 16802 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; International Business Machines (IBM); Pennsylvania
   Commonwealth System of Higher Education (PCSHE); Pennsylvania State
   University; Pennsylvania State University - University Park; University
   of California System; University of California Santa Barbara; Tsinghua
   University; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); Pennsylvania State University; Pennsylvania State University -
   University Park
RP Ma, KS (corresponding author), Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
EM kxm505@cse.psu.edu; lixueq@cse.psu.edu; kvswamin@us.ibm.com;
   yxz184@cse.psu.edu; shuangchenli@ece.ucsb.edu; ypliu@tsinghua.edu.cn;
   yuanxie@ece.ucsb.edu; sampson@cse.psu.edu; vijay@cse.psu.edu
RI liu, yongpan/J-4493-2012
OI Ma, Kaisheng/0000-0001-9226-3366
FU Center for Low Energy Systems Technology (LEAST); MARCO; DARPA; NSF
   [1160483, 1205618, 1213052, 1461698, 1500848]; Shannon Lab Huawei
   Technologies; High-Tech Research and Development (863) Program
   [2013AA01320]; Importation and Development of High-Caliber Talents
   Project of Beijing Municipal Institutions [YETP0102]; Direct For
   Computer & Info Scie & Enginr; Division of Computing and Communication
   Foundations [1500848] Funding Source: National Science Foundation;
   Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [1461698] Funding Source: National Science
   Foundation
FX This work was supported in part by the Center for Low Energy Systems
   Technology (LEAST); MARCO and DARPA; NSF awards 1160483 (ASSIST),
   1205618, 1213052, 1461698, and 1500848; Shannon Lab Huawei Technologies;
   High-Tech Research and Development (863) Program under contract
   2013AA01320; and the Importation and Development of High-Caliber Talents
   Project of Beijing Municipal Institutions under contract YETP0102.
   Xueqing Li and Vijaykrishnan Narayanan are the contact authors.
CR [Anonymous], 2016, MSP430FRXX FRAM MICR
   [Anonymous], 2015, P 52 ANN DES AUT C
   [Anonymous], P 15 NONV MEM TECHN
   Choudhary NK, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P11, DOI 10.1145/2024723.2000067
   Li XQ, 2014, IEEE INT NEW CIRC, P73, DOI 10.1109/NEWCAS.2014.6933988
   Liu HC, 2014, IEEE J EM SEL TOP C, V4, P400, DOI 10.1109/JETCAS.2014.2361068
   Liu YP, 2016, ISSCC DIG TECH PAP I, V59, P84, DOI 10.1109/ISSCC.2016.7417918
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Ma KS, 2015, ICCAD-IEEE ACM INT, P670, DOI 10.1109/ICCAD.2015.7372634
   Ma KS, 2015, IEEE MICRO, V35, P32, DOI 10.1109/MM.2015.88
   Sumitha G., 2016, P DES AUT C IN PRESS
   Yiqun Wang, 2012, ESSCIRC 2012 - 38th European Solid State Circuits Conference, P149, DOI 10.1109/ESSCIRC.2012.6341281
NR 12
TC 27
Z9 31
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 72
EP 83
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500011
DA 2024-07-18
ER

PT J
AU Dong, YZ
   Mao, JJ
   Guan, HB
   Li, J
   Chen, Y
AF Dong, YaoZu
   Mao, JunJie
   Guan, HaiBing
   Li, Jian
   Chen, Yu
TI A VIRTUALIZATION SOLUTION FOR BYOD WITH DYNAMIC PLATFORM CONTEXT
   SWITCHING
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE CONSIDERS AN EMBEDDED VIRTUALIZATION PLATFORM DESIGN FOR A BRING YOUR OWN DEVICE (BYOD) SCENARIO, IN WHICH A COMPANY'S PRIVILEGED INFORMATION MUST BE ISOLATED FROM UNAUTHORIZED EMPLOYEE ACCESS. THE AUTHORS PROPOSE THE VNATIVE ARCHITECTURE DESIGN FOR COMPLETE ISOLATION AMONG DIFFERENT USAGE SCENARIOS. VNATIVE IS SUITABLE FOR BYOD TO FREEZE OTHER UNAUTHENTIC APPLICATIONS AND IS CONSISTENT WITH THE POWER CONSUMPTION AND LIMITED DISPLAY SIZE OF MOBILE DEVICES.
C1 [Dong, YaoZu; Guan, HaiBing] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200030, Peoples R China.
   [Mao, JunJie; Chen, Yu] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China.
   [Li, Jian] Shanghai Jiao Tong Univ, Sch Software, Shanghai 200030, Peoples R China.
C3 Shanghai Jiao Tong University; Tsinghua University; Shanghai Jiao Tong
   University
RP Dong, YZ (corresponding author), Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200030, Peoples R China.
EM dongyaozu@gmail.com; eternal.n08@gmail.com; hbguan@sjtu.edu.cn;
   li-jian@sjtu.edu.cn; yuchen@mail.tsinghua.edu.cn
RI guan, haibing/G-8142-2011; Chen, Yukun/KGK-4521-2024; Chen,
   Yu/Y-3292-2019; chen, junchen/KHW-4086-2024
OI guan, haibing/0000-0002-4714-7400; Yu, Chen/0000-0003-1473-3179
CR Adams K, 2006, ACM SIGPLAN NOTICES, V41, P2, DOI 10.1145/1168918.1168860
   Andrus J, 2011, SOSP 11: PROCEEDINGS OF THE TWENTY-THIRD ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P173
   [Anonymous], 2012, IT PROF
   Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Dong YZ, 2012, J PARALLEL DISTR COM, V72, P1471, DOI 10.1016/j.jpdc.2012.01.020
   Gupta D, 2010, COMMUN ACM, V53, P85, DOI 10.1145/1831407.1831429
   Heiser G., 2010, P 1 ACM ASIA PACIFIC, P19
   Lagar-Cavilla HA, 2007, VEE'07: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P33
   Lange M., 2011, Proceedings of the 1st ACM workshop on Security and privacy in smartphones and mobile devices, SPSM '11, P39
   Liu HK, 2011, IEEE T PARALL DISTR, V22, P1986, DOI 10.1109/TPDS.2011.86
   Lv H., ACM SIGPLAN NOTICES, V47, P15
NR 11
TC 7
Z9 8
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2015
VL 35
IS 1
BP 34
EP 43
DI 10.1109/MM.2015.3
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CD9ZX
UT WOS:000351462300006
DA 2024-07-18
ER

PT J
AU Kim, H
   Lim, H
   Manatunga, D
   Kim, H
   Park, GH
AF Kim, Hyojong
   Lim, Hongyeol
   Manatunga, Dilan
   Kim, Hyesoon
   Park, Gi-Ho
TI ACCELERATING APPLICATION START-UP WITH NONVOLATILE MEMORY IN ANDROID
   SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB APPLICATION LAUNCH TIME IN MOBILE SYSTEMS CAN ADVERSELY AFFECT USER EXPERIENCE. ANDROID EMPLOYS SEVERAL SOFTWARE TECHNIQUES TO REDUCE APPLICATION LAUNCH TIME, BUT NOT MUCH RESEARCH HAS BEEN DONE FROM A HARDWARE PERSPECTIVE. IN THIS ARTICLE, THE AUTHORS ANALYZE MEMORY USAGE PATTERNS OF ANDROID APPLICATIONS, SUGGEST SEVERAL HARDWARE OPTIMIZATION TECHNIQUES, AND DEMONSTRATE HOW USING NONVOLATILE MEMORY CAN ACCELERATE START-UP TIME.
C1 [Kim, Hyojong; Manatunga, Dilan; Kim, Hyesoon] Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
   [Lim, Hongyeol; Park, Gi-Ho] Sejong Univ, Dept Comp Sci & Engn, Seoul, South Korea.
C3 University System of Georgia; Georgia Institute of Technology; Sejong
   University
RP Kim, H (corresponding author), Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
EM hyojong.kim@gatech.edu; hylim@sju.ac.kr; dmanatunga@gatech.edu;
   hyesoon@cc.gatech.edu; ghpark@sejong.ac.kr
FU National Research Foundation of Korea (NRF) - Korean government
   [NRF-2011-220-D00098]; National Science Foundation (NSF) CAREER CCF
   [1054830]; Division of Computing and Communication Foundations; Direct
   For Computer & Info Scie & Enginr [1054830] Funding Source: National
   Science Foundation
FX We gratefully acknowledge the support of the National Research
   Foundation of Korea (NRF) grant funded by the Korean government
   (NRF-2011-220-D00098) and the National Science Foundation (NSF) CAREER
   CCF 1054830.
CR Android Developers, 2014, INTR ANDR
   Android Developers, 2014, MAN YOUR APPS MEM
   Dong XY, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/1970386.1970387
   Joo Y., 2011, P 9 USENIX C FIL STO, P259
   Kim Je-Min., 2012, ANDROBENCH BENCHMARK
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Mor-Sarid N., 2012, PIN DYNAMIC BINARY I
   Rivaya J.S., 2013, ZYGOTE
   Yan Tingxin, 2012, P 10 INT C MOB SYST, P113, DOI 10.1145/2307636
NR 9
TC 11
Z9 11
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2015
VL 35
IS 1
BP 15
EP 25
DI 10.1109/MM.2015.9
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CD9ZX
UT WOS:000351462300004
DA 2024-07-18
ER

PT J
AU Abdelfattah, MS
   Betz, V
AF Abdelfattah, Mohamed S.
   Betz, Vaughn
TI THE CASE FOR EMBEDDED NETWORKS ON CHIP ON FIELD-PROGRAMMABLE GATE ARRAYS
SO IEEE MICRO
LA English
DT Article
AB THE AUTHORS PROPOSE AUGMENTING THE FPGA ARCHITECTURE WITH AN EMBEDDED NETWORK ON CHIP TO IMPLEMENT THE SYSTEM-LEVEL COMMUNICATION INFRASTRUCTURE AND MITIGATE THE HARDWARE DESIGN CHALLENGES FACED BY CURRENT BUS-BASED INTERCONNECTS. WITH A FLEXIBLE INTERFACE BETWEEN THE NOC AND THE FPGA FABRIC, AN EMBEDDED NOC MAINTAINS CONFIGURABILITY AND SIMPLIFIES THE DISTRIBUTION OF I/O DATA THROUGHOUT THE CHIP, AND IS ALWAYS MORE ENERGY-EFFICIENT COMPARED TO CUSTOM BUSES CONFIGURED INTO THE FABRIC.
C1 [Abdelfattah, Mohamed S.; Betz, Vaughn] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada.
C3 University of Toronto
RP Abdelfattah, MS (corresponding author), Univ Toronto, 10 Kings Coll Rd, Toronto, ON M5S 3G4, Canada.
EM mohamed@eecg.utoronto.ca
RI Abdelfattah, Mohamed S./U-1337-2019
OI Abdelfattah, Mohamed S./0000-0002-4568-8932
FU Altera; NSERC; Vanier CGS
FX We thank Daniel Becker, Natalie Enright Jerger, Desh Singh, Dana How,
   and David Lewis for their helpful discussion and feedback. This work is
   funded by Altera, NSERC, and Vanier CGS.
CR Abdelfattah MS, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P95, DOI 10.1109/FPT.2012.6412118
   Abdelfattah MohamedS., 2013, Field Programmable Logic and Applications, IEEE international conference on, P1
   Becker DanielUlf., 2012, EFFICIENT MICROARCHI
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Carloni LP, 2002, IEEE MICRO, V22, P24, DOI 10.1109/MM.2002.1044297
   Chen D., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P5, DOI 10.1109/FPL.2012.6339171
   Chen D, 2013, ASIA S PACIF DES AUT, P297, DOI 10.1109/ASPDAC.2013.6509612
   Chow GCT, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P57
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Lindtjorn O, 2011, IEEE MICRO, V31, P41, DOI 10.1109/MM.2011.17
   Zeferino CA, 2002, 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P121, DOI 10.1109/SBCCI.2002.1137647
NR 11
TC 27
Z9 34
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2014
VL 34
IS 1
BP 80
EP 89
DI 10.1109/MM.2013.131
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RI
UT WOS:000337894100010
DA 2024-07-18
ER

PT J
AU Kleveland, B
   Miller, MJ
   David, RB
   Patel, J
   Chopra, R
   Sikdar, DK
   Kumala, J
   Vamvakos, SD
   Morrison, M
   Liu, M
   Balachandran, J
AF Kleveland, Bendik
   Miller, Michael John
   David, Ronald B.
   Patel, Jay
   Chopra, Rajesh
   Sikdar, Dipak K.
   Kumala, Jeff
   Vamvakos, Socrates D.
   Morrison, Mike
   Liu, Ming
   Balachandran, Jayaprakash
TI AN INTELLIGENT RAM WITH SERIAL I/OS
SO IEEE MICRO
LA English
DT Article
DE Bandwidth; Memory management; Synchronization; Engines; Random access
   memory; Performance evaluation; Standards; semiconductor memories;
   integrated circuits; interfaces; memory technologies; multiple data
   stream architectures
AB Memory access rate is a primary performance bottleneck in high-performance networking systems. The mosys bandwidth engine family of integrated circuits provides a significant improvement in effective memory performance by using high-speed serial i/os; many memory banks; a low-latency, highly efficient protocol; and intelligence within the device. The first member of the family can perform 2 billion 72-bit reads per second or 1 billion read-modify-write operations per second.
C1 [Kleveland, Bendik; Miller, Michael John; David, Ronald B.; Patel, Jay; Chopra, Rajesh; Sikdar, Dipak K.; Kumala, Jeff; Vamvakos, Socrates D.; Morrison, Mike; Liu, Ming; Balachandran, Jayaprakash] MoSys, Santa Clara, CA 95054 USA.
RP Kleveland, B (corresponding author), MoSys, 3301 Olcott St, Santa Clara, CA 95054 USA.
EM bkleveland@mosys.com
CR [Anonymous], 2011, 72MB SIGMAQUAD IIIE
   [Anonymous], 2011, 576MB RLDRAM 3 DAT M
   [Anonymous], 2012, 72MB QDR II XTREM SR
   [Anonymous], 2012, IEEE SOLID STATE CIR, V4, P36
   Boyd G., 2005, COMMON ELECT I O CEI
   Hermsmeyer C, 2009, BELL LABS TECH J, V14, P57, DOI 10.1002/bltj.20373
   Holden Brian., 2006, LATENCY COMP HYPERTR
   Kalla R, 2010, IEEE MICRO, V30, P7, DOI 10.1109/MM.2010.38
   Lynch B., 2010, S HIGH PERF CHIPS HO
   Patterson D, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.592312
   Sekiguchi T, 2011, IEEE J SOLID-ST CIRC, V46, P828, DOI 10.1109/JSSC.2011.2109630
   Taouil M, 2012, J ELECTRON TEST, V28, P523, DOI 10.1007/s10836-012-5314-3
   Vamvakos S., 2012, P ESSCIRC, P458
NR 13
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2013
VL 33
IS 6
BP 56
EP 65
DI 10.1109/MM.2013.7
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 279ER
UT WOS:000328943700008
DA 2024-07-18
ER

PT J
AU Kim, Y
   John, LK
   Pant, S
   Manne, S
   Schulte, M
   Bircher, WL
   Govindan, MSS
AF Kim, Youngtaek
   John, Lizy Kurian
   Pant, Sanjay
   Manne, Srilatha
   Schulte, Michael
   Bircher, W. Lloyd
   Govindan, Madhu Saravana Sibi
TI AUTOMATING STRESSMARK GENERATION FOR TESTING PROCESSOR VOLTAGE
   FLUCTUATIONS
SO IEEE MICRO
LA English
DT Article
AB To test a processor's resilience to timing errors and determine appropriate operating conditions, engineers generally create manual di/dt stressmarks. This process is time-consuming, difficult, and might need to be repeated several times to generate appropriate stressmarks for different system conditions. The authors measure and analyze di/dt issues on state-of-the-art multicore x86 systems, and present an automated di/dt stressmark generation framework called audit.
C1 [Kim, Youngtaek; John, Lizy Kurian] Univ Texas Austin, Austin, TX 78712 USA.
   [Pant, Sanjay; Govindan, Madhu Saravana Sibi] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA.
   [Manne, Srilatha] Adv Micro Devices Inc, Energy Utilizat Effort AMDs Exascale FastForward, Sunnyvale, CA 94088 USA.
   [Schulte, Michael] Adv Micro Devices Inc, AMDs FastForward Extreme Scale Comp Res & Dev Pro, Sunnyvale, CA 94088 USA.
   [Bircher, W. Lloyd] Adv Micro Devices Inc, Adv Syst Power Modeling Grp, Sunnyvale, CA 94088 USA.
C3 University of Texas System; University of Texas Austin; Advanced Micro
   Devices; Advanced Micro Devices; Advanced Micro Devices; Advanced Micro
   Devices
RP Kim, Y (corresponding author), Univ Texas Austin, 2501 Speedway,Stop C0803, Austin, TX 78712 USA.
EM young.kim@utexas.edu
FU NSF [1117895, 1218474]; AMD; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [1117895] Funding
   Source: National Science Foundation; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1218474] Funding Source: National Science Foundation
FX Lizy Kurian John and Youngtaek Kim are partially supported by NSF grants
   1117895 and 1218474 and by AMD unrestricted research funding. The views
   and opinions in this article do not represent those of the National
   Science Foundation.
CR Butler M, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.23
   Joseph R, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P79, DOI 10.1109/HPCA.2003.1183526
   Joshi AM, 2008, INT S HIGH PERF COMP, P209
   Ketkar Mahesh, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P179, DOI 10.1145/1669112.1669136
   Kim Y., 2013, P 45 ANN IEEE ACM IN, P212
   Kurd N, 2009, IEEE J SOLID-ST CIRC, V44, P1121, DOI 10.1109/JSSC.2009.2014023
   Powell MD, 2004, CONF PROC INT SYMP C, P288
   Reddi VJ, 2011, IEEE MICRO, V31, P20, DOI 10.1109/MM.2010.104
   Youngtaek Kim, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P253, DOI 10.1109/ISLPED.2011.5993645
NR 9
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2013
VL 33
IS 4
BP 66
EP 75
DI 10.1109/MM.2013.70
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199RZ
UT WOS:000323014300009
DA 2024-07-18
ER

PT J
AU Shum, CK
   Busaba, F
   Jacobi, C
AF Shum, C. Kevin
   Busaba, Fadi
   Jacobi, Christian
TI IBM ZEC12: THE THIRD-GENERATION HIGH-FREQUENCY MAINFRAME MICROPROCESSOR
SO IEEE MICRO
LA English
DT Article
AB The zenterprise EC12 is the latest generation of IBM's system Z enterprise class mainframe servers. the microprocessor operates at an ultra-high frequency of 5.5 GHz and incorporates many pipeline-optimization and instruction-processing techniques. It also supports innovative instruction-set-architecture extensions for future software exploitation to acquire performance gains. This article highlights the various factors inside the ZEC12 microprocessor for achieving the best possible computing performance.
C1 [Shum, C. Kevin; Busaba, Fadi; Jacobi, Christian] IBM Corp, Poughkeepsie, NY 12601 USA.
C3 International Business Machines (IBM)
RP Shum, CK (corresponding author), IBM Corp, Bldg 705,MS-312,2455 South Rd, Poughkeepsie, NY 12601 USA.
EM cshum@us.ibm.com
CR Bonnano J., 2013, P 19 IEEE INT S HIGH
   Butt N., 2010, P IEEE INT EL DEV M
   Curran BW, 2011, IEEE MICRO, V31, P26, DOI 10.1109/MM.2011.34
   Greene B, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P140
   Haring RA, 2012, IEEE MICRO, V32, P48, DOI 10.1109/MM.2011.108
   Herlihy M., 1993, INT S COMPUTER ARCHI, DOI DOI 10.1145/165123.165164
   Jacobi C.J., 2012, IEEE ACM S MICR
   Shum C.K., 2012, HOT CHIPS
   Webb CF, 2008, IEEE MICRO, V28, P19, DOI 10.1109/MM.2008.26
   Yasue T, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P148
NR 10
TC 16
Z9 22
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2013
VL 33
IS 2
BP 38
EP 47
DI 10.1109/MM.2013.9
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 117UF
UT WOS:000316977900006
DA 2024-07-18
ER

PT J
AU Govindaraju, V
   Ho, CH
   Nowatzki, T
   Chhugani, J
   Satish, N
   Sankaralingam, K
   Kim, C
AF Govindaraju, Venkatraman
   Ho, Chen-Han
   Nowatzki, Tony
   Chhugani, Jatin
   Satish, Nadathur
   Sankaralingam, Karthikeyan
   Kim, Changkyu
TI DYSER: UNIFYING FUNCTIONALITY AND PARALLELISM SPECIALIZATION FOR
   ENERGY-EFFICIENT COMPUTING
SO IEEE MICRO
LA English
DT Article
ID ARCHITECTURE
AB The DySer (Dynamically Specializing Execution Resources) architecture supports both functionality specialization and parallelism specialization. By dynamically specializing frequently executing regions and applying parallelism mechanisms, DySer provides efficient functionality and parallelism specialization. It outperforms an out-of-order CPU, Streaming SIMD Extensions (SSE) acceleration, and GPU acceleration while consuming less energy. The full-system field-programmable gate array (FPGA) prototype of DySer integrated into OpenSparc demonstrates a practical implementation.
C1 [Govindaraju, Venkatraman; Ho, Chen-Han; Nowatzki, Tony; Sankaralingam, Karthikeyan] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
   [Sankaralingam, Karthikeyan] Univ Wisconsin, Dept Elect & Comp Engn, Vert Res Grp, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
RP Govindaraju, V (corresponding author), Univ Wisconsin, Dept Comp Sci, 1210 W Dayton St, Madison, WI 53706 USA.
EM venkatra@cs.wisc.edu
RI Nowatzki, Tony/U-1173-2019
OI Nowatzki, Tony/0000-0001-8483-3824; Satish, Nadathur/0000-0002-8065-3401
FU Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [0917238] Funding Source: National Science
   Foundation
CR Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Callahan TJ, 2000, COMPUTER, V33, P62, DOI 10.1109/2.839323
   Clark N, 2005, CONF PROC INT SYMP C, P272, DOI 10.1109/ISCA.2005.9
   Goldstein SC, 2000, COMPUTER, V33, P70, DOI 10.1109/2.839324
   Govindaraju V, 2011, INT S HIGH PERF COMP, P503, DOI 10.1109/HPCA.2011.5749755
   Gupta S, 2011, INT SYMP MICROARCH, P12
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Kwon TJ, 2009, MICROELECTRON J, V40, P1601, DOI 10.1016/j.mejo.2009.03.004
   Mishra M, 2006, ACM SIGPLAN NOTICES, V41, P163, DOI 10.1145/1168918.1168878
   Sarangi SR, 2006, INT SYMP MICROARCH, P26
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
   Ye ZA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P225, DOI 10.1109/ISCA.2000.854393
NR 13
TC 126
Z9 198
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2012
VL 32
IS 5
BP 38
EP 51
DI 10.1109/MM.2012.51
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 020DX
UT WOS:000309790100005
DA 2024-07-18
ER

PT J
AU Campanoni, S
   Jones, TM
   Holloway, G
   Wei, GY
   Brooks, D
AF Campanoni, Simone
   Jones, Timothy M.
   Holloway, Glenn
   Wei, Gu-Yeon
   Brooks, David
TI HELIX: MAKING THE EXTRACTION OF THREAD-LEVEL PARALLELISM MAINSTREAM
SO IEEE MICRO
LA English
DT Article
AB IMPROVING SYSTEM PERFORMANCE INCREASINGLY DEPENDS ON EXPLOITING MICROPROCESSOR PARALLELISM, YET MAINSTREAM COMPILERS STILL DON'T PARALLELIZE CODE AUTOMATICALLY. HELIX AUTOMATICALLY PARALLELIZES GENERAL-PURPOSE PROGRAMS WITHOUT REQUIRING ANY SPECIAL HARDWARE; AVOIDS SLOWING DOWN COMPILED PROGRAMS, MAKING IT A SUITABLE CANDIDATE FOR MAINSTREAM COMPILERS; AND OUTPERFORMS THE MOST SIMILAR HISTORICAL TECHNIQUE THAT HAS BEEN IMPLEMENTED IN PRODUCTION COMPILERS.
C1 [Campanoni, Simone; Holloway, Glenn; Wei, Gu-Yeon; Brooks, David] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA.
   [Jones, Timothy M.] Univ Cambridge, Comp Lab, Cambridge CB2 1TN, England.
C3 Harvard University; University of Cambridge
RP Campanoni, S (corresponding author), Harvard Univ, Sch Engn & Appl Sci, 33 Oxford St,Maxwell Dworkin 308, Cambridge, MA 02138 USA.
EM xan@eecs.harvard.edu
RI Campanoni, Simone/I-2259-2015
OI Jones, Timothy/0000-0002-4114-7661
FU Microsoft Research; European Network of Excellence on High Performance
   and Embedded Architecture and Compilation (HiPEAC); Royal Academy of
   Engineering; Engineering and Physical Sciences Research Council;
   National Science Foundation [IIS-0926148]
FX This work was sponsored by Microsoft Research, the European Network of
   Excellence on High Performance and Embedded Architecture and Compilation
   (HiPEAC), the Royal Academy of Engineering, the Engineering and Physical
   Sciences Research Council, and the National Science Foundation (award
   number IIS-0926148). Any opinions, findings, conclusions, or
   recommendations expressed in this article are those of the authors and
   do not necessarily reflect the views of our sponsors. We thank the
   anonymous reviewers for many suggestions that helped improve this
   article.
CR Campanoni S., 2012, P 10 INT S COD GEN O, P84, DOI [10.1145/2259016.2259028, DOI 10.1145/2259016.2259028]
   Campanoni S, 2010, SOFTWARE PRACT EXPER, V40, P177, DOI 10.1002/spe.950
   Chappell RS, 1999, CONF PROC INT SYMP C, P186, DOI [10.1109/ISCA.1999.765950, 10.1145/307338.300995]
   Cytron R., 1986, Proceedings of the 1986 International Conference on Parallel Processing (Cat. No.86CH2355-6), P836
   Guo BL, 2005, INT SYM CODE GENER, P291
   Hertzberg B, 2011, PROCEED CGO, P64, DOI 10.1109/CGO.2011.5764675
   Huang J, 2010, INT SYM CODE GENER, P121
   Kim DK, 2004, INT SYM CODE GENER, P27
   Kotha Aparna, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P547, DOI 10.1109/MICRO.2010.27
   Luk CK, 2001, CONF PROC INT SYMP C, P40, DOI 10.1109/ISCA.2001.937430
   Ottoni G, 2005, INT SYMP MICROARCH, P105
   Raman A, 2010, ACM SIGPLAN NOTICES, V45, P65, DOI 10.1145/1735971.1736030
   Zhong HT, 2008, INT S HIGH PERF COMP, P267
NR 13
TC 11
Z9 11
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2012
VL 32
IS 4
BP 8
EP 18
DI 10.1109/MM.2012.50
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 991GZ
UT WOS:000307690800004
DA 2024-07-18
ER

PT J
AU Ajima, Y
   Inoue, T
   Hiramoto, S
   Shimizu, T
   Takagi, Y
AF Ajima, Yuichiro
   Inoue, Tomohiro
   Hiramoto, Shinya
   Shimizu, Toshiyuki
   Takagi, Yuzo
TI THE TOFU INTERCONNECT
SO IEEE MICRO
LA English
DT Article
AB The tofu interconnect uses a 6d mesh/torus topology in which each cubic fragment of the network has the embeddability of a 3d torus graph, allowing users to run multiple topology-aware applications. This article describes the tofu interconnect architecture, the tofu network router, the tofu network interface, and the tofu barrier interface, and presents preliminary evaluation results.
RP Ajima, Y (corresponding author), 1-1 Kamikodanaka,4 Chome,Nakahara Ku, Kawasaki, Kanagawa 2118588, Japan.
EM aji@jp.fujitsu.com
CR Abe T, 2008, FUJITSU SCI TECH J, V44, P426
   Ajima Y, 2009, COMPUTER, V42, P36, DOI 10.1109/MC.2009.370
   Alverson Robert, 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P83, DOI 10.1109/HOTI.2010.23
   [Anonymous], 2002, 2002 ACMIEEE C SUPER, P1, DOI DOI 10.1109/SC.2002.10017
   Black J.R., 1967, Reliability Physics Symposium Proceedings, 6th Annual IEEE International, P148
   Maruyama T, 2010, IEEE MICRO, V30, P30, DOI 10.1109/MM.2010.40
   Toyoshima T., 2010, HOT CHIPS C HOT CHIP
NR 7
TC 40
Z9 46
U1 1
U2 12
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2012
VL 32
IS 1
BP 21
EP 31
DI 10.1109/MM.2011.98
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 885LY
UT WOS:000299781700004
DA 2024-07-18
ER

PT J
AU Kim, Y
   Papamichael, M
   Mutlu, O
   Harchol-Balter, M
AF Kim, Yoongu
   Papamichael, Michael
   Mutlu, Onur
   Harchol-Balter, Mor
TI THREAD CLUSTER MEMORY SCHEDULING
SO IEEE MICRO
LA English
DT Article
AB Memory schedulers in multicore systems should carefully schedule memory requests from different threads to ensure high system performance and fair, fast progress of each thread. No existing memory scheduler provides both the highest system performance and highest fairness. Thread cluster memory scheduling is a new algorithm that achieves the best of both worlds by differentiating latency-sensitive threads from bandwidth-sensitive ones and employing different scheduling policies for each.
C1 [Kim, Yoongu; Mutlu, Onur] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   [Papamichael, Michael; Harchol-Balter, Mor] Carnegie Mellon Univ, Dept Comp Sci, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University; Carnegie Mellon University
RP Kim, Y (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave,Hamerschlag Hall,A-313, Pittsburgh, PA 15213 USA.
EM yoonguk@ece.cmu.edu
OI Harchol-Balter, Mor/0000-0003-1721-6759
FU Korea Foundation for Advanced Studies; Gigascale Systems Research
   Center, Intel, and CyLab; National Science Foundation [CCF-0953246]
FX We thank the anonymous reviewers and members of the Computer
   Architecture Lab at Carnegie Mellon University for their valuable
   feedback. Yoongu Kim is supported by a PhD fellowship from the Korea
   Foundation for Advanced Studies. We gratefully acknowledge the support
   of the Gigascale Systems Research Center, Intel, and CyLab. This
   research was partially supported by a National Science Foundation Career
   Award (CCF-0953246).
CR [Anonymous], 2000, ASPLOS 9
   Das Reetuparna, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P280, DOI 10.1145/1669112.1669150
   Kim Y., 2010, P 43 ANN IEEE ACM IN
   Kim YS, 2010, IEEE INT C SOL DIEL
   Luo K, 2001, INT SYM PERFORM ANAL, P164, DOI 10.1109/ISPASS.2001.990695
   Moscibroda T, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P257
   Moscibroda T, 2008, PODC'08: PROCEEDINGS OF THE 27TH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, P365, DOI 10.1145/1400751.1400799
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Wang D., 2005, ACM SIGARCH Computer Architecture News, V33, P100, DOI DOI 10.1145/1105734.1105748
   ZHENG H, 2008, P ICPP 2008 PORTL US, P406
   2010, 1 GB DDR2 SDRAM COMP
NR 14
TC 5
Z9 6
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 78
EP 89
DI 10.1109/MM.2011.15
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200009
DA 2024-07-18
ER

PT J
AU Airoldi, R
   Anjum, O
   Garzia, F
   Nurmi, J
   Wyglinski, AM
AF Airoldi, Roberto
   Anjum, Omer
   Garzia, Fabio
   Nurmi, Jari
   Wyglinski, Alexander M.
TI ENERGY-EFFICIENT FAST FOURIER TRANSFORMS FOR COGNITIVE RADIO SYSTEMS
SO IEEE MICRO
LA English
DT Article
ID FFT
AB AN ENERGY-EFFICIENT FAST FOURIER TRANSFORM (FFT) ALGORITHM FOR COGNITIVE RADIO COMMUNICATION SYSTEMS USES A HOMOGENEOUS MULTIPROCESSOR SYSTEM ON CHIP. THE ALGORITHM ALLOWS FOR PRUNING OF INPUTS SUCH THAT ALGORITHM COMPLEXITY CAN BE REDUCED WHENEVER SEVERAL OF THE FFT INPUTS ARE ZERO. RESULTS SHOW THAT THE PRUNING ALGORITHM SIGNIFICANTLY REDUCES ENERGY CONSUMPTION COMPARED TO A NONPRUNED VERSION.
C1 [Wyglinski, Alexander M.] Worcester Polytech Inst, Worcester, MA USA.
   [Airoldi, Roberto] Tampere Univ Technol, Dept Comp Syst, FIN-33101 Tampere, Finland.
C3 Worcester Polytechnic Institute; Tampere University
RP Airoldi, R (corresponding author), Tampere Univ Technol, Dept Comp Syst, POB 553, FIN-33101 Tampere, Finland.
EM roberto.airoldi@tut.fi
RI Nurmi, Jari/A-1839-2008
OI Nurmi, Jari/0000-0003-2169-4606; Wyglinski,
   Alexander/0000-0002-3357-0064
FU GETA; Nokia Foundation; Sysmodel project; Finnish Cultural Foundation
FX We thank the GETA doctoral program and Nokia Foundation for financial
   support. The research leading to these results was partially funded by
   the Sysmodel project (http://www.sysmodel.eu) and the Finnish Cultural
   Foundation.
CR AHONEN T, 2007, P INT C COMP TOOL EU, P2580, DOI DOI 10.1109/EURCON.2007.4400469
   Ahonen T, 2006, PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, P241
   Airoldi R, 2009, LECT NOTES COMPUT SC, V5657, P88, DOI 10.1007/978-3-642-03138-0_10
   Alves RG, 2000, PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, P1192, DOI 10.1109/MWSCAS.2000.951428
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Kylliäinen J, 2003, INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P17, DOI 10.1109/ISSOC.2003.1267707
   MARKEL JD, 1971, IEEE T ACOUST SPEECH, VAU19, P305, DOI 10.1109/TAU.1971.1162205
   Mitola J, 1999, IEEE PERS COMMUN, V6, P13, DOI 10.1109/98.788210
   Poston JD, 2005, 2005 1ST IEEE INTERNATIONAL SYMPOSIUM ON NEW FRONTIERS IN DYNAMIC SPECTRUM ACCESS NETWORKS, CONFERENCE RECORD, P607
   Rajbanshi R, 2006, 2006 1ST INTERNATIONAL CONFERENCE ON COGNITIVE RADIO ORIENTED WIRELESS NETWORKS AND COMMUNICATIONS, P1, DOI 10.1109/CROWNCOM.2006.363452
   SKINNER DP, 1976, IEEE T ACOUST SPEECH, V24, P193, DOI 10.1109/TASSP.1976.1162782
   SORENSEN HV, 1993, IEEE T SIGNAL PROCES, V41, P1184, DOI 10.1109/78.205723
   Wyglinski AM, 2010, COGNITIVE RADIO COMMUNICATIONS AND NETWORKS: PRINCIPLES AND PRACTICE, P1
   Zhang QW, 2007, IEEE ICC, P6522, DOI 10.1109/ICC.2007.1079
   Zhao Q, 2007, IEEE SIGNAL PROC MAG, V24, P79, DOI 10.1109/MSP.2007.361604
NR 15
TC 10
Z9 12
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2010
VL 30
IS 6
BP 66
EP 76
DI 10.1109/MM.2010.84
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 698RA
UT WOS:000285609700008
DA 2024-07-18
ER

PT J
AU Wang, P
   Meng, D
   Han, JZ
   Zhan, JF
   Tu, BB
   Shi, XF
   Wan, L
AF Wang, Peng
   Meng, Dan
   Han, Jizhong
   Zhan, Jianfeng
   Tu, Bibo
   Shi, Xiaofeng
   Wan, Le
TI TRANSFORMER: A NEW PARADIGM FOR BUILDING DATA-PARALLEL PROGRAMMING
   MODELS
SO IEEE MICRO
LA English
DT Article
AB Cloud computing drives the design and development of diverse programming models for massive data processing. the transformer programming framework aims to facilitate the building of diverse data-parallel programming models. Transformer has two layers: a common runtime system and a model-specific system. using transformer, the authors show how to implement three programming models: dryad-like data flow, MapReduce, and all-pairs.
C1 [Wang, Peng; Meng, Dan; Han, Jizhong; Zhan, Jianfeng; Tu, Bibo] Chinese Acad Sci, Inst Comp Technol, Beijing 100190, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS
RP Wang, P (corresponding author), Chinese Acad Sci, Inst Comp Technol, POB 2704, Beijing 100190, Peoples R China.
EM wangpeng@ncic.ac.cn
RI Pengjie, Wang/J-5250-2014
FU Tencent Corporation
FX This research was supported by Tencent Corporation. We thank Chuan Cai,
   Xiao-chun Cui, Jun Liao, and Yinghui Liu for their support. We are
   grateful to the members of Tencent's Data Platform Department for their
   helpful feedback. We are also grateful to Luiz Andre Barroso, Partha
   Ranganathan, and the anonymous reviewers for their many invaluable
   comments and suggestions.
CR Agha G., 1986, Actors: a model of concurrent computation in distributed systems
   [Anonymous], 2005, Sci. Program
   [Anonymous], 2007, ACM SIGOPS OPERATING, DOI DOI 10.1145/1272996.1273005
   Chaiken R, 2008, PROC VLDB ENDOW, V1, P1265, DOI 10.14778/1454159.1454166
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Hindman B., 2009, P HOTCLOUD WORKSH HO, P91
   Johnston WM, 2004, ACM COMPUT SURV, V36, P1, DOI 10.1145/1013208.1013209
   Malewiez Grzegorz., 2009, PODC 09, P6, DOI DOI 10.1145/1582716.1582723
   Moretti C., 2008, Parallel and Distributed Processing, P1
   Olston C., 2008, Proceedings of the 2008 ACM SIGMOD International Conference on Manage- ment of Data, P1099
   Patterson David, 2008, Communications of the ACM, V51, DOI 10.1145/1327452.1327491
   Thusoo A, 2009, PROC VLDB ENDOW, V2, P1626, DOI 10.14778/1687553.1687609
   Yu Y, 2008, PACIIA: 2008 PACIFIC-ASIA WORKSHOP ON COMPUTATIONAL INTELLIGENCE AND INDUSTRIAL APPLICATION, VOLS 1-3, PROCEEDINGS, P1
NR 14
TC 16
Z9 17
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2010
VL 30
IS 4
BP 55
EP 64
DI 10.1109/MM.2010.75
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 639CT
UT WOS:000280949100009
DA 2024-07-18
ER

PT J
AU Liu, HN
   Huang, YJ
   Li, JF
AF Liu, Hsiang-Ning
   Huang, Yu-Jen
   Li, Jin-Fu
TI MEMORY BUILT-IN SELF TEST IN MULTICORE CHIPS WITH MESH-BASED NETWORKS
SO IEEE MICRO
LA English
DT Article
AB USING A PACKET-BASED BUILT-IN SELF TEST FOR RAM CORES IN MESH-BASED NETWORKS ON CHIP (NOC) CAN REDUCE THE BIST CIRCUIT'S AREA COST. THE PROPOSED SCHEME REUSES THE NOC TO TRANSPORT TEST PATTERNS TO RAM SUCH THAT ROUTING DOESN'T LIMIT THE NUMBER OF RAM CORES TESTED. THE SCHEME ALSO ACHIEVES HIGHER TEST PARALLELISM THAN A TYPICAL PARALLEL BIST BY INTERLEAVING THE READ/WRITE TEST OPERATIONS.
C1 [Li, Jin-Fu] Natl Cent Univ, Dept Elect Engn, Adv Reliable Syst ARES Lab, Jhongli 320, Taiwan.
C3 National Central University
RP Li, JF (corresponding author), Natl Cent Univ, Dept Elect Engn, Adv Reliable Syst ARES Lab, Jhongli 320, Taiwan.
EM jfli@ee.ncu.edu.tw
FU Taiwan National Science Council, R.O.C. [NSC 97-2221-E-008-094-MY3];
   Ministry of Economic Affairs, Taiwan [97-EC-17-A-01-S1-002]
FX This work was supported in part by the Taiwan National Science Council,
   R.O.C., under Contract NSC 97-2221-E-008-094-MY3, and the Ministry of
   Economic Affairs, Taiwan, under Contract 97-EC-17-A-01-S1-002.
CR Aitken RC, 2004, INT TEST CONF P, P997
   AlTawil KM, 1997, IEEE NETWORK, V11, P38, DOI 10.1109/65.580917
   Bjerregaard T, 2006, IEE P-COMPUT DIG T, V153, P217, DOI 10.1049/ip-cdt:20050067
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Bodoni ML, 2000, IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P119, DOI 10.1109/ETW.2000.873788
   Cheng KL, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P91, DOI 10.1109/ATS.2001.990265
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Denq LM, 2007, ASIAN TEST SYMPOSIUM, P349, DOI 10.1109/ATS.2007.12
   Fang BH, 2003, INT SYM DEFEC FAU TO, P451
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   LI LM, 1993, COMPUTER, V26, P62
   Parulkar I., 2008, IEEE International Test Conference (ITC), P1
   Pullini A, 2007, IEEE MICRO, V27, P75, DOI 10.1109/MM.2007.4378785
   Wang QX, 2006, MITOCHONDRION, V6, P37, DOI 10.1016/j.mito.2005.11.002
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   Wu YJ, 2006, INT SYM DEFEC FAU TO, P197, DOI 10.1109/DFT.2006.39
NR 17
TC 5
Z9 6
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2009
VL 29
IS 5
BP 46
EP 55
DI 10.1109/MM.2009.83
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 515XN
UT WOS:000271506300006
DA 2024-07-18
ER

PT J
AU Krishna, T
   Kumar, A
   Peh, LS
   Postman, J
   Chiang, P
   Erez, M
AF Krishna, Tushar
   Kumar, Amit
   Peh, Li-Shiuan
   Postman, Jacob
   Chiang, Patrick
   Erez, Mattan
TI EXPRESS VIRTUAL CHANNELS WITH CAPACITIVELY DRIVEN GLOBAL LINKS
SO IEEE MICRO
LA English
DT Article
AB NETWORKS ON CHIP MUST DELIVER HIGH BANDWIDTH AT LOW LATENCIES WHILE KEEPING WITHIN A TIGHT POWER ENVELOPE. USING EXPRESS VIRTUAL CHANNELS FOR FLOW CONTROL IMPROVES ENERGY-DELAY THROUGHPUT BY LETTING PACKETS BYPASS INTERMEDIATE ROUTERS, BUT EVCS HAVE KEY LIMITATIONS. NOCHI (NOC WITH HYBRID INTERCONNECT) OVERCOMES THESE LIMITATIONS BY TRANSPORTING DATA PAYLOADS AND CONTROL INFORMATION ON SEPARATE PLANES, OPTIMIZED FOR BANDWIDTH AND LATENCY RESPECTIVELY.
C1 [Krishna, Tushar] Princeton Univ, Dept Elect Eng, EQUAD, Princeton, NJ 08544 USA.
   [Postman, Jacob; Chiang, Patrick] Oregon State Univ, Corvallis, OR 97331 USA.
   [Erez, Mattan] Univ Texas Austin, Austin, TX 78712 USA.
C3 Princeton University; Oregon State University; University of Texas
   System; University of Texas Austin
RP Krishna, T (corresponding author), Princeton Univ, Dept Elect Eng, EQUAD, B-308,Olden St, Princeton, NJ 08544 USA.
EM tkrishna@princeton.edu
FU US National Science Foundation [0811798]; Marco Interconnect Focus
   Center; Division of Computing and Communication Foundations; Direct For
   Computer & Info Scie & Enginr [1008325, 0811820] Funding Source:
   National Science Foundation; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [0811798] Funding
   Source: National Science Foundation
FX US National Science Foundation award 0811798 and the Marco Interconnect
   Focus Center supported this work.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Lee MJE, 2000, IEEE J SOLID-ST CIRC, V35, P1591, DOI 10.1109/4.881204
   Martin-Rosset W, 2005, LIVEST PROD SCI, V92, P99, DOI 10.1016/j.livprodsci.2004.11.012
   Wang H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P105
NR 6
TC 13
Z9 16
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2009
VL 29
IS 4
BP 48
EP 61
DI 10.1109/MM.2009.64
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 483XZ
UT WOS:000269008000006
DA 2024-07-18
ER

PT J
AU Liang, X
   Canal, R
   Wei, GY
   Brooks, D
AF Liang, Xiaoyao
   Canal, Ramon
   Wei, Gu-Yeon
   Brooks, David
TI Replacing 6T SRAMs with 3T1D DRAMs in the L1 data cache to combat
   process variability
SO IEEE MICRO
LA English
DT Article
AB With continued technology scaling, process variations will be especially detrimental to six-transistor static memory structures (6T SRAMs). A memory architecture using three-transistor, one-diode dram (3T1D) cells in the L1 data cache tolerates wide process variations with little performance degradation, making it a promising choice for on-chip cache structures for next-generation microprocessors.
C1 [Liang, Xiaoyao; Wei, Gu-Yeon; Brooks, David] Harvard Univ, Cambridge, MA 02138 USA.
   [Canal, Ramon] Univ Politecn Cataluna, Comp Architecture Dept, E-08028 Barcelona, Spain.
C3 Harvard University; Universitat Politecnica de Catalunya
RP Brooks, D (corresponding author), Harvard Univ, Sch Engn & Appl Sci, 33 Oxford St, Cambridge, MA 02138 USA.
EM dbrooks@eecs.harvard.edu
RI Liang, Xiaoyao/C-1359-2013; Canal, Ramon/E-7775-2014
OI Canal, Ramon/0000-0003-4542-204X
CR Agarwal A, 2005, IEEE T VLSI SYST, V13, P27, DOI 10.1109/TVLSI.2004.840407
   Bhavnagarwala AJ, 2001, IEEE J SOLID-ST CIRC, V36, P658, DOI 10.1109/4.913744
   Luk W.K., 2006, 2006 Symposium on VLSI Circuits Digest of Technical Papers, P184
   Ozdemir S, 2006, INT SYMP MICROARCH, P15
   WOOD DA, 1991, P 1991 SIGMETRICS C, P79
NR 5
TC 22
Z9 25
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 60
EP 68
DI 10.1109/MM.2008.12
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200008
OA Green Published
DA 2024-07-18
ER

PT J
AU Hoste, K
   Eeckhout, L
AF Hoste, Kenneth
   Eeckhout, Lieven
TI Microarchitecture-inidependent workload characterization
SO IEEE MICRO
LA English
DT Article
AB For computer designers, understanding the characteristics of workloads running on current and future computer systems is of utmost importance during microprocessor design. a microarchitecture-independent method ensures an accurate characterization of inherent program behavior and avoids the weaknesses of, microarchitecture-dependent metrics.
C1 Univ Ghent, Ghent, Belgium.
C3 Ghent University
RP Hoste, K (corresponding author), Univ Ghent, Ghent, Belgium.
EM kehoste@elis.UGent.be; leeckhou@elis.UGent.be
CR Annavaram M, 2004, INT SYMP MICROARCH, P93
   [Anonymous], 2006, P 15 INT C PARALLEL
   Bader DA, 2005, I S WORKL CHAR PROC, P163, DOI 10.1109/IISWC.2005.1526013
   CHEN IK, 1996, P 7 INT C ARCH SUPP, P128
   Cho CB, 2005, I S WORKL CHAR PROC, P76
   Eeckhout L, 2005, I S WORKL CHAR PROC, P2, DOI 10.1109/IISWC.2005.1525996
   Eeckhout Lieven., 2003, J INSTRUCTION LEVEL, V5
   Guth H, 2004, CHEM BIODIVERS, V1, P2001, DOI 10.1002/cbdv.200490154
   Hoste K, 2006, I S WORKL CHAR PROC, P83
   Johnson R.A., 2002, Applied Multivariate Statistical Analysis, V5th ed.
   Joshi A, 2006, IEEE T COMPUT, V55, P769, DOI 10.1109/TC.2006.85
   Lau J, 2005, INT SYM PERFORM ANAL, P236, DOI 10.1109/ISPASS.2005.1430578
   Lau J, 2004, INT SYM PERFORM ANAL, P57, DOI 10.1109/ISPASS.2004.1291356
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LI Y, 2005, BIOINFOMARK BIOINFOR
   Patil H, 2004, INT SYMP MICROARCH, P81
   Phansalkar A, 2005, INT SYM PERFORM ANAL, P10, DOI 10.1109/ISPASS.2005.1430555
   Saavedra RH, 1996, ACM T COMPUT SYST, V14, P344, DOI 10.1145/235543.235545
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   VANDEBUNT HG, 2004, PREVENTION ORG CRIME, P55
   WEICKER RP, 1990, COMPUTER, V23, P65, DOI 10.1109/2.62094
   Yi JJ, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P281, DOI 10.1109/HPCA.2003.1183546
   Yi JJ, 2006, I S WORKL CHAR PROC, P93
   Yi JoshuaJ., 2006, Proceedings of the 20th annual international conference on Supercomputing, P75
NR 24
TC 110
Z9 131
U1 1
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2007
VL 27
IS 3
BP 63
EP 72
DI 10.1109/MM.2007.56
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199UF
UT WOS:000248720000006
DA 2024-07-18
ER

PT J
AU Eyerman, S
   Eeckhout, L
   Karkhanis, T
   Smith, JE
AF Eyerman, Stijn
   Eeckhout, Lieven
   Karkhanis, Tejas
   Smith, James E.
TI A top-down approach to architecting CPI component performance counters
SO IEEE MICRO
LA English
DT Article
AB Software developers can gain insight into software-hardware interactions by decomposing processor performance into individual cycles-per-instruction components that differentiate cycles consumed in active computation from those spent handling various miss events. Constructing accurate CPI components for out-of-order superscalar processors is complicated, however, because computation and miss event handling overlap. The authors' counter architecture, using an analytical superscalar performance model, handles overlap effects more accurately than existing methods.
C1 Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium.
   Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 Ghent University; University of Wisconsin System; University of
   Wisconsin Madison
RP Eeckhout, L (corresponding author), Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium.
EM leeckhou@elis.UGent.be
RI Smith, James Edward/HCI-8961-2022
CR Eyerman S, 2006, INT SYM PERFORM ANAL, P48
   Eyerman S, 2006, ACM SIGPLAN NOTICES, V41, P175, DOI 10.1145/1168918.1168880
   KARKHANIS T, 2002, P 2 ANN WORKSH MEM P
   Karkhanis TS, 2004, CONF PROC INT SYMP C, P338
   Mericas A., 2006, Performance Evaluation and Benchmarking, P247
   MICHAUD P, 1999, P 1999 INT C PAR ARC, P2
   RISEMAN EM, 1972, IEEE T COMPUT, VC 21, P1405, DOI 10.1109/T-C.1972.223514
NR 7
TC 9
Z9 12
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 84
EP 93
DI 10.1109/MM.2007.3
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000011
DA 2024-07-18
ER

PT J
AU Tan, L
   Sherwood, T
AF Tan, L
   Sherwood, T
TI Architectures for bit-split string scanning in intrusion detection
SO IEEE MICRO
LA English
DT Article
AB STRING MATCHING IS A CRITICAL ELEMENT OF MODERN INTRUSION DETECTION SYSTEMS BECAUSE IT LETS A SYSTEM MAKE DECISIONS BASED NOT JUST ON HEADERS, BUT ACTUAL CONTENT FLOWING THROUGH THE NETWORK. THROUGH CAREFUL CODESIGN AND OPTIMIZATION OF AN ARCHITECTURE WITH A NEW STRING MATCHING ALGORITHM, THE AUTHORS SHOW IT IS POSSIBLE TO BUILD A SYSTEM THAT IS ALMOST 12 TIMES MORE EFFICIENT THAN THE CURRENTLY BEST KNOWN APPROACHES.
C1 Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
   Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of California System; University of California Santa Barbara
RP Univ Illinois, Dept Comp Sci, 201 N Goodwin Ave, Urbana, IL 61801 USA.
EM lintan2@cs.uiuc.edu
OI Sherwood, Timothy/0000-0002-6550-6075; Tan, Lin/0000-0002-6690-8332
CR AHO AV, 1975, COMMUN ACM, V18, P333, DOI 10.1145/360825.360855
   ALDWAIRI M, 2005, ACM SIGARCH COMPUTER, V33, P99
   Baker Z., 2004, P 2004 ACMSIGDA 12 I, P223
   Baker ZK, 2004, ANN IEEE SYM FIELD P, P135, DOI 10.1109/FCCM.2004.6
   BOYER RS, 1977, COMMUN ACM, V20, P762, DOI 10.1145/359842.359859
   Cho YH, 2004, ANN IEEE SYM FIELD P, P125, DOI 10.1109/FCCM.2004.25
   Cho YH, 2002, LECT NOTES COMPUT SC, V2438, P452
   Crosby SA, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 12TH USENIX SECURITY SYMPOSIUM, P29
   Dharmapurikar S, 2004, IEEE MICRO, V24, P52, DOI 10.1109/MM.2004.1268997
   *INF MARK RES, 2004, INTR DET PREV PROD R
   Mai K, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P161, DOI [10.1109/ISCA.2000.854387, 10.1145/342001.339673]
   Roesch M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRTEENTH SYSTEMS ADMINISTRATION CONFERENCE (LISA XIII), P229
   Sourdis I, 2004, ANN IEEE SYM FIELD P, P258, DOI 10.1109/FCCM.2004.46
   Tan L, 2005, CONF PROC INT SYMP C, P112
   XU J, 2002, ARCHITECTURE SUPPORT
NR 15
TC 14
Z9 21
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 110
EP 117
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhu, ZC
   Zhang, XD
AF Zhu, ZC
   Zhang, XD
TI Look-ahead architecture adaptation to reduce processor power consumption
SO IEEE MICRO
LA English
DT Article
AB An effective approach to reducing processor power consumption is to adaptively activate and deactivate hardware resources. The authors propose a look-ahead scheme that adjusts the processor issue rate triggered by main-memory accesses. This architecture-independent technique is particularly effective for memory-intensive applications. Combined with an existing technique based on ipc values, it also reduces power consumption for computation-intensive applications.
C1 Univ Illinois, Dept Elect & Comp Engn, Chicago, IL 60607 USA.
   Coll William & Mary, Williamsburg, VA 23187 USA.
C3 University of Illinois System; University of Illinois Chicago;
   University of Illinois Chicago Hospital; William & Mary
RP Univ Illinois, Dept Elect & Comp Engn, 1020 SEO,M-C 154, Chicago, IL 60607 USA.
EM zhu@ece.uic.edu; zhang@cs.wm.edu
CR [Anonymous], P WORKSH COMPL EFF D
   Bahar RI, 2001, ACM COMP AR, P218, DOI 10.1109/ISCA.2001.937451
   Baniasadi A, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P16, DOI 10.1109/LPE.2001.945365
   Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   Buyuktosunoglu A, 2003, CONF PROC INT SYMP C, P147, DOI 10.1109/ISCA.2003.1206996
   BUYUKTOSUNOGLU A, 2001, LNCS, V2008, P25
   Desikan R, 2001, CONF PROC INT SYMP C, P266, DOI 10.1109/ISCA.2001.937455
   Folegnani D, 2001, CONF PROC INT SYMP C, P230, DOI 10.1109/ISCA.2001.937452
   Gowan MK, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P726, DOI 10.1109/DAC.1998.724567
   Gunther S. H., 2001, Intel Technology Journal
   Huang MC, 2003, CONF PROC INT SYMP C, P157, DOI 10.1109/ISCA.2003.1206997
   Li H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P19
   Manne S, 1998, CONF PROC INT SYMP C, P132, DOI 10.1109/ISCA.1998.694769
   Ponomarev D, 2001, INT SYMP MICROARCH, P90, DOI 10.1109/MICRO.2001.991108
   PYREDDY R, 2001, P WORKSH COMPL EFF D
   SASANKA R, 2002, P 10 INT C ARCH SUPP, P144
   Seng JS, 2001, INT SYMP MICROARCH, P114
   SHIVAKUMAR P, 2001, INTEGRATED CACHE TIM
   UNSAL O, 2002, IEEE COMPUTER ARCHIT, V1, P100
NR 19
TC 9
Z9 11
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2005
VL 25
IS 4
BP 10
EP 19
DI 10.1109/MM.2005.70
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 956CG
UT WOS:000231275900003
DA 2024-07-18
ER

PT J
AU Kongetira, P
   Aingaran, K
   Olukotun, K
AF Kongetira, P
   Aingaran, K
   Olukotun, K
TI Niagara: A 32-way multithreaded SPARC processor
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 16 Conference
CY AUG 22-24, 2004
CL Stanford Univ, Stanford, CA
SP IEEE Comp Soc, TC Microprocessors & Microcomp
HO Stanford Univ
AB THE NIAGARA PROCESSOR IMPLEMENTS A THREAD-RICH ARCHITECTURE DESIGNED TO PROVIDE A HIGH-PERFORMANCE SOLUTION FOR COMMERCIAL SERVER APPLICATIONS. THE HARDWARE SUPPORTS 32 THREADS WITH A MEMORY SUBSYSTEM CONSISTING OF AN ON-BOARD CROSSBAR. LEVEL-2 CACHE, AND MEMORY CONTROLLERS FOR A HIGHLY INTEGRATED DESIGN THAT EXPLOITS THE THREAD-LEVEL PARALLELISM INHERENT TO SERVER APPLICATIONS, WHILE TARGETING LOW LEVELS OF POWER CONSUMPTION.
C1 Stanford Univ, Stanford, CA 94305 USA.
C3 Stanford University
EM poonacha.kongetira@sun.com
OI Olukotun, Kunle/0000-0002-8779-0636
CR [Anonymous], P 6 INT C ARCH SUPP
   Barroso LA, 2003, IEEE MICRO, V23, P22, DOI 10.1109/MM.2003.1196112
   Barroso LA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P282, DOI [10.1145/342001.339696, 10.1109/ISCA.2000.854398]
   HART J, 2005, P INT SOL STAT CIRC
   Kapil S, 2004, IEEE MICRO, V24, P20, DOI 10.1109/MM.2004.1289288
   Kunkel SR, 2000, IBM J RES DEV, V44, P851, DOI 10.1147/rd.446.0851
   Olukotun Kunle., 1996, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems. ASPLOS VII, P2
NR 7
TC 428
Z9 626
U1 0
U2 17
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2005
VL 25
IS 2
BP 21
EP 29
DI 10.1109/MM.2005.35
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 917RN
UT WOS:000228487000004
DA 2024-07-18
ER

PT J
AU Madhusudan, B
   Lockwood, JW
AF Madhusudan, B
   Lockwood, JW
TI A hardware-accelerated system for real-time worm detection
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 12th Annual IEEE Symposium on High Performance Interconnects
CY AUG 25-27, 2004
CL Stanford Univ, Stanford, CA
SP IEEE
HO Stanford Univ
AB SYSTEMS THAT SECURE NETWORKS AGAINST MALICIOUS CODE WILL BE A PART OF CRITICAL INTERNET INFRASTRUCTURE IN THE FUTURE. THIS ARTICLE PRESENTS THE DESIGN AND IMPLEMENTATION OF A SYSTEM THAT AUTOMATICALLY DETECTS NEW WORMS IN REAL TIME BY MONITORING ALL TRAFFIC ON A NETWORK. THE SYSTEM USES FIELD-PROGRAMMABLE GATE ARRAYS (FPGAS) TO SCAN PACKETS FOR PATTERNS OF SIMILAR CONTENT AND CAN AUTOMATICALLY DETECT THE OUTBREAK OF A NEW INTERNET WORM. IT INSTANTLY REPORTS FREGUENTLY OCCURRING STRINGS IN PACKET PAYLOADS AS LIKELY SIGNATURES OF THE MALICIOUS SOFTWARE (MALWARE).
C1 Washington Univ, Dept Comp Sci & Engn, St Louis, MO 63130 USA.
C3 Washington University (WUSTL)
RP Washington Univ, Dept Comp Sci & Engn, 1 Brookings Dr,Campus Box 1045, St Louis, MO 63130 USA.
EM lockwood@arl.wustl.edu
CR Braun F, 2002, IEEE MICRO, V22, P66, DOI 10.1109/40.988691
   Estan C., 2003, P 3 ACM SIGCOMM C IN, P153
   Estan C., 2002, Proceedings of the 2002 conference on Applications, technologies, architectures, and protocols for computer communications, P323
   GONNET GH, 1991, HDB ALGORITHMS DATA
   Kumar Abhishek., 2004, Proceedings of 2004 Joint International Conference on Measurement and Modeling of Computer Systems SIGMETRICS '04/Performance '04, P177
   LOCKWOOD JW, 2003, 5 INT WORKSH IWAN 20, P44
   LOCKWOOD JW, 2001, P IEC DESIGN CON 01
   Moore D, 2003, IEEE INFOCOM SER, P1901
   Moscola J, 2003, HOT INTERCONNECTS 11, P122
   SINGH S, 2003, CS20030761 U CAL DEP
   Staniford S., 2002, P USENIX SECURITY S
NR 11
TC 6
Z9 8
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2005
VL 25
IS 1
BP 60
EP 69
DI 10.1109/MM.2005.1
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 905ZO
UT WOS:000227610500009
DA 2024-07-18
ER

PT J
AU Dharmapurikar, S
   Krishnamurthy, P
   Sproull, TS
   Lockwood, JW
AF Dharmapurikar, S
   Krishnamurthy, P
   Sproull, TS
   Lockwood, JW
TI Deep packet inspection using parallel bloom filters
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Interconnects 11 Conference
CY AUG 20-22, 2003
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB BECAUSE CONVENTIONAL SOFTWARE-BASED PACKET INSPECTION ALGORITHMS HAVE NOT KEPT PACE WITH HIGH-SPEED NETWORKS, INTEREST HAS TURNED TO USING HARDWARE TO PROCESS NETWORK DATA QUICKLY. STRING SCANNING WITH BLOOM FILTERS CAN SCAN ENTIRE PACKET PAYLOADS FOR PREDEFINED SIGNATURES AT MULTI-GIGABIT-PER-SECOND LINE SPEEDS.
C1 Washington Univ, Dept Comp Sci & Engn, St Louis, MO USA.
   Washington Univ, Appl Res Lab, St Louis, MO USA.
C3 Washington University (WUSTL); Washington University (WUSTL)
RP Washington Univ, Dept Comp Sci & Engn, St Louis, MO USA.
EM sarang@arl.wustl.edu
CR BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Coit CJ, 2001, DISCEX'01: DARPA INFORMATION SURVIVABILITY CONFERENCE & EXPOSITION II, VOL I, PROCEEDINGS, P367, DOI 10.1109/DISCEX.2001.932231
   Corman T.H., 2002, Introduction to Algorithms, VSecond
   DIPERT B, 1999, EDN              JUN
   Fan L, 2000, IEEE ACM T NETWORK, V8, P281, DOI 10.1109/90.851975
   FISK M, 2001, CS20010670 U CAL
   Hutchings BL, 2002, ANN IEEE SYM FIELD P, P111, DOI 10.1109/FPGA.2002.1106666
   Lockwood J. W., 2001, P ACM INT S FIELD PR, P87
   Moscola J, 2003, ANN IEEE SYM FIELD P, P31
   Ramakrishna M. V., 1994, P INT C COMP INF, P1621
   Roesch M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRTEENTH SYSTEMS ADMINISTRATION CONFERENCE (LISA XIII), P229
   Sidhu R., 2001, P 9 ANN IEEE S FIELD
NR 12
TC 216
Z9 319
U1 0
U2 17
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2004
VL 24
IS 1
BP 52
EP 61
DI 10.1109/MM.2004.1268997
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 777EN
UT WOS:000189162900009
DA 2024-07-18
ER

PT J
AU Wong, AK
AF Wong, AK
TI Microlithography: Trends, challenges, solutions, and their impact on
   design
SO IEEE MICRO
LA English
DT Article
ID LITHOGRAPHY
AB WITH LITHOGRAPHY PARAMETERS APPROACHING THEIR LIMITS, CONTINUOUS IMPROVEMENT REQUIRES INCREASING DIALOGUES AND COMPROMISES BETWEEN THE TECHNOLOGY AND DESIGN COMMUNITIES. ONLY WITH SUCH COMMUNICATION CAN SEMICONDUCTOR MANUFACTURERS REACH THE 30-NM PHYSICAL-GATE-LENGTH ERA WITH OPTICAL LITHOGRAPHY.
C1 Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China.
C3 University of Hong Kong
RP Univ Hong Kong, Dept Elect & Elect Engn, Pokfulam Rd, Hong Kong, Hong Kong, Peoples R China.
EM awong@eee.hku.hk
RI Wong, Wing-Keung/AAI-9296-2020
OI Wong, Wing-Keung/0000-0001-6755-572X
CR [Anonymous], 1968, Principles of Optics
   Goodman J., 1968, INTRO FOURIER OPTICS
   Liebmann L.W., 2002, JM3.1, V1, P31, DOI DOI 10.1117/1.1435368
   MOORE GE, 1995, PROC SPIE, V2440, P2, DOI 10.1117/12.210341
   Rieger M, 2002, P SOC PHOTO-OPT INS, V4754, P132, DOI 10.1117/12.476939
   Schellenberg F, 2001, SOLID STATE TECHNOL, V44, P63
   WANG J, 2003, P SPIE, V5043
   Wong A.K.-K., 2001, RESOLUTION ENHANCEME
   Wong AK, 2000, IEEE T SEMICONDUCT M, V13, P76, DOI 10.1109/66.827347
NR 9
TC 28
Z9 61
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2003
VL 23
IS 2
BP 12
EP 21
DI 10.1109/MM.2003.1196111
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 670VE
UT WOS:000182429200006
DA 2024-07-18
ER

PT J
AU Oswald, N
   Nagarajan, V
   Sorin, DJ
   Gavrielatos, V
   Olausson, TX
   Carr, R
AF Oswald, Nicolai
   Nagarajan, Vijay
   Sorin, Daniel J.
   Gavrielatos, Vasilis
   Olausson, Theo X.
   Carr, Reece
TI HeteroGen: Automatic Synthesis of Heterogeneous Cache Coherence
   Protocols
SO IEEE MICRO
LA English
DT Article
DE Protocols; Compounds; Program processors; Instruction sets;
   Computational modeling; Coherence; Load modeling
AB We address the two challenges architects face when designing heterogeneous processors with cache-coherent shared memory. First, we introduce HeteroGen, an automated tool for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen conforms to a precisely defined memory consistency model that we call a compound consistency model. We also demonstrate that HeteroGen can correctly fuse a wide range of coherence protocols. Our experiments indicate that protocols generated by HeteroGen perform comparably to a publicly available manually generated heterogeneous protocol.
C1 [Oswald, Nicolai] NVIDIA, CH-8004 Zurich, Switzerland.
   [Nagarajan, Vijay] Univ Utah, Kahlert Sch Comp, Salt Lake City, UT 84112 USA.
   [Sorin, Daniel J.] Duke Univ, Durham, NC 27708 USA.
   [Gavrielatos, Vasilis] Huawei Res UK, Edinburgh EH3 8BL, Scotland.
   [Olausson, Theo X.] MIT, Cambridge, MA 02139 USA.
   [Carr, Reece] Univ Edinburgh, Edinburgh EH8 9AB, Scotland.
C3 Utah System of Higher Education; University of Utah; Duke University;
   Massachusetts Institute of Technology (MIT); University of Edinburgh
RP Oswald, N (corresponding author), NVIDIA, CH-8004 Zurich, Switzerland.
EM noswald@nvidia.com; nvijayananad@gmail.com; sorin@duke.edu;
   vasigavr1@gmail.com; theoxo@mit.edu; mail@reececarr.com
OI Sorin, Daniel/0000-0001-7013-8986; Nagarajan, Vijay/0009-0000-5045-4754
FU Google, Huawei; EPSRC [EP/V028154/1, EP/V038699/1]; National Science
   Foundation [CCF-200-2737]; EPSRC [EP/V028154/1, EP/V038699/1] Funding
   Source: UKRI
FX We thank Susmit Sarkar, Caroline Trippel, and the anonymous reviewers
   for their constructive comments on earlier versions. This work is
   supported by Google, Huawei through their PhD Scholarship program, EPSRC
   grants EP/V028154/1 and EP/V038699/1 to the University of Edinburgh, and
   the National Science Foundation under grant CCF-200-2737. This work was
   carried out while Nicolai Oswald, Vijay Nagarajan, Vasilis Gavrielatos,
   Theo X. Olausson, and Reece Carr were at the University of Edinburgh,
   U.K.
CR Alglave J, 2014, ACM T PROGR LANG SYS, V36, DOI 10.1145/2627752
   Alsop J, 2018, CONF PROC INT SYMP C, P261, DOI 10.1109/ISCA.2018.00031
   [Anonymous], 2016, P 49 ANN IEEE ACM IN, DOI DOI 10.1109/MICRO.2016.7783729
   Byn Choi, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P155, DOI 10.1109/PACT.2011.21
   Dill D. L., 1996, Computer Aided Verification. 8th International Conference, CAV '96. Proceedings, P390
   Elver M, 2014, INT S HIGH PERF COMP, P165, DOI 10.1109/HPCA.2014.6835927
   Lustig D, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P388, DOI 10.1145/2749469.2750378
   Nagarajan Vijay, 2020, A primer on memory consistency and cache coherence., VSecond
   Oswald N, 2022, INT S HIGH PERF COMP, P756, DOI 10.1109/HPCA53966.2022.00061
   Oswald N, 2020, ANN I S COM, P888, DOI 10.1109/ISCA45697.2020.00077
   Pulte C, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3158107
   Wang MY, 2020, ANN I S COM, P173, DOI 10.1109/ISCA45697.2020.00025
NR 12
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 62
EP 70
DI 10.1109/MM.2023.3274993
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700009
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Suresh, KK
   Khorassani, KS
   Chen, CC
   Ramesh, B
   Abduljabbar, M
   Shafi, A
   Subramoni, H
   Panda, DK
AF Suresh, Kaushik Kandadi
   Khorassani, Kawthar Shafie
   Chen, Chen Chun
   Ramesh, Bharath
   Abduljabbar, Mustafa
   Shafi, Aamir
   Subramoni, Hari
   Panda, Dhabaleswar K.
TI Network-Assisted Noncontiguous Transfers for GPU-Aware MPI Libraries
SO IEEE MICRO
LA English
DT Article
DE Layout; Receivers; Kernel; Graphics processing units; Costs; Libraries;
   Data transfer; MPI; DDT; GPU
AB The importance of graphics processing units (GPUs) in accelerating HPC applications is evident by the fact that a large number of supercomputing clusters are GPU enabled. Many of these HPC applications use message passing interface (MPI) as their programming model. These MPI applications frequently exchange data that is noncontiguous in GPU memory. MPI provides derived datatypes (DDTs) to represent such data. Past research on DDTs mainly focused on optimizing the pack-unpack kernels. Modern HCAs are capable of gathering/scattering data from/to noncontiguous GPU memory regions. We propose a low-overhead HCA-assisted scheme to improve the performance of GPU-based noncontiguous exchanges without the GPU-based pack-unpack kernels. We show that the proposed scheme provides up to 2x benefits compared to the existing pack-based scheme at the benchmark level. Furthermore, we show up to 17% improvement with the SW4Lite application compared to other MPI libraries, such as MVAPICH2-GDR and OpenMPI+UCX.
C1 [Suresh, Kaushik Kandadi; Shafi, Aamir] Ohio State Univ, Columbus, OH 43210 USA.
   [Khorassani, Kawthar Shafie; Chen, Chen Chun; Ramesh, Bharath; Subramoni, Hari; Panda, Dhabaleswar K.] Ohio State Univ, Dept Comp Sci & Engn, Columbus, OH 43210 USA.
   [Abduljabbar, Mustafa] Ohio State Univ, Network Based Comp Lab, Columbus, OH 43210 USA.
C3 University System of Ohio; Ohio State University; University System of
   Ohio; Ohio State University; University System of Ohio; Ohio State
   University
RP Suresh, KK (corresponding author), Ohio State Univ, Columbus, OH 43210 USA.
EM kandadisuresh.1@osu.edu; shafiekhorassani.1@osu.edu; chen.10252@osu.edu;
   ramesh.113@osu.edu; abduljabbar.1@osu.edu; shafi.16@osu.edu;
   subramoni.1@osu.edu; panda@cse.ohio-state.edu
RI KK, Suresh/JDC-4508-2023; Shafi, Aamir/D-5749-2017
FU National Science Foundation (NSF) [1818253, 1854828, 1931537, 2007991,
   2018627]; XRAC [NCR-130002]
FX This work was supported in part by the National Science Foundation (NSF)
   under Grants 1818253, 1854828, 1931537, 2007991, and 2018627; and in
   part by XRAC under Grant NCR-130002. The authors would like to thank
   ALCF for providing resources for this study.
CR Chu CH, 2016, INT PARALL DISTRIB P, P983, DOI 10.1109/IPDPS.2016.99
   Chu CH, 2020, IEEE INT C CL COMP, P130, DOI 10.1109/CLUSTER49012.2020.00023
   Chu CH, 2019, 2019 IEEE 26TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC), P267, DOI 10.1109/HiPC.2019.00041
   Dalcin L, 2019, J PARALLEL DISTR COM, V128, P137, DOI 10.1016/j.jpdc.2019.02.006
   Jenkins J, 2012, IEEE INT C CL COMP, P468, DOI 10.1109/CLUSTER.2012.72
   Panda D. K., 2013, INT WORKSH SUST SOFT
   Suresh KK, 2022, SYMP HI PER INT, P13, DOI 10.1109/HOTI55740.2022.00018
   Traff J. L., 1999, Recent Advances in Parallel Virtual Machine and Message Passing Interface. 6th European PVM/MPI User's Group Meeting. Proceedings (Lecture Notes in Computer Science Vol.1697), P109
   Wang H, 2011, IEEE INT C CL COMP, P308, DOI 10.1109/CLUSTER.2011.42
   Wu W., 2016, P 25 ACM INT S HIGH, P231
NR 10
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 131
EP 139
DI 10.1109/MM.2023.3241133
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9PK4
UT WOS:000965152600001
DA 2024-07-18
ER

PT J
AU Biancolin, D
   Magyar, A
   Karandikar, S
   Amid, A
   Nikolic, B
   Bachrach, J
   Asanovic, K
AF Biancolin, David
   Magyar, Albert
   Karandikar, Sagar
   Amid, Alon
   Nikolic, Borivoje
   Bachrach, Jonathan
   Asanovic, Krste
TI Accelerator Integration for Open-Source SoC Design
SO IEEE MICRO
LA English
DT Article
DE Sockets; Program processors; Computer architecture; Open source
   software; Linux; Skeleton; Hardware
AB The open-source hardware community contributes a variety of processors and accelerators, but combining them effectively into a complete System-on-Chip (SoC) remains a difficult task. We present a design flow for the seamless hardware and software integration of accelerators into a complete SoC and for its evaluation through rapid FPGA-based prototyping. By leveraging ESP, our open-source platform for agile heterogeneous SoC design, we demonstrate FPGA prototypes of various SoC designs, featuring the NVIDIA Deep Learning Accelerator and the Ariane RISC-V 64-bit processor core.
C1 [Biancolin, David; Magyar, Albert; Karandikar, Sagar; Amid, Alon; Nikolic, Borivoje; Bachrach, Jonathan; Asanovic, Krste] Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley
RP Biancolin, D (corresponding author), Univ Calif Berkeley, Berkeley, CA 94720 USA.
EM biancolin@berkeley.edu; albert.magyar@berkeley.edu;
   sagark@eecs.berkeley.edu; alonamid@berkeley.edu; bora@eecs.berkeley.edu;
   jrb@berkeley.edu; krste@berkeley.edu
RI Nikolic, Borivoje/C-3701-2009
OI Nikolic, Borivoje/0000-0003-2324-1715; Asanovic,
   Krste/0000-0003-0754-3975; Biancolin, David/0000-0001-6371-9053; Amid,
   Alon/0000-0003-0309-130X
FU Defense Advanced Research Projects Agency (DARPA) through the Circuit
   Realization at Faster Timescales (CRAFT) Program [HR0011-16-C0052];
   Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of
   Energy [DE-AR0000849]; NSF CCRI Award [2016662]; ADEPT Lab; Direct For
   Computer & Info Scie & Enginr [2016662] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems [2016662] Funding
   Source: National Science Foundation
FX The information, data, or work presented herein was funded in part by
   the Defense Advanced Research Projects Agency (DARPA) through the
   Circuit Realization at Faster Timescales (CRAFT) Program under Grant
   HR0011-16-C0052, by the Advanced Research Projects Agency-Energy
   (ARPA-E), U.S. Department of Energy, under Award Number DE-AR0000849,
   and NSF CCRI Award 2016662. Research was partially funded by ADEPT Lab
   industrial sponsors and affiliates, and supported by gifts provided by
   Amazon Web Services. The views and opinions of authors expressed herein
   do not necessarily state or reflect those of the United States
   Government or any agency thereof.
CR Amid A, 2020, IEEE MICRO, V40, P10, DOI 10.1109/MM.2020.2996616
   Balkind J, 2016, ACM SIGPLAN NOTICES, V51, P217, DOI 10.1145/2954679.2872414
   Hung WNN, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P26, DOI 10.1145/3177540.3177542
   Izraelevitz A, 2017, ICCAD-IEEE ACM INT, P209, DOI 10.1109/ICCAD.2017.8203780
   Karandikar S, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P715, DOI 10.1145/3373376.3378455
   Karandikar S, 2018, CONF PROC INT SYMP C, P29, DOI 10.1109/ISCA.2018.00014
   Kim D, 2018, I C FIELD PROG LOGIC, P76, DOI 10.1109/FPL.2018.00021
   Magyar A., 2019, ICCAD, P1
   Mantovani P, 2020, P IEEE ACM INT C COM
   Pellauer M, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1575774.1575775
   Pellauer M, 2011, INT S HIGH PERF COMP, P406, DOI 10.1109/HPCA.2011.5749747
   Tan ZX, 2010, CONF PROC INT SYMP C, P290, DOI 10.1145/1816038.1815999
   Vayaraghavan M., 2009, Formal Methods and Models for Co-Design, P171
   Wong H, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P5
NR 14
TC 4
Z9 4
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2021
VL 41
IS 4
BP 58
EP 66
DI 10.1109/MM.2021.3085537
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TF2LI
UT WOS:000670543100009
OA hybrid
DA 2024-07-18
ER

PT J
AU Baker, JM
   Duckering, C
   Schuster, DI
   Chong, FT
AF Baker, Jonathan M.
   Duckering, Casey
   Schuster, David I.
   Chong, Frederic T.
TI Virtual Logical Qubits: A Compact Architecture for Fault-Tolerant
   Quantum Computing
SO IEEE MICRO
LA English
DT Article
AB Fault-tolerant quantum computing is required to execute many of the most promising quantum applications. In recent years, numerous error correcting codes, such as the surface code, have emerged which are well suited for current and future limited connectivity 2-D devices. We find quantum memory, particularly resonant cavities with transmon qubits arranged in a 2.5-D architecture, can efficiently implement surface codes with around 20x fewer transmons via this work. We virtualize 2-D memory addresses by storing the code in layers of qubit memories connected to each transmon. Distributing logical qubits across many memories has minimal impact on fault tolerance and results in substantially more efficient logical operations. Virtualized logical qubit (VLQ) systems can achieve fault tolerance comparable to conventional 2-D transmon-only architectures while putting within reach a proof-of-concept experimental demonstration of around ten logical qubits, requiring only 11 transmons and 9 attached cavities.
C1 [Baker, Jonathan M.; Duckering, Casey] Univ Chicago, Chicago, IL 60637 USA.
   [Schuster, David I.] Univ Chicago, Dept Phys, Chicago, IL 60637 USA.
   [Chong, Frederic T.] Univ Chicago, Dept Comp Sci, Chicago, IL 60637 USA.
C3 University of Chicago; University of Chicago; University of Chicago
RP Baker, JM (corresponding author), Univ Chicago, Chicago, IL 60637 USA.
EM jmbaker@uchicago.edu; cduck@uchicago.edu; david.schuster@uchicago.edu;
   chong@cs.uchicago.edu
OI CHONG, FREDERIC/0000-0001-9282-4645
CR Bonilla-Ataides J. P, 2020, ARXIV200907851
   Cai WZ, 2021, FUND RES-CHINA, V1, P50, DOI 10.1016/j.fmre.2020.12.006
   Fowler AG, 2012, PHYS REV A, V86, DOI 10.1103/PhysRevA.86.032324
   Gidney C, 2021, QUANTUM-AUSTRIA, V5, DOI 10.22331/q-2021-04-15-433
   Horsman C, 2012, NEW J PHYS, V14, DOI 10.1088/1367-2630/14/12/123011
   Krantz P, 2019, APPL PHYS REV, V6, DOI 10.1063/1.5089550
   Lao L, 2019, QUANTUM SCI TECHNOL, V4, DOI 10.1088/2058-9565/aadd1a
   Litinski D, 2019, QUANTUM-AUSTRIA, V3, DOI 10.22331/q-2019-03-05-128
   Naik RK, 2017, NAT COMMUN, V8, DOI 10.1038/s41467-017-02046-6
   Preskill J, 2018, QUANTUM-AUSTRIA, V2, DOI 10.22331/q-2018-08-06-79
NR 10
TC 2
Z9 2
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 95
EP 101
DI 10.1109/MM.2021.3072789
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800014
OA hybrid
DA 2024-07-18
ER

PT J
AU Ham, TJ
   Bruns-Smith, D
   Sweeney, B
   Lee, Y
   Seo, SH
   Song, UG
   Oh, YH
   Asanovic, K
   Lee, JW
   Wills, LW
AF Ham, Tae Jun
   Bruns-Smith, David
   Sweeney, Brendan
   Lee, Yejin
   Seo, Seong Hoon
   Song, U. Gyeong
   Oh, Young H.
   Asanovic, Krste
   Lee, Jae W.
   Wills, Lisa Wu
TI Accelerating Genomic Data Analytics With Composable Hardware
   Acceleration Framework
SO IEEE MICRO
LA English
DT Article
AB This article presents a framework, Genesis (genome analysis), to efficiently and flexibly accelerate generic data manipulation operations that have become performance bottlenecks in the genomic data processing pipeline utilizing FPGAs-as-a-service. Genesis conceptualizes genomic data as a very large relational database and uses extended SQL as a domain-specific language to construct data manipulation queries. To accelerate the queries, we designed a Genesis hardware library of efficient coarse-grained primitives that can be composed into a specialized dataflow architecture. This approach explores a systematic and scalable methodology to expedite domain-specific end-to-end accelerated system development and deployment.
C1 [Ham, Tae Jun] Seoul Natl Univ, Seoul 130743, South Korea.
   [Bruns-Smith, David] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Sweeney, Brendan] Univ Calif Berkeley, Elect & Comp Engn Dept, Berkeley, CA 94720 USA.
   [Lee, Yejin; Seo, Seong Hoon; Song, U. Gyeong] Seoul Natl Univ, Comp Sci & Engn Dept, Seoul, South Korea.
   [Oh, Young H.] Sungkyunkwan Univ, Semicond Syst Engn Dept, Seoul 03063, South Korea.
   [Asanovic, Krste] Univ Calif Berkeley, Elect Engn & Comp Sci Dept, Berkeley, CA 94720 USA.
   [Lee, Jae W.] Seoul Natl Univ, Comp Sci & Engn CSE, Seoul 130743, South Korea.
   [Wills, Lisa Wu] Duke Univ, Comp Sci & ECE, Durham, NC 27708 USA.
C3 Seoul National University (SNU); University of California System;
   University of California Berkeley; University of California System;
   University of California Berkeley; Seoul National University (SNU);
   Sungkyunkwan University (SKKU); University of California System;
   University of California Berkeley; Seoul National University (SNU); Duke
   University
RP Ham, TJ (corresponding author), Seoul Natl Univ, Seoul 130743, South Korea.
EM taejunham@snu.ac.kr; bruns-smith@berkeley.edu; brs@berkeley.edu;
   yejinlee@snu.ac.kr; andyseo247@snu.ac.kr; thddnrud2010@gmail.com;
   younghwan@skku.edu; krste@berkeley.edu; jaewlee@snu.ac.kr;
   lisa@cs.duke.edu
RI Lee, Jaewon/IQR-8432-2023; Lee, Yejin/KEI-4134-2024; Lee,
   Jae-Won/AAY-1647-2020
OI Asanovic, Krste/0000-0003-0754-3975; Seo, Seong
   Hoon/0000-0002-8283-8960; Oh, Young H./0000-0001-5971-9093; Wills,
   Lisa/0000-0002-3574-3440
FU Korean government grant [NRF-2016M3C4A7952587]; Advanced Research
   Projects Agency-Energy (ARPA-E), U.S. Department of Energy
   [DE-AR0000849]; Intel; Amazon Web Services; Google; Siemens; SK Hynix
FX This work was supported in part by the Korean government grant
   (NRF-2016M3C4A7952587). This work was also funded in part by the
   Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of
   Energy (Award Number DE-AR0000849), ADEPT Lab industrial sponsor Intel,
   RISE Lab and APEX Lab sponsor Amazon Web Services, and ADEPT Lab
   affiliates Google, Siemens, and SK Hynix.
CR Fujiki D, 2018, CONF PROC INT SYMP C, P69, DOI 10.1109/ISCA.2018.00017
   Ham TJ, 2020, ANN I S COM, P254, DOI 10.1109/ISCA45697.2020.00031
   Oracle, DAT SQL TUN GUID SQL
   Turakhia Y, 2018, ACM SIGPLAN NOTICES, V53, P199, DOI [10.1145/3296957.3173193, 10.1145/3173162.3173193]
   Wu LS, 2019, INT S HIGH PERF COMP, P277, DOI 10.1109/HPCA.2019.00044
NR 5
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 42
EP 49
DI 10.1109/MM.2021.3072385
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800007
DA 2024-07-18
ER

PT J
AU Norrie, T
   Patil, N
   Yoon, DH
   Kurian, G
   Li, S
   Laudon, J
   Young, C
   Jouppi, N
   Patterson, D
AF Norrie, Thomas
   Patil, Nishant
   Yoon, Doe Hyun
   Kurian, George
   Li, Sheng
   Laudon, James
   Young, Cliff
   Jouppi, Norman
   Patterson, David
TI Marvell ThunderX3: Next-Generation Arm-Based Server Processor
SO IEEE MICRO
LA English
DT Article
DE Servers; Benchmark testing; Prefetching; Message systems; Instruction
   sets; Program processors; Performance gain
AB Marvell ThunderX3 is the third-generation Arm-based server processor from Marvell. This article describes the architecture of ThunderX3, going into details of core microarchitecture. ThunderX3 is distinctive among mainstream processors in supporting four SMT threads. The article describes the threading microarchitecture of ThunderX3 and highlights threading benefits. The article also touches on the on-chip interconnect and L3-cache and the power management subsystem. Initial benchmark results from silicon show 30%+ single thread and up to 3X socket level performance gains over the prior generation resulting in industry-leading single thread and socket level performance.
C1 [Norrie, Thomas; Patil, Nishant; Yoon, Doe Hyun; Kurian, George; Li, Sheng; Laudon, James; Young, Cliff; Jouppi, Norman; Patterson, David] Google, Mountain View, CA 94043 USA.
   [Patterson, David] Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 Google Incorporated; University of California System; University of
   California Berkeley
RP Norrie, T (corresponding author), Google, Mountain View, CA 94043 USA.
OI Patil, Nishant/0000-0001-6620-0038; Patterson,
   David/0000-0002-0429-1015; Jouppi, Norman/0000-0003-1765-1929; Laudon,
   James/0000-0003-1061-1780; Norrie, Thomas/0000-0002-8882-1174; Kurian,
   George/0000-0002-3478-518X; Young, Cliff/0000-0003-2172-1651
CR Amodei Dario, 2018, AI and Compute
   [Anonymous], 1975, MYTHICAL MAN MONTH E
   Dongarra JJ, 2003, CONCURR COMP-PRACT E, V15, P803, DOI 10.1002/cpe.728
   Jouppi NP, 2020, COMMUN ACM, V63, P67, DOI 10.1145/3360307
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kumar Naveen, 2020, GOOGLE BREAKS AI PER
   Lin Jiahuang, 2020, MULTINODE BERTPRETRA
   Micikevicius P., 2017, ARXIV171003740
   Silver D, 2018, SCIENCE, V362, P1140, DOI 10.1126/science.aar6404
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
NR 11
TC 41
Z9 43
U1 3
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 56
EP 63
DI 10.1109/MM.2021.3058217
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200010
DA 2024-07-18
ER

PT J
AU Ankit, A
   Chakraborty, I
   Agrawal, A
   Ali, M
   Roy, K
AF Ankit, Aayush
   Chakraborty, Indranil
   Agrawal, Amogh
   Ali, Mustafa
   Roy, Kaushik
TI Circuits and Architectures for In-Memory Computing-Based Machine
   Learning Accelerators
SO IEEE MICRO
LA English
DT Article
DE Random access memory; Nonvolatile memory; CMOS technology; Memory
   management; Feature extraction; Acceleration; Machine learning;
   In-memory computing; architectures; circuits
ID SRAM
AB Machine learning applications, especially deep neural networks (DNNs) have seen ubiquitous use in computer vision, speech recognition, and robotics. However, the growing complexity of DNN models have necessitated efficient hardware implementations. The key compute primitives of DNNs are matrix vector multiplications, which lead to significant data movement between memory and processing units in today's von Neumann systems. A promising alternative would be colocating memory and processing elements, which can be further extended to performing computations inside the memory itself. We believe in-memory computing is a propitious candidate for future DNN accelerators, since it mitigates the memory wall bottleneck. In this article, we discuss various in-memory computing primitives in both CMOS and emerging nonvolatile memory (NVM) technologies. Subsequently, we describe how such primitives can be incorporated in standalone machine learning accelerator architectures. Finally, we analyze the challenges associated with designing such in-memory computing accelerators and explore future opportunities.
C1 [Ankit, Aayush] Purdue Univ, Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Chakraborty, Indranil; Agrawal, Amogh] Purdue Univ, Nanoelect Res Lab, W Lafayette, IN 47907 USA.
   [Ali, Mustafa; Roy, Kaushik] Purdue Univ, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University; Purdue University System;
   Purdue University; Purdue University System; Purdue University
RP Ankit, A (corresponding author), Purdue Univ, Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM aankit@purdue.edu; ichakra@purdue.edu; agrawa64@purdue.edu
FU Center for Brain-inspired Computing Enabling Autonomous Intelligence
   (C-BRIC), one of six centers in JUMP, a Semiconductor Research
   Corporation (SRC) program - DARPA; National Science Foundation; Sandia
   National Laboratory; Vannevar Bush Faculty Fellowship
FX This work was supported in part by the Center for Brain-inspired
   Computing Enabling Autonomous Intelligence (C-BRIC), one of six centers
   in JUMP, a Semiconductor Research Corporation (SRC) program sponsored by
   DARPA, the National Science Foundation, Sandia National Laboratory, and
   Vannevar Bush Faculty Fellowship. All authors contributed equally.
CR Agarwal S, 2016, IEEE IJCNN, P929, DOI 10.1109/IJCNN.2016.7727298
   Agrawal A., 2019, ARXIV190700285
   Agrawal A, 2019, IEEE T CIRCUITS-I, V66, P3064, DOI 10.1109/TCSI.2019.2907488
   Agrawal A, 2018, IEEE T CIRCUITS-I, V65, P4219, DOI 10.1109/TCSI.2018.2848999
   Ali ME, 2020, IEEE T CIRCUITS-I, V67, P155, DOI 10.1109/TCSI.2019.2945617
   Ambrogio S, 2018, NATURE, V558, P60, DOI 10.1038/s41586-018-0180-5
   Ankit A, 2020, IEEE T COMPUT AID D, V39, P2361, DOI 10.1109/TCAD.2019.2946820
   Ankit A, 2020, IEEE T COMPUT, V69, P1128, DOI 10.1109/TC.2020.2998456
   Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   Ankit A, 2017, DES AUT CON, DOI 10.1145/3061639.3062311
   Ankit A, 2017, ICCAD-IEEE ACM INT, P533, DOI 10.1109/ICCAD.2017.8203823
   Biswas A, 2019, IEEE J SOLID-ST CIRC, V54, P217, DOI 10.1109/JSSC.2018.2880918
   Cai FX, 2019, NAT ELECTRON, V2, P290, DOI 10.1038/s41928-019-0270-x
   Chakraborty I., 2020, P 57 ANN DES AUT C
   Chakraborty I, 2020, P IEEE, V108, P2276, DOI 10.1109/JPROC.2020.3003007
   Chakraborty I, 2018, IEEE TETCI, V2, P335, DOI 10.1109/TETCI.2018.2829919
   Chin Y.-W., 2014, 2014 IEEE International Electron Devices Meeting, P6
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Fleischer B., 2018, UNLOCKING PROMISE AP
   Fong XY, 2016, IEEE T COMPUT AID D, V35, P1, DOI 10.1109/TCAD.2015.2481793
   Gao F, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P100, DOI 10.1145/3352460.3358260
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hubara I, 2018, J MACH LEARN RES, V18
   Jain S, 2020, ACM T EMBED COMPUT S, V18, DOI 10.1145/3362035
   Jaiswal A, 2019, IEEE T VLSI SYST, V27, P2556, DOI 10.1109/TVLSI.2019.2929245
   Kawahara A, 2013, IEEE J SOLID-ST CIRC, V48, P178, DOI 10.1109/JSSC.2012.2215121
   LeCun Y, 2010, IEEE INT SYMP CIRC S, P253, DOI 10.1109/ISCAS.2010.5537907
   Lee DU, 2014, ISSCC DIG TECH PAP I, V57, P432, DOI 10.1109/ISSCC.2014.6757501
   Li C, 2018, NAT ELECTRON, V1, P52, DOI 10.1038/s41928-017-0002-z
   Liang L, 2018, IEEE ACCESS, V6, P58324, DOI 10.1109/ACCESS.2018.2874823
   Liu BY, 2014, ICCAD-IEEE ACM INT, P63, DOI 10.1109/ICCAD.2014.7001330
   Mochida R, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P175, DOI 10.1109/VLSIT.2018.8510676
   Narayanan P, 2017, IBM J RES DEV, V61, DOI 10.1147/JRD.2017.2716579
   Noguchi H, 2016, ISSCC DIG TECH PAP I, V59, P132, DOI 10.1109/ISSCC.2016.7417942
   Ohyanagi T, 2013, JPN J APPL PHYS, V52, DOI 10.7567/JJAP.52.05FF01
   Sengupta A, 2017, APPL PHYS REV, V4, DOI 10.1063/1.5012763
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Wang JC, 2020, IEEE J SOLID-ST CIRC, V55, P76, DOI 10.1109/JSSC.2019.2939682
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Yang Q, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3298981
   Youngdon Choi, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P46, DOI 10.1109/ISSCC.2012.6176872
NR 44
TC 12
Z9 16
U1 2
U2 31
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2020
VL 40
IS 6
BP 8
EP 21
DI 10.1109/MM.2020.3025863
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5BG
UT WOS:000582591600003
OA hybrid
DA 2024-07-18
ER

PT J
AU Stephenson, A
   Willsey, M
   McBride, J
   Newman, S
   Nguyen, B
   Takahashi, C
   Strauss, K
   Ceze, L
AF Stephenson, Ashley
   Willsey, Max
   McBride, Jeff
   Newman, Sharon
   Nguyen, Bichlien
   Takahashi, Christopher
   Strauss, Karin
   Ceze, Luis
TI PurpleDrop: A Digital Microfluidics-Based Platform for Hybrid
   Molecular-Electronics Applications
SO IEEE MICRO
LA English
DT Article
DE Computer vision; Memory; Electrodes; Hardware; Sequential analysis; Data
   storage systems; Molecular computing
AB Molecular manipulation and analysis are the cornerstone of life sciences. With the recent advances in molecular data storage and computing, it has become an increasingly exciting and viable alternative for the post-CMOS scaling era. Widespread use of molecular manipulation/analysis and data storage/computing requires a scalable and low-cost platform for hybrid molecular-electronics systems. This enables us to build on the best of what molecular and electronics systems can offer. In this article, we present PurpleDrop, a full-stack digital microfluidic platform for hybrid molecular-electronic systems in multiple domains, and focus on DNA data storage as a use case. We describe its design principles and relevant aspects such as closed-loop operation with computer vision and capacitive sensing, on-board magnetic bead extraction, and polymerase chain reaction, among other primitives. Importantly, we emphasize the ability to express and execute protocols and computation that include molecular and computational components.
C1 [Stephenson, Ashley; Willsey, Max; Takahashi, Christopher; Strauss, Karin; Ceze, Luis] Univ Washington, Comp Sci & Engn, Seattle, WA 98195 USA.
   [McBride, Jeff] Univ Washington, Mol Informat Syst Lab, Seattle, WA 98195 USA.
   [Newman, Sharon; Nguyen, Bichlien] Univ Washington, Seattle, WA 98195 USA.
   [Nguyen, Bichlien; Strauss, Karin] Microsoft, Redmond, WA USA.
C3 University of Washington; University of Washington Seattle; University
   of Washington; University of Washington Seattle; University of
   Washington; University of Washington Seattle; Microsoft
RP Stephenson, A (corresponding author), Univ Washington, Comp Sci & Engn, Seattle, WA 98195 USA.
EM ashsteph@cs.washington.edu; mwillsey@cs.washington.edu;
   mcbridejc@gmail.com; newmans@stanford.edu; bnguy@microsoft.com
OI Newman, Sharon/0000-0001-5432-173X; Willsey, Max/0000-0001-8066-4218
FU DARPA under the Molecular Informatics program; National Science
   Foundation EAGER Grant [1841188]; Microsoft; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1841188] Funding Source: National Science Foundation
FX This work was supported in part by a Grant from DARPA under the
   Molecular Informatics program, in part by the National Science
   Foundation EAGER Grant 1841188, and in part by a sponsored research
   agreement and gifts from Microsoft.
CR Alistar Mirela, 2017, Bioengineering-Basel, V4, DOI 10.3390/bioengineering4020045
   Amin AM, 2007, CONF PROC INT SYMP C, P254, DOI 10.1145/1273440.1250694
   Carmean D, 2019, P IEEE, V107, P63, DOI 10.1109/JPROC.2018.2875386
   Choi K, 2012, ANNU REV ANAL CHEM, V5, P413, DOI 10.1146/annurev-anchem-062011-143028
   Fair RB, 2007, MICROFLUID NANOFLUID, V3, P245, DOI 10.1007/s10404-007-0161-8
   Gong J, 2008, J MICROELECTROMECH S, V17, P257, DOI 10.1109/JMEMS.2007.912698
   Newman S, 2019, NAT COMMUN, V10, DOI 10.1038/s41467-019-09517-y
   Urbanski JP, 2006, LAB CHIP, V6, P96, DOI 10.1039/b510127a
   Willsey M, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P183, DOI 10.1145/3297858.3304027
NR 9
TC 6
Z9 8
U1 3
U2 25
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2020
VL 40
IS 5
BP 76
EP 85
DI 10.1109/MM.2020.3005615
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NM0IW
UT WOS:000567789900011
OA hybrid
DA 2024-07-18
ER

PT J
AU Zhou, YQ
   Roy, S
   Abdolrashidi, A
   Wong, DLK
   Ma, P
   Xu, QM
   Mirhoseini, A
   Laudon, J
AF Zhou, Yanqi
   Roy, Sudip
   Abdolrashidi, Amirali
   Wong, Daniel Lin-Kit
   Ma, Peter
   Xu, Qiumin
   Mirhoseini, Azalia
   Laudon, James
TI A Single-Shot Generalized Device Placement for Large Dataflow Graphs
SO IEEE MICRO
LA English
DT Article
DE Neural networks; Training data; Computational modeling; Computer
   architecture; Parallel processing; Optimization; Performance evaluation;
   Big Data; Data models; Computer Society; IEEE; IEEEtran; journal; LaTeX;
   paper; template
AB With increasingly complex neural network architectures and heterogeneous device characteristics, finding a reasonable graph partitioning and device placement strategy is challenging. There have been prior attempts at learned approaches for solving device placement, these approaches are computationally expensive, unable to handle large graphs consisting over 50000 nodes, and do not generalize well to unseen graphs. To address all these limitations, we propose an efficient single-shot, generalized deep RL method (SGDP) based on a scalable sequential attention mechanism over a graph neural network that is transferable to new graphs. On a diverse set of representative deep learning models, our method on average achieves 20% improvement over human placement and 18% improvement over the prior art with 15x faster convergence. We are the first to demonstrate super human performance on 8-layer recurrent neural network language model and 8-layer GNMT consisting of over 50000 nodes, on 8-GPUs. We provide rationales and sensitivity study on model architecture selections.
C1 [Zhou, Yanqi; Roy, Sudip; Abdolrashidi, Amirali; Wong, Daniel Lin-Kit; Ma, Peter; Xu, Qiumin; Mirhoseini, Azalia; Laudon, James] Google, Mountain View, CA 94043 USA.
C3 Google Incorporated
RP Zhou, YQ (corresponding author), Google, Mountain View, CA 94043 USA.
EM yanqiz@google.com; sudipr@google.com; abdolrashidi@gmail.com;
   wonglkd@gmail.com; pcma@google.com; qiuminxu@google.com
RI Schneider, Thomas/H-8494-2012
CR Addanki R, 2019, ADV NEUR IN, V32
   [Anonymous], 2018, INT C LEARN REPR
   Cheung B., 2019, P NEURIPS
   Dai Z., 2019, IMPROVING DEEP GENER
   Dai ZH, 2019, 57TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2019), P2978
   Hamilton W. L., 2017, P C NEUR INF PROC SY
   Huang Y., 2019, P NEURIPS
   Joel H., 2017, ARXIV171200409
   Mirhoseini A., 2017, P INT C MACH LEARN
   Mirhoseini Azalia, 2018, ICLR
   Narayanan D, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P1, DOI 10.1145/3341301.3359646
   Noam S., 2017, P INT C LEARN REPR
   Paliwal A., 2020, P INT C LEARN REPR
   Paliwal A., 2019, KNOWL DISCOVERY DATA
   Schulman J., 2017, PREPRINT
   Shazeer Noam, 2018, P NEURIPS
   Sutskever I., 2018, P C NEUR INF PROC SY
   Vaswani A, 2017, ADV NEUR IN, V30
   Xu K, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8350934
   Yang B, 2018, 2018 INTERNATIONAL CONFERENCE ON SENSING, DIAGNOSTICS, PROGNOSTICS, AND CONTROL (SDPC), P35, DOI [10.1109/SDPC.2018.00016, 10.1109/SDPC.2018.8664814]
NR 20
TC 2
Z9 3
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2020
VL 40
IS 5
BP 26
EP 35
DI 10.1109/MM.2020.3015188
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NM0IW
UT WOS:000567789900005
DA 2024-07-18
ER

PT J
AU Skarlatos, D
   Sprabery, R
   Yan, MJ
   Torrellas, J
   Fletcher, CW
   Gopireddy, B
AF Skarlatos, Dimitrios
   Sprabery, Read
   Yan, Mengjia
   Torrellas, Josep
   Fletcher, Christopher W.
   Gopireddy, Bhargava
TI MicroScope: Enabling Microarchitectural Replay Attacks
SO IEEE MICRO
LA English
DT Article
DE Monitoring; Microscopy; Microarchitecture; Hardware; Noise measurement;
   Pipelines; Virtual machine monitors
AB A microarchitectural replay attack is a novel class of attack where an adversary can denoise nearly arbitrary microarchitectural side channels in a single run of the victim. The idea is to cause the victim to repeatedly replay by inducing pipeline flushes. In this article, we design, implement, and demonstrate our ideas in a framework, called MicroScope, that causes repeated pipeline flushes by inducing page faults. Our main result shows that MicroScope can denoise the port contention channel of execution units. Specifically, we show how MicroScope can reliably detect the presence or absence of as few as two divide instructions in a single logical run of the victim program. We also discuss the broader implications of microarchitectural replay attacks.
C1 [Skarlatos, Dimitrios; Torrellas, Josep] Univ Illinois, Champaign, IL 61820 USA.
   [Sprabery, Read] Google, Mountain View, CA 94043 USA.
   [Yan, Mengjia] MIT, Elect Engn & Comp Sci Dept, Cambridge, MA 02139 USA.
   [Fletcher, Christopher W.] Univ Illinois, Comp Sci, Champaign, IL USA.
   [Gopireddy, Bhargava] Nvidia, Santa Clara, CA USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Google Incorporated; Massachusetts Institute of Technology (MIT);
   University of Illinois System; University of Illinois Urbana-Champaign;
   Nvidia Corporation
RP Skarlatos, D (corresponding author), Univ Illinois, Champaign, IL 61820 USA.
EM skarlat2@illinois.edu; spraber2@illinois.edu; mengjia@csail.mit.edu;
   torrellas@cs.uiuc.edu; cwtletch@illinois.edu; bgopireddy@nvidia.com
OI Yan, Mengjia/0000-0002-6206-9674
CR Aldaya AC, 2019, P IEEE S SECUR PRIV, P870, DOI 10.1109/SP.2019.00066
   Canella C, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P249
   Evtyushkin D, 2018, ACM SIGPLAN NOTICES, V53, P693, DOI [10.1145/3173162.3173204, 10.1145/3296957.3173204]
   Intel, 2013, INT SOFTW GUARD EXT
   Kiriansky V, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P974, DOI [10.1109/MICRO.2018.00083, 10.1109/MICR0.2018.00083]
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Nazari A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P333, DOI 10.1145/3079856.3080223
   OpenSSL, 2019, OP SOURC CRYPT SSL T
   Subramanyan P, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P2435, DOI 10.1145/3133956.3134098
   Yan MJ, 2019, P IEEE S SECUR PRIV, P888, DOI 10.1109/SP.2019.00004
   Yarom Y., 2014, P USENIX SEC S
   Yarom Yuval, 2016, INT C CRYPT HARDW EM
NR 12
TC 5
Z9 6
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 91
EP 98
DI 10.1109/MM.2020.2986204
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100012
OA hybrid
DA 2024-07-18
ER

PT J
AU Burgess, J
AF Burgess, John
TI RTX on-The NVIDIA Turing GPU
SO IEEE MICRO
LA English
DT Article
AB NVIDIA's latest processor family, the Turing GPU, was designed to realize a vision for next-generation graphics combining rasterization, ray tracing, and deep learning. It includes fundamental advancements in several key areas: streaming multiprocessor efficiency, a Tensor Core for accelerated AI inferencing, and an RTCore for accelerated ray tracing. With these innovations, Turing unlocks both real-time ray-tracing performance and deep-learning inference in consumer, professional, and datacenter solutions.
C1 [Burgess, John] NVIDIA, GPU Architecture, Santa Clara, CA 95051 USA.
C3 Nvidia Corporation
RP Burgess, J (corresponding author), NVIDIA, GPU Architecture, Santa Clara, CA 95051 USA.
EM jburgess@NVIDIA.com
CR [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Chaitanya CRA, 2017, ACM T GRAPHIC, V36, DOI 10.1145/3072959.3073601
   Choquette J, 2018, IEEE MICRO, V38, P42, DOI 10.1109/MM.2018.022071134
   NVIDIA developer, 2017, Technical Report
   Park T, 2019, PROC CVPR IEEE, P2332, DOI 10.1109/CVPR.2019.00244
NR 6
TC 46
Z9 53
U1 3
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2020
VL 40
IS 2
SI SI
BP 36
EP 44
DI 10.1109/MM.2020.2971677
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KX9IU
UT WOS:000522189700006
DA 2024-07-18
ER

PT J
AU Cai, H
   Lin, J
   Lin, YJ
   Liu, ZJ
   Wang, K
   Wang, TZ
   Zhu, LG
   Han, S
AF Cai, Han
   Lin, Ji
   Lin, Yujun
   Liu, Zhijian
   Wang, Kuan
   Wang, Tianzhe
   Zhu, Ligeng
   Han, Song
TI AutoML for Architecting Efficient and Specialized Neural Networks
SO IEEE MICRO
LA English
DT Article
AB Efficient deep learning inference requires algorithm and hardware codesign to enable specialization: we usually need to change the algorithm to reduce memory footprint and improve energy efficiency. However, the extra degree of freedom from the neural architecture design makes the design space much larger: it is not only about designing the hardware architecture but also codesigning the neural architecture to fit the hardware architecture. It is difficult for human engineers to exhaust the design space by heuristics. We propose design automation techniques for architecting efficient neural networks given a target hardware platform. We investigate automatically designing specialized and fast models, auto channel pruning, and auto mixed-precision quantization. We demonstrate that such learning-based, automated design achieves superior performance and efficiency than the rule-based human design. Moreover, we shorten the design cycle by 200x than previous work, so that we can afford to design specialized neural network models for different hardware platforms.
C1 [Cai, Han; Lin, Ji; Lin, Yujun; Liu, Zhijian; Han, Song] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
   [Wang, Kuan; Wang, Tianzhe; Zhu, Ligeng] MIT, HAN Lab, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT); Massachusetts Institute of
   Technology (MIT)
RP Cai, H (corresponding author), MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
EM hancai@mit.edu; jilin@mit.edu; yujunlin@mit.edu; zhijian@mit.edu;
   kuanwang@mit.edu; usedtobe@mit.edu; ligeng@mit.edu; songhan@mit.edu
RI Liu, Zhijian/AFZ-6160-2022; Liu, Zhijian/ABF-4061-2020; Han,
   Song/AAR-9464-2020; Lin, Yujun/AAR-9588-2020
OI Liu, Zhijian/0000-0003-3632-9986; Han, Song/0000-0002-4186-7618; Lin,
   Yujun/0000-0001-6314-1722
CR [Anonymous], 2017, Mobilenets: Efficient Convolutional Neural Networks for Mobile Vision Applications
   Cai Han, 2019, INT C REPR
   Choi Jungwook, 2018, P INT C LEARN REPR I
   Han SY, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511104
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zoph B., 2017, P INT C LEARN REPR
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 11
TC 14
Z9 15
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 75
EP 82
DI 10.1109/MM.2019.2953153
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000011
DA 2024-07-18
ER

PT J
AU Yin, SH
   Kim, Y
   Han, X
   Barnaby, H
   Yu, SM
   Luo, YD
   He, WX
   Sun, XY
   Kim, JJ
   Seo, JS
AF Yin, Shihui
   Kim, Yulhwa
   Han, Xu
   Barnaby, Hugh
   Yu, Shimeng
   Luo, Yandong
   He, Wangxin
   Sun, Xiaoyu
   Kim, Jae-Joon
   Seo, Jae-sun
TI Monolithically Integrated RRAM- and CMOS-Based In-Memory Computing
   Optimizations for Efficient Deep Learning
SO IEEE MICRO
LA English
DT Article
AB Resistive RAM (RRAM) has been presented as a promising memory technology toward deep neural network (DNN) hardware design, with nonvolatility, high density, high ON/OFF ratio, and compatibility with logic process. However, prior RRAM works for DNNs have shown limitations on parallelism for in-memory computing, array efficiency with large peripheral circuits, multilevel analog operation, and demonstration of monolithic integration. In this article, we propose circuit-/device-level optimizations to improve the energy and density of RRAM-based in-memory computing architectures. We report experimental results based on prototype chip design of 128 x 64 RRAM arrays and CMOS peripheral circuits, where RRAM devices are monolithically integrated in a commercial 90-nm CMOS technology. We demonstrate the CMOS peripheral circuit optimization using input-splitting scheme and investigate the implication of higher low resistance state on energy efficiency and robustness. Employing the proposed techniques, we demonstrate RRAM-based in-memory computing with up to 116.0 TOPS/W energy efficiency and 84.2% CIFAR-10 accuracy. Furthermore, we investigate four-level programming with single RRAM device, and report the system-level performance and DNN accuracy results using circuit-level benchmark simulator NeuroSim.
C1 [Yin, Shihui; Han, Xu; Barnaby, Hugh; He, Wangxin; Seo, Jae-sun] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Kim, Yulhwa; Kim, Jae-Joon] Pohang Univ Sci & Technol, Dept Creat IT Engn, Pohang, South Korea.
   [Yu, Shimeng; Luo, Yandong; Sun, Xiaoyu] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 Arizona State University; Arizona State University-Tempe; Pohang
   University of Science & Technology (POSTECH); University System of
   Georgia; Georgia Institute of Technology
RP Yin, SH (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM Shihui.Yin@asu.edu; yulhwa.kim@postech.ac.kr; xhan37@asu.edu;
   hbarnaby@asu.edu; shimeng.yu@ece.gatech.edu; yandongluo@gatech.edu;
   wangxinh@asu.edu; xiaoyusun@gatech.edu; jaejoon@postech.ac.kr;
   jaesun.seo@asu.edu
RI KIM, JIN-SUNG/W-1974-2019; Yu, Shimeng/D-5704-2012; Kim,
   Jaejoon/KHD-0962-2024; Sun, Xiaoyu/AAD-1542-2020; He,
   Wangxin/IYS-9168-2023; Kim, Jin/AAS-5810-2021; Kim,
   Yulhwa/ITT-0109-2023; Luo, Yandong/AEM-0419-2022
OI Kim, Jin/0000-0002-7667-9588; Yu, Shimeng/0000-0002-0068-3652; Kim,
   Yulhwa/0000-0003-3735-821X
FU NSF-SRC-E2CDA [2018-NC-2762B]; National Science Foundation (NSF)
   [1652866, 1715443, 1740225]; JUMP C-BRIC program (SRC program - DARPA);
   ASCENT program (SRC program - DARPA); Nano-Material Technology
   Development Program through the National Research Foundation of Korea -
   Ministry of Science, ICT [NRF-2016M3A7B4910249]; Direct For Computer &
   Info Scie & Enginr; Division of Computing and Communication Foundations
   [1740225, 1652866] Funding Source: National Science Foundation; Division
   of Computing and Communication Foundations; Direct For Computer & Info
   Scie & Enginr [1715443] Funding Source: National Science Foundation
FX The authors would like to thank Winbond Electronics for chip fabrication
   support. This work was supported in part by NSF-SRC-E2CDA under Contract
   2018-NC-2762B; by the National Science Foundation (NSF) under Grant
   1652866, Grant 1715443, and Grant 1740225; in part by JUMP C-BRIC and
   ASCENT programs (SRC programs sponsored by DARPA); and in part by the
   Nano-Material Technology Development Program through the National
   Research Foundation of Korea funded by the Ministry of Science, ICT
   (NRF-2016M3A7B4910249).
CR [Anonymous], 2019, ARXIV190907514
   Chen PY, 2018, IEEE T COMPUT AID D, V37, P3067, DOI 10.1109/TCAD.2018.2789723
   Ho CH, 2017, INT EL DEVICES MEET
   Hubara I, 2016, ADV NEUR IN, V29
   Jiang ZW, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P173, DOI 10.1109/VLSIT.2018.8510687
   Kim Y., 2018, Proceedings of the International Symposium on Low Power Electronics and Design, P41
   Li SC, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P288, DOI 10.1145/3123939.3123977
   Mochida R, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P175, DOI 10.1109/VLSIT.2018.8510676
   Rusk N, 2016, NAT METHODS, V13, P35, DOI 10.1038/nmeth.3707
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Shulaker MM, 2017, NATURE, V547, P74, DOI 10.1038/nature22994
   Si X, 2019, ISSCC DIG TECH PAP I, V62, P396, DOI 10.1109/ISSCC.2019.8662392
   Sun XY, 2018, DES AUT TEST EUROPE, P1423, DOI 10.23919/DATE.2018.8342235
   Valavi H, 2019, IEEE J SOLID-ST CIRC, V54, P1789, DOI 10.1109/JSSC.2019.2899730
   Wu SH, 2018, 2018 52ND ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS (CISS), DOI 10.1109/CISS.2018.8362280
   Xu XW, 2018, NAT ELECTRON, V1, P216, DOI 10.1038/s41928-018-0059-3
   Xue CX, 2019, ISSCC DIG TECH PAP I, V62, P388, DOI 10.1109/ISSCC.2019.8662395
NR 17
TC 60
Z9 64
U1 0
U2 23
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2019
VL 39
IS 6
BP 54
EP 63
DI 10.1109/MM.2019.2943047
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JO8FU
UT WOS:000497811100008
DA 2024-07-18
ER

PT J
AU Kornaros, G
   Tomoutzoglou, O
   Coppola, M
AF Kornaros, George
   Tomoutzoglou, Othon
   Coppola, Marcello
TI Hardware-Assisted Security in Electronic Control Units Secure Automotive
   Communications by Utilizing One-Time-Programmable Network on Chip and
   Firewalls
SO IEEE MICRO
LA English
DT Article
AB With emerging smart automotive technologies, vehicle-to-vehicle communications, and software-dominated enhancements for enjoyable driving and advanced driver assistance systems, the complexity of providing guarantees in terms of security, trust, and privacy in a modern cyber-enabled automotive system is significantly elevated. New threat models emerge that require efficient system-level countermeasures. This article introduces synergies between on- and off-chip networking techniques to ensure secure execution environments for electronic control units. The proposed mechanisms consist of hardware firewalling and on-chip network physical isolation, whose mechanisms are combined with system-wide cryptographic techniques in automotive controller area network (CAN)-bus communications to provide authentication and confidentiality.
C1 [Kornaros, George] Technol Educ Inst Crete, Intelligent Syst & Comp Architecture Grp, Iraklion, Greece.
   [Tomoutzoglou, Othon] Technol Educ Inst Crete, Iraklion, Greece.
   [Coppola, Marcello] STMicroelectronics, Geneva, Switzerland.
C3 Hellenic Mediterranean University; Hellenic Mediterranean University;
   STMicroelectronics
RP Kornaros, G (corresponding author), Technol Educ Inst Crete, Intelligent Syst & Comp Architecture Grp, Iraklion, Greece.
EM kornaros@ie.teicrete.gr; ottosta@cs.teicrete.gr; marcello.coppola@st.com
RI Kornaros, George/ABI-7247-2020; Tomoutzoglou, Othon/R-6776-2018
OI Kornaros, George/0000-0002-2371-0633; coppola,
   marcello/0000-0003-0414-9411; Tomoutzoglou, Othon/0000-0003-4708-2923
FU European Union (EU) Horizon 2020 project Trusted Apps for Open CPSs
   (TAPPS) under RIA [645119]; H2020 - Industrial Leadership [645119]
   Funding Source: H2020 - Industrial Leadership
FX We would like to thank the editor and reviewer for their insightful
   comments. The research leading to these results has received funding
   from the European Union (EU) Horizon 2020 project Trusted Apps for Open
   CPSs (TAPPS) under RIA grant No 645119.
CR Ancajas D. M., 2014, DAC, P1
   Brasser F., 2015, 52 ANN DES AUT C DAC
   Fiorin L, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, P3313
   Gebotys CH, 2003, IEEE COMP SOC ANN, P113, DOI 10.1109/ISVLSI.2003.1183361
   Grammatikakis MD, 2015, IEEE T COMPUT AID D, V34, P1344, DOI 10.1109/TCAD.2015.2448684
   Humayed A., 2017, 1 INT WORKSH SAF CON
   Kornaros G., 2017, 3 IEEE INT C CYB CYB, P1
   Lukasiewycz M., 2016, T DESIGN AUTOMATION, V22
   Mundhenk P., 2017, T DESIGN AUTOMATION, V22
   Sepulveda Johanna, 2015, 2015 10th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), P1, DOI 10.1109/ReCoSoC.2015.7238098
   Shreejith Shanker., 2015, Design Automation Conference (DAC), 2015 52nd ACM/EDAC/IEEE, P1
   Szekeres L, 2013, P IEEE S SECUR PRIV, P48, DOI 10.1109/SP.2013.13
   Wassel Hassan M. G., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, V41, P583, DOI 10.1145/2508148.2485972
NR 13
TC 11
Z9 11
U1 1
U2 22
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2018
VL 38
IS 5
BP 63
EP 74
DI 10.1109/MM.2018.053631143
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GV7UB
UT WOS:000446337400010
DA 2024-07-18
ER

PT J
AU Yang, KY
   Blaauw, D
   Sylvester, D
AF Yang, Kaiyuan
   Blaauw, David
   Sylvester, Dennis
TI Hardware Designs for Security in Ultra-Low-Power IoT Systems: An
   Overview and Survey
SO IEEE MICRO
LA English
DT Article
ID RANDOM NUMBER GENERATOR
AB This article presents a survey of state-of-the-art hardware designs optimizing the tradeoffs between security, power, and costs in ultra-low-power systems like the Internet of Things. The authors analyze the connections between hardware specs and system demands to bridge the gap between research conducted in different communities. They also identify open problems in designing future ultra-low-power and secure hardware.
C1 [Yang, Kaiyuan] Rice Univ, Dept Elect & Comp Engn, Houston, TX 77251 USA.
   [Blaauw, David; Sylvester, Dennis] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 Rice University; University of Michigan System; University of Michigan
RP Yang, KY (corresponding author), Rice Univ, Dept Elect & Comp Engn, Houston, TX 77251 USA.
EM kyang@rice.edu; blaauw@umich.edu; dmcs@umich.edu
RI Yang, Kaiyuan/A-7920-2018; Yang, Kaiyuan/V-7675-2019
OI Yang, Kaiyuan/0000-0001-7220-9389; Yang, Kaiyuan/0000-0001-7220-9389
CR ALVAREZ A, 2015, PROC IEEE INTL SOL, V58, P256
   [Anonymous], 2012, ANAL INTELS IVY BRID
   [Anonymous], 2014, P IEEE CUST INT CIRC
   Becker GT, 2015, LECT NOTES COMPUT SC, V9293, P535, DOI 10.1007/978-3-662-48324-4_27
   Becker GT, 2015, IEEE T COMPUT AID D, V34, P1295, DOI 10.1109/TCAD.2015.2427259
   Bucci M, 2003, IEEE T COMPUT, V52, P403, DOI 10.1109/TC.2003.1190581
   Chen YJ, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P55, DOI 10.1145/3079856.3080227
   Chou SY, 2017, ISSCC DIG TECH PAP I, P200, DOI 10.1109/ISSCC.2017.7870330
   Delvaux J, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2818186
   Delvaux J, 2015, IEEE T COMPUT AID D, V34, P889, DOI 10.1109/TCAD.2014.2370531
   Gandolfi K., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P251
   Ganji F, 2015, LECT NOTES COMPUT SC, V9229, P22, DOI 10.1007/978-3-319-22846-4_2
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   Gilbert Goodwill B.J., 2011, P NON ATT TEST WORKS
   Hämäläinen P, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P577
   Helfmeier C, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2013.6581556
   Herder C, 2014, P IEEE, V102, P1126, DOI 10.1109/JPROC.2014.2320516
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Jeloka S, 2017, SYMP VLSI CIRCUITS, pC270, DOI 10.23919/VLSIC.2017.8008504
   Karpinskyy B, 2016, ISSCC DIG TECH PAP I, V59, P158, DOI 10.1109/ISSCC.2016.7417955
   Khatir Mehrdad, 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P259, DOI 10.1145/1393921.1393990
   Kim E, 2017, ISSCC DIG TECH PAP I, P144, DOI 10.1109/ISSCC.2017.7870302
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   Lofstrom K., 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056), P372, DOI 10.1109/ISSCC.2000.839821
   Maes R, 2012, LECT NOTES COMPUT SC, V7428, P302, DOI 10.1007/978-3-642-33027-8_18
   Majzoobi M., 2012, 2012 IEEE CS Security and Privacy Workshops (SPW 2012), P33, DOI 10.1109/SPW.2012.30
   Markettos AT, 2009, LECT NOTES COMPUT SC, V5747, P317
   Mathew S, 2015, IEEE J SOLID-ST CIRC, V50, P1048, DOI 10.1109/JSSC.2014.2384039
   Mathew SK, 2016, IEEE J SOLID-ST CIRC, V51, P1695, DOI 10.1109/JSSC.2016.2558490
   Mathew SK, 2014, ISSCC DIG TECH PAP I, V57, P278, DOI 10.1109/ISSCC.2014.6757433
   Mathew SK, 2012, IEEE J SOLID-ST CIRC, V47, P2807, DOI 10.1109/JSSC.2012.2217631
   Mathew SK, 2011, IEEE J SOLID-ST CIRC, V46, P767, DOI 10.1109/JSSC.2011.2108131
   Miura N., 2014, P S VLSI CIRC
   Pappu R, 2002, SCIENCE, V297, P2026, DOI 10.1126/science.1074376
   Petrie CS, 2000, IEEE T CIRCUITS-I, V47, P615, DOI 10.1109/81.847868
   Rudra A., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P171
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Shengshuo Lu, 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits), pC246, DOI 10.1109/VLSIC.2015.7231274
   Su Y, 2008, IEEE J SOLID-ST CIRC, V43, P69, DOI 10.1109/JSSC.2007.910961
   Tiri K., 2002, ESSCIRC 2002. Proceedings of the 28th European Solid-State Circuit Conference, P403
   Tokunaga Carlos, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P64, DOI 10.1109/ISSCC.2009.4977309
   Tokunaga C, 2008, IEEE J SOLID-ST CIRC, V43, P78, DOI 10.1109/JSSC.2007.910965
   Turan M.S., 2016, 80090B NAT I STAND T
   Xi XD, 2017, SYMP VLSI CIRCUITS, pC268, DOI 10.23919/VLSIC.2017.8008503
   Yang K, 2017, ISSCC DIG TECH PAP I, P146, DOI 10.1109/ISSCC.2017.7870303
   Yang KY, 2016, IEEE J SOLID-ST CIRC, V51, P1022, DOI 10.1109/JSSC.2016.2519383
   Yang KY, 2015, ISSCC DIG TECH PAP I, V58, P254, DOI 10.1109/ISSCC.2015.7063022
   Yang KY, 2014, ISSCC DIG TECH PAP I, V57, P280, DOI 10.1109/ISSCC.2014.6757434
   Yu MD, 2016, IEEE T MULTI-SCALE C, V2, P146, DOI 10.1109/TMSCS.2016.2553027
   Yu MD, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P124, DOI 10.1109/HST.2014.6855582
   Zhang Y., 2016, P IEEE S VLSI CIRC
   Zhang YQ, 2017, SYMP VLSI CIRCUITS, pC264, DOI 10.23919/VLSIC.2017.8008501
NR 53
TC 50
Z9 54
U1 0
U2 15
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2017
VL 37
IS 6
BP 72
EP 89
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT0YB
UT WOS:000422855000010
DA 2024-07-18
ER

PT J
AU Morari, A
   Castellana, VG
   Villa, O
   Tumeo, A
   Weaver, J
   Haglin, D
   Choudhury, S
   Feo, J
AF Morari, Alessandro
   Castellana, Vito Giovanni
   Villa, Oreste
   Tumeo, Antonino
   Weaver, Jesse
   Haglin, David
   Choudhury, Sutanay
   Feo, John
TI SCALING SEMANTIC GRAPH DATABASES IN SIZE AND PERFORMANCE
SO IEEE MICRO
LA English
DT Article
AB GEMS IS A FULL SOFTWARE SYSTEM THAT IMPLEMENTS A LARGE-SCALE, SEMANTIC GRAPH DATABASE ON COMMODITY CLUSTERS. ITS FRAMEWORK COMPRISES A SPARQL-TO-C++ COMPILER, A LIBRARY OF DISTRIBUTED DATA STRUCTURES, AND A CUSTOM MULTITHREADED RUNTIME LIBRARY. THE AUTHORS EVALUATED THEIR SOFTWARE STACK ON THE BERLIN SPARQL BENCHMARK WITH DATASETS OF UP TO 10 BILLION GRAPH EDGES, DEMONSTRATING SCALING IN DATASET SIZE AND PERFORMANCE AS THEY ADDED CLUSTER NODES.
C1 [Morari, Alessandro; Weaver, Jesse; Haglin, David] Pacific NW Natl Lab, Data Intens Sci Comp Grp, Richland, WA 99352 USA.
   [Castellana, Vito Giovanni; Tumeo, Antonino] Pacific NW Natl Lab, High Performance Comp Grp, Richland, WA 99352 USA.
   [Villa, Oreste] Nvidia Res, Architecture Grp, Santa Clara, CA USA.
   [Choudhury, Sutanay] Pacific NW Natl Lab, Computat Sci & Math Div, Sci Data Management Grp, Richland, WA 99352 USA.
   [Feo, John] High Performance Data Analyt Project, Stanford, CA USA.
   [Feo, John] Pacific NW Natl Lab, Richland, WA 99352 USA.
C3 United States Department of Energy (DOE); Pacific Northwest National
   Laboratory; United States Department of Energy (DOE); Pacific Northwest
   National Laboratory; United States Department of Energy (DOE); Pacific
   Northwest National Laboratory; United States Department of Energy (DOE);
   Pacific Northwest National Laboratory
RP Tumeo, A (corresponding author), Pacific NW Natl Lab, 902 Battelle Blvd MSIN J4-30, Richland, WA 99352 USA.
EM antonino.tumeo@pnnl.gov
RI Tumeo, Antonino/L-3106-2016; Morari, Alessandro/J-8298-2014; Tumeo,
   Antonino/X-1614-2019
OI Tumeo, Antonino/0000-0001-9452-120X; Castellana, Vito
   Giovanni/0000-0003-3516-7903
FU Center for Adaptive Super Computing Software (CASS) at US Department of
   Energy's Pacific Northwest National Laboratory (PNNL); Battelle Memorial
   Institute [DE-ACO6-76RL01830]
FX This work was supported by the Center for Adaptive Super Computing
   Software (CASS) at the US Department of Energy's Pacific Northwest
   National Laboratory (PNNL). The Pacific Northwest National Laboratory is
   operated by Battelle Memorial Institute under Contract
   DE-ACO6-76RL01830. A portion of the research was performed using PNNL
   Institutional Computing.
CR Bizer C, 2009, INT J SEMANT WEB INF, V5, P1, DOI 10.4018/jswis.2009081901
   Harth A, 2007, LECT NOTES COMPUT SC, V4825, P211
   Malewicz Grzegorz, 2010, P ACM SIGMOD INT C M, P135, DOI [DOI 10.1145/1807167.1807184, 10.1145/1807167.1807184]
   ROHLOFF K., 2010, PROGRAMMING SUPPORT
   ULLMANN JR, 1976, J ACM, V23, P31, DOI 10.1145/321921.321925
   Weavers J, 2012, P JOINT WORKSH SCAL, P91
NR 6
TC 9
Z9 11
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2014
VL 34
IS 4
BP 16
EP 26
DI 10.1109/MM.2014.39
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO7XH
UT WOS:000341565500004
DA 2024-07-18
ER

PT J
AU Krishna, T
   Chen, CHO
   Kwon, WC
   Peh, LS
AF Krishna, Tushar
   Chen, Chia-Hsin Owen
   Kwon, Woo-Cheol
   Peh, Li-Shiuan
TI SMART: SINGLE-CYCLE MULTIHOP TRAVERSALS OVER A SHARED NETWORK ON CHIP
SO IEEE MICRO
LA English
DT Article
ID ROUTER; NOC
AB SMART (SINGLE-CYCLE MULTIHOP ASYNCHRONOUS REPEATED TRAVERSAL) AIMS TO DYNAMICALLY SET UP SINGLE-CYCLE PATHS (WITH TURNS) FROM THE SOURCE TO THE DESTINATION FOR MESSAGE FLOWS SHARING A NETWORK ON CHIP. A FLOW-CONTROL TECHNIQUE ARBITRATES FOR AND RESERVES MULTIPLE LINKS WITHIN A CYCLE. A ROUTER AND LINK MICROARCHITECTURE ENABLES A MULTIHOP (9 TO 11 HOPS AT 1 GHZ IN 45 NM) TRAVERSAL WITHIN A CYCLE.
C1 [Krishna, Tushar] MIT, Cambridge, MA 02139 USA.
   [Chen, Chia-Hsin Owen; Kwon, Woo-Cheol; Peh, Li-Shiuan] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT); Massachusetts Institute of
   Technology (MIT)
RP Krishna, T (corresponding author), 77 Reed Rd,HD2-330, Hudson, MA 01749 USA.
EM tushar.krishna@intel.com
RI Chen, MingShing/KIL-7728-2024
FU DARPA UHPC; SMART LEES; MARCO C-FAR
FX We thank Sunghyun Park from the Massachusetts Institute of Technology
   and Michael Pellauer from Intel for useful insights on the interconnect
   and pipeline. We acknowledge the support of DARPA UHPC, SMART LEES, and
   MARCO C-FAR.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 2003, Principles and practices of interconnection networks
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bjerregaard T, 2005, DES AUT TEST EUROPE, P1226, DOI 10.1109/DATE.2005.36
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Jain Tushar N. K., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P51, DOI 10.1109/NOCS.2010.15
   Kao YH, 2011, IEEE T COMPUT AID D, V30, P1897, DOI 10.1109/TCAD.2011.2164538
   Kim B, 2007, IEEE IC CAD, P552, DOI 10.1109/ICCAD.2007.4397323
   Kim J, 2005, CONF PROC INT SYMP C, P420, DOI 10.1109/ISCA.2005.35
   Kim J, 2007, INT SYMP MICROARCH, P172, DOI 10.1109/MICRO.2007.29
   Kumar A, 2007, PR IEEE COMP DESIGN, P63, DOI 10.1109/ICCD.2007.4601881
   Kumar A, 2008, INT SYMP MICROARCH, P342, DOI 10.1109/MICRO.2008.4771803
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Matsutani H, 2009, INT S HIGH PERF COMP, P367, DOI 10.1109/HPCA.2009.4798274
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Park S, 2012, DES AUT CON, P398
   Rabaey J.M., 2002, Digital Integrated CircuitA Design Perspective, V2nd ed.
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 20
TC 33
Z9 44
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 43
EP 56
DI 10.1109/MM.2014.48
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100006
DA 2024-07-18
ER

PT J
AU Wang, H
   Kim, NS
AF Wang, Hao
   Kim, Nam Sung
TI IMPROVING THROUGHPUT OF POWER-CONSTRAINED MANY-CORE PROCESSORS BASED ON
   UNRELIABLE DEVICES
SO IEEE MICRO
LA English
DT Article
AB Using slightly less device-level redundancy than is necessary to make all processor cores defect free actually makes cores smaller, faster, and more power efficient. Under the same power and yield constraints, a carbon nanotube processor with less device-level redundancy can provide 1.75x higher throughput, while also being nearly 2x smaller than a similar processor that has more device-level redundancy and makes all cores defect free.
C1 [Wang, Hao; Kim, Nam Sung] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP Kim, NS (corresponding author), Univ Wisconsin, 1415 Engn Dr, Madison, WI 53706 USA.
EM nskim@engr.wisc.edu
FU Advanced Micro Devices; National Science Foundation [CCF-095360,
   CCF-1016262]; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [1016262] Funding Source:
   National Science Foundation
FX This work was supported in part by generous grants from Advanced Micro
   Devices and the National Science Foundation (CCF-095360 and
   CCF-1016262). Nam Sung Kim has a financial interest in AMD.
CR Borkar S., 2009, MAJOR CHALLENGES ACH
   Chaudhry S, 2009, IEEE MICRO, V29, P6, DOI 10.1109/MM.2009.34
   Deng J, 2008, ACM J EMERG TECH COM, V4, DOI 10.1145/1350763.1350767
   Guo J, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P703
   Javey A., 2003, P IEEE INT EL DEV M, P3121
   Lin A, 2010, IEEE T ELECTRON DEV, V57, P2284, DOI 10.1109/TED.2010.2053207
   Nougaret L, 2009, APPL PHYS LETT, V94, DOI 10.1063/1.3155212
   Patil N, 2007, DES AUT CON, P958, DOI 10.1109/DAC.2007.375303
   Patil N, 2009, DES AUT CON, P304
   Patil N, 2009, IEEE T NANOTECHNOL, V8, P37, DOI 10.1109/TNANO.2008.2006903
   SRC/NSF/A*STAR, 2009, SRC NSF A STAR FOR 2
   Zhang J, 2010, DES AUT TEST EUROPE, P1159
NR 12
TC 8
Z9 8
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2013
VL 33
IS 4
BP 16
EP 24
DI 10.1109/MM.2013.69
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199RZ
UT WOS:000323014300004
DA 2024-07-18
ER

PT J
AU Wong, D
   Annavaram, M
AF Wong, Daniel
   Annavaram, Murali
TI SCALING THE ENERGY PROPORTIONALITY WALL WITH KNIGHTSHIFT
SO IEEE MICRO
LA English
DT Article
AB Measuring energy proportionality accurately and understanding why disproportionality occurs are critical first steps in designing energy-efficient servers. The authors introduce metrics to better understand energy disproportionality. From these insights, they propose KnightShift, a heterogeneous server that enables two energy-efficient operating regions. Evaluations against various real-world datacenter workloads show that knightshift provides up to 75 percent energy savings.
C1 [Wong, Daniel; Annavaram, Murali] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
C3 University of Southern California
RP Wong, D (corresponding author), Univ So Calif, 3740 McClintock Ave EEB230, Los Angeles, CA 90089 USA.
EM wongdani@usc.edu
OI Wong, Daniel/0000-0002-5376-7868; Annavaram, Murali/0000-0002-4633-6867
FU US National Science Foundation [NSF-1219186, NSF-CAREER-0954211,
   NSF-0834798];  [DARPA-PERFECT-HR0011-12-2-0020]
FX We thank Sabyasachi Ghosh and Mark Redekopp for their early
   contributions that inspired this work. This work was supported by
   DARPA-PERFECT-HR0011-12-2-0020 and US National Science Foundation grants
   NSF-1219186, NSF-CAREER-0954211, and NSF-0834798.
CR Amur H., 2010, P INT C COMP ARCH IS, P222
   Anagnostopoulou V., 2012, J EMERGING TECHNOLOG, V8
   Annavaram M, 2005, CONF PROC INT SYMP C, P298, DOI 10.1109/ISCA.2005.36
   DENG QY, 2011, P INT C ARCH SUPP PR, V46, P225, DOI DOI 10.1145/1961296.1950392
   Meisner D, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P313
   Meisner D, 2009, ACM SIGPLAN NOTICES, V44, P205, DOI 10.1145/1508284.1508269
   Ryckbosch F, 2011, COMPUTER, V44, P69, DOI 10.1109/MC.2011.130
   Semeraro G, 2002, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2002.1176263
   Tsirogiannis D., 2010, P 2010 ACM SIGMOD IN, P231
   Wong D, 2012, INT SYMP MICROARCH, P119, DOI 10.1109/MICRO.2012.20
NR 10
TC 6
Z9 6
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 28
EP 37
DI 10.1109/MM.2013.31
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900005
DA 2024-07-18
ER

PT J
AU Oh, J
   Kim, G
   Hong, I
   Park, J
   Lee, S
   Kim, JY
   Woo, JH
   Yoo, HJ
AF Oh, Jinwook
   Kim, Gyeonghoon
   Hong, Injoon
   Park, Junyoung
   Lee, Seungjin
   Kim, Joo-Young
   Woo, Jeong-Ho
   Yoo, Hoi-Jun
TI LOW-POWER, REAL-TIME OBJECT-RECOGNITION PROCESSORS FOR MOBILE VISION
   SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB A new low-power object-recognition processor achieves real-time robust recognition, satisfying modern mobile vision systems' requirements. The authors introduce an attention-based object-recognition algorithm for energy efficiency, a heterogeneous multicore architecture for data- and thread-level parallelism, and a network on a chip for high on-chip bandwidth. The fabricated chip achieves 30 frames/second throughput and an average 320 MW power consumption on test 720P video sequences, yielding 640 GOPS/W and 10.5 NJ/PIXEL energy efficiency.
C1 [Oh, Jinwook; Lee, Seungjin; Yoo, Hoi-Jun] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Oh, J (corresponding author), Korea Adv Inst Sci & Technol, Dept Elect Engn, 373-1 Guseong Dong, Taejon 305701, South Korea.
EM jinwook.oh.0913@gmail.com
RI YOO, HOI-JUN/C-1558-2011; Kim, Joo-Young/Y-3583-2019
FU National Research Foundation of Korea (NRF) [2012008937]; Korea
   government (MEST)
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant no. 2012008937 funded by the Korea government (MEST).
CR [Anonymous], 2006, WORKSH EDG COMP US N
   Clemons J, 2011, I S WORKL CHAR PROC, P91, DOI 10.1109/IISWC.2011.6114206
   Clemons J, 2011, DES AUT CON, P1020
   Jinwook Oh, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P220, DOI 10.1109/ISSCC.2012.6176983
   Kim J.-Y., 2008, P IEEE INT SOL STAT, P150
   Lee S, 2011, IEEE J SOLID-ST CIRC, V46, P42, DOI 10.1109/JSSC.2010.2075430
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Tanabe Y., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P222, DOI 10.1109/ISSCC.2012.6176984
NR 8
TC 7
Z9 8
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2012
VL 32
IS 6
BP 38
EP 50
DI 10.1109/MM.2012.90
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 049YY
UT WOS:000312020700005
DA 2024-07-18
ER

PT J
AU Verdú, J
   Pajuelo, A
   Valero, M
AF Verdu, Javier
   Pajuelo, Alex
   Valero, Mateo
TI THE PROBLEM OF EVALUATING CPU-GPU SYSTEMS WITH 3D VISUALIZATION
   APPLICATIONS
SO IEEE MICRO
LA English
DT Article
ID PERFORMANCE
AB Complex, computationally demanding 3D visualization applications can be used as benchmarks to evaluate CPU-GPU systems. However, because those applications are time dependent, their execution is not deterministic. Thus, measurements can vary from one execution to another. This article proposes a methodology that enforces the starting times of frames so that applications behave deterministically.
RP Verdú, J (corresponding author), UPC, C Jordi Girona 1-3,Modul D6 Despatx 109,Campus No, Barcelona 08034, Spain.
EM jverdu@ac.upc.edu
RI Valero, Mateo/L-5709-2014; Verdu Mula, Javier/M-8727-2015
OI Valero, Mateo/0000-0003-2917-2482; Verdu Mula,
   Javier/0000-0003-4485-2419; Pajuelo, Alex/0000-0002-5510-6860
FU Spanish Ministry of Science and Innovation [TIN2007-60625]
FX This work has been supported by the Spanish Ministry of Science and
   Innovation under contract TIN2007-60625. We thank our colleagues at
   Digital Legends, Crytek GmbH, and LucasArts for their technical support
   and advice.
CR Berry RF, 2008, IBM SYST J, V47, P197, DOI 10.1147/sj.472.0197
   Cazorla FJ, 2004, INT SYMP MICROARCH, P171
   Cazorla FJ, 2010, IEEE T COMPUT, V59, P1722, DOI 10.1109/TC.2010.62
   Gregory Jason., 2009, GAME ENGINE ARCHITEC
   Ivanov I., 2002, CODE PROJECT    1202
   Lake A., 2005, GAMASUTRA       1117
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Luna F. D., 2003, INTRO 3D PROGRAMMING
   Luo K., 2001, P 15 INT PAR DISTR P, P7
   Moya V, 2005, INT SYMP MICROARCH, P355
   Renqvist N., 2006, 3DMARK06 WHITEPAPER
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   Van Biesbrouck M, 2004, INT SYM PERFORM ANAL, P45, DOI 10.1109/ISPASS.2004.1291355
NR 13
TC 0
Z9 0
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2012
VL 32
IS 6
BP 17
EP 27
DI 10.1109/MM.2012.13
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 049YY
UT WOS:000312020700003
DA 2024-07-18
ER

PT J
AU Kamruzzaman, M
   Swanson, S
   Tullsen, DM
AF Kamruzzaman, Md
   Swanson, Steven
   Tullsen, Dean M.
TI UNDERCLOCKED SOFTWARE PREFETCHING: MORE CORES, LESS ENERGY
SO IEEE MICRO
LA English
DT Article
AB POWER CONSUMPTION IS A CONCERN FOR HELPER-THREAD PREFETCHING THAT USES EXTRA CORES TO SPEED UP THE SINGLE-THREAD EXECUTION, BECAUSE POWER CONSUMPTION INCREASES WITH EACH ADDITIONAL CORE. THIS ARTICLE ANALYZES THE IMPACT OF USING POWER-SAVING TECHNIQUES IN THE CONTEXT OF INTERCORE PREFETCHING (ICP), AND SHOWS THAT DYNAMIC FREQUENCY SCALING COUPLED WITH ICP IS A MORE ENERGY-EFFICIENT WAY TO IMPROVE THE SINGLE-THREAD EXECUTION.
C1 [Kamruzzaman, Md; Swanson, Steven] Univ Calif San Diego, Dept Comp Sci & Engn, Nonvolatile Syst Lab, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Kamruzzaman, M (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, Nonvolatile Syst Lab, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM mkamruzz@cs.ucsd.edu
OI Swanson, Steven/0000-0002-5896-1037; Tullsen, Dean/0000-0003-3174-9316
FU National Science Foundation grants [CCF-1018356, CCF-0643880];
   Semiconductor Research Corporation grant [2086.001]; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1018356] Funding Source: National Science Foundation
FX We thank the anonymous reviewers for providing useful feedback. This
   work was funded in part by National Science Foundation grants
   CCF-1018356 and CCF-0643880 and by Semiconductor Research Corporation
   grant 2086.001.
CR Choi K, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P174, DOI 10.1145/1013235.1013282
   Collins JD, 2001, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2001.937427
   Floyd M, 2011, IEEE MICRO, V31, P60, DOI 10.1109/MM.2011.29
   Hsu CH, 2003, ACM SIGPLAN NOTICES, V38, P38, DOI 10.1145/780822.781137
   Kamruzzaman M, 2011, ACM SIGPLAN NOTICES, V46, P393, DOI 10.1145/1961296.1950411
   Kim W, 2012, IEEE J SOLID-ST CIRC, V47, P206, DOI 10.1109/JSSC.2011.2169309
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Lu JW, 2005, INT SYMP MICROARCH, P93
   Luk CK, 2001, CONF PROC INT SYMP C, P40, DOI 10.1109/ISCA.2001.937430
NR 9
TC 3
Z9 4
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2012
VL 32
IS 4
BP 32
EP 41
DI 10.1109/MM.2012.54
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 991GZ
UT WOS:000307690800006
DA 2024-07-18
ER

PT J
AU Lindtjorn, O
   Clapp, RG
   Pell, O
   Mencer, O
   Flynn, MJ
   Fu, HH
AF Lindtjorn, Olav
   Clapp, Robert G.
   Pell, Oliver
   Mencer, Oskar
   Flynn, Michael J.
   Fu, Haohuan
TI BEYOND TRADITIONAL MICROPROCESSORS FOR GEOSCIENCE HIGH-PERFORMANCE
   COMPUTING APPLICATIONS
SO IEEE MICRO
LA English
DT Article
AB THE OIL AND GAS INDUSTRY IS A MAJOR USER OF HIGH-PERFORMANCE COMPUTING, AND GEOSCIENCE COMPUTATIONAL CYCLES ARE DOMINATED BY KERNELS THAT ARE RELATIVELY FEW AND WELL DEFINED. THIS PROJECT EXPLORES ACCELERATING GEOSCIENCE APPLICATIONS USING FPGA-BASED HARDWARE, OPTIMIZING THE ALGORITHM AND THE HARDWARE TO ACHIEVE MAXIMUM PERFORMANCE. THIS APPROACH CAN DELIVER SPEEDUP OF 20 TO 70 TIMES COMPARED WITH A CONVENTIONAL HPC NODE.
C1 [Lindtjorn, Olav] Stanford Univ, Sch Earth Sci, Stanford, CA 94305 USA.
   [Clapp, Robert G.] Stanford Univ, Ctr Earth & Environm Sci, Sch Earth Sci Algorithm & Architecture Initiat, Stanford, CA 94305 USA.
   [Fu, Haohuan] Tsinghua Univ, Ctr Earth Syst Sci, Beijing, Peoples R China.
C3 Stanford University; Stanford University; Tsinghua University
RP Lindtjorn, O (corresponding author), Schlumberger, 10001 Richmond Ave, Houston, TX 77042 USA.
EM lindtjoo@slb.com
CR Brazell O., 2010, OIL GAS HIGH PERF CO
   Clapp Robert G., 2010, Leading Edge, V29, P48, DOI 10.1190/1.3284053
   DABLAIN MA, 1986, GEOPHYSICS, V51, P54, DOI 10.1190/1.1442040
   FU H, 2010, SOC EXPLORATION GEOP, V29, DOI DOI 10.1190/1.3513484
   Yoon K., 2003, LEADING EDGE, V22, P38
NR 5
TC 34
Z9 41
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2011
VL 31
IS 2
BP 41
EP 49
DI 10.1109/MM.2011.17
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 750EK
UT WOS:000289527500006
DA 2024-07-18
ER

PT J
AU Van Ertvelde, L
   Eeckhout, L
AF Van Ertvelde, Luk
   Eeckhout, Lieven
TI WORKLOAD REDUCTION AND GENERATION TECHNIQUES
SO IEEE MICRO
LA English
DT Article
AB BENCHMARKING IS A FUNDAMENTAL ASPECT OF COMPUTER SYSTEM DESIGN. RECENTLY PROPOSED WORKLOAD REDUCTION AND GENERATION TECHNIQUES INCLUDE INPUT REDUCTION, SAMPLING, CODE MUTATION, AND BENCHMARK SYNTHESIS. THE AUTHORS DISCUSS AND COMPARE THESE TECHNIQUES ALONG SEVERAL CRITERIA: WHETHER THEY YIELD REPRESENTATIVE AND SHORT-RUNNING BENCHMARKS, WHETHER THEY CAN BE USED FOR BOTH ARCHITECTURE AND COMPILER EXPLORATIONS, AND WHETHER THEY HIDE PROPRIETARY INFORMATION.
C1 [Eeckhout, Lieven] Univ Ghent, ELIS, Elect & Informat Syst Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Eeckhout, L (corresponding author), Univ Ghent, ELIS, Elect & Informat Syst Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM leeckhou@elis.ugent.be
FU Research Foundation-Flanders (FWO) [G.0232.06, G.0255.08, G.0179.10];
   UGent-BOF [01J14407, 01Z04109]
FX We thank the anonymous reviewers for their thoughtful comments and
   suggestions. This work is supported in part by the Research
   Foundation-Flanders (FWO) projects G.0232.06, G.0255.08 and G.0179.10,
   and the UGent-BOF projects 01J14407 and 01Z04109.
CR [Anonymous], 2004, LIPPOLIS
   Conte TM, 1996, PR IEEE COMP DESIGN, P468, DOI 10.1109/ICCD.1996.563595
   Cooper KD, 1999, ACM SIGPLAN NOTICES, V34, P1, DOI 10.1145/315253.314414
   Eeckhout L, 2003, COMPUTER, V36, P65, DOI 10.1109/MC.2003.1178050
   Karkhanis TS, 2004, CONF PROC INT SYMP C, P338
   KleinOswoski A., 2002, Computer Architecture Letters, P10
   Luk Chi-Keung, 2005, P 2005 ACM SIGPLAN C, P190, DOI [DOI 10.1145/1064978.1065034, 10.1145]
   Perelman E, 2007, INT SYM PERFORM ANAL, P179, DOI 10.1109/ISPASS.2007.363748
   Ringenberg J, 2005, INT SYM PERFORM ANAL, P78, DOI 10.1109/ISPASS.2005.1430561
   SHERWOOD T, 2002, ASPLOS, P45
   Van Biesbrouck M, 2006, IEEE MICRO, V26, P32, DOI 10.1109/MM.2006.68
   VANERTVELDE L, 2008, P INT C ARCH SUPP PR, P201
   VANERTVELDE L, 2010, P IEEE INT IN PRESS
   WEISER M, 1984, IEEE T SOFTWARE ENG, V10, P352, DOI 10.1109/TSE.1984.5010248
   Wenisch TF, 2006, INT SYM PERFORM ANAL, P2
   Wenisch TF, 2006, IEEE MICRO, V26, P18, DOI 10.1109/MM.2006.79
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
NR 17
TC 3
Z9 5
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2010
VL 30
IS 6
BP 57
EP 65
DI 10.1109/MM.2010.97
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 698RA
UT WOS:000285609700007
OA Green Published
DA 2024-07-18
ER

PT J
AU Hilton, A
   Nagarakatte, S
   Roth, A
AF Hilton, Andrew
   Nagarakatte, Santosh
   Roth, Amir
TI ICFP: TOLERATING ALL-LEVEL CACHE MISSES IN IN-ORDER PROCESSORS
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB In-order Continual Flow Pipeline (ICFP) is an in-order pipeline that allows execution to flow around data cache misses. When a cache miss occurs. ICFP executes and speculatively retires miss-independent instructions it saves miss-dependent instructions in a slice buffer. When the miss returns, ICFP reexecutes the contents of the slice buffer and merges the results into working state up exploits existing support for multithreading and several novel components.
C1 [Hilton, Andrew; Nagarakatte, Santosh; Roth, Amir] Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA.
C3 University of Pennsylvania
RP Roth, A (corresponding author), Univ Penn, Dept Comp & Informat Sci, 3330 Walnut St, Philadelphia, PA 19104 USA.
EM amir@cis.upenn.edu
OI Nagarakatte, Santosh/0000-0002-5048-8548
CR Chaudhry S, 2009, CONF PROC INT SYMP C, P484, DOI 10.1145/1555815.1555814
   DUNDAS J, 1997, P 11 INT C SUP, P68
   Ergin O, 2004, PR IEEE COMP DESIGN, P480, DOI 10.1109/ICCD.2004.1347965
   HILTON A, 2009, P 14 INT S HIGH PERF, P431
   KREWELL K, 2004, MICROPROCESSOR  0913, P11
   Le HQ, 2007, IBM J RES DEV, V51, P639, DOI 10.1147/rd.516.0639
   Nekkalapu S, 2008, PR IEEE COMP DESIGN, P384, DOI 10.1109/ICCD.2008.4751889
   Srinivasan S, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P107, DOI 10.1109/ICCAD.2004.1382552
NR 8
TC 5
Z9 10
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 12
EP 19
DI 10.1109/MM.2010.20
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900003
OA Green Published
DA 2024-07-18
ER

PT J
AU Suleman, MA
   Mutlu, O
   Qureshi, MK
   Patt, YN
AF Suleman, M. Aater
   Mutlu, Onur
   Qureshi, Moinuddin K.
   Patt, Yale N.
TI ACCELERATING CRITICAL SECTION EXECUTION WITH ASYMMETRIC MULTICORE
   ARCHITECTURES
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB Contention for critical sections can reduce performance and scalability by causing thread serialization. The proposed accelerated critical sections mechanism reduces this limitation acs executes critical sections on the high-performance core of an asymmetric chip multiprocessor (acmp), which can execute them faster than the smaller cores can.
C1 [Suleman, M. Aater; Patt, Yale N.] Univ Texas Austin, Austin, TX 78712 USA.
   [Mutlu, Onur] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Qureshi, Moinuddin K.] IBM Res Corp, Yorktown Hts, NY USA.
C3 University of Texas System; University of Texas Austin; Carnegie Mellon
   University; International Business Machines (IBM)
RP Suleman, MA (corresponding author), 1 Univ Stn,C0803, Austin, TX 78712 USA.
EM suleman@hpsutexas.edu
CR AMDAHL GM, 1967, FEDERATION INFORM PR, P483
   ANNAVARAM M, 2005, SIGARCH COMPUT ARCHI, V33, P298
   BIRRELL AD, 1984, ACM T COMPUT SYST, V2, P39, DOI 10.1145/2080.357392
   Culler D., 1998, Parallel Computer Architecture: A Hardware/software Approach
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Ipek Engin., 2007, PROC 34 ANN INT S CO, P186
   Kumar R, 2005, COMPUTER, V38, P32, DOI 10.1109/MC.2005.379
   LAWLER EL, 1966, OPER RES, V14, P699, DOI 10.1287/opre.14.4.699
   Martinez-Miranda J., 2002, P 3 WORKSH AG BAS SI, P18
   Morad T. Y., 2006, IEEE Computer Architecture Letters, V5, P14, DOI 10.1109/L-CA.2006.6
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
   Rajwar Ravi., 2002, Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-X, P5, DOI [10.1145/605397.605399, DOI 10.1145/605397.605399]
   RANGANATHAN P, 1997, P 24 INT S COMP ARCH, P144
   Sridharan Srinivas, 2006, P WORKSH OP SYST INT
   Suleman M., 2007, ACMP BALANCING HARDW
   Suleman MA, 2009, ACM SIGPLAN NOTICES, V44, P253, DOI 10.1145/1508284.1508274
   Trancoso P., 1996, Proceedings of the 1996 International Conference on Parallel Processing. Vol.3 Software, P79, DOI 10.1109/ICPP.1996.538562
NR 18
TC 11
Z9 16
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 60
EP 70
DI 10.1109/MM.2010.7
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900008
DA 2024-07-18
ER

PT J
AU Woh, M
   Seo, S
   Mahlke, S
   Mudge, T
   Chakrabarti, C
   Flautner, K
AF Woh, Mark
   Seo, Sangwon
   Mahlke, Scott
   Mudge, Trevor
   Chakrabarti, Chaitali
   Flautner, Krisztian
TI ANYSP: ANYTIME ANYWHERE ANYWAY SIGNAL PROCESSING
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB Looking forward, the computation requirements of mobile devices will increase by one to two orders of magnitude, but their power requirements will remain stringent to ensure reasonable battery lifetimes scaling existing approaches won't suffice, instead. The hardware's inherent computational efficiency, programmability, and adaptability must change anysp, a fully programmable architecture that targets multiple application domains, addresses these challenges for next-generation mobile signal processing.
C1 [Woh, Mark] Univ Michigan, EECS Dept, ACAL LAB, Ann Arbor, MI 48109 USA.
   [Chakrabarti, Chaitali] Arizona State Univ, Tempe, AZ 85287 USA.
C3 University of Michigan System; University of Michigan; Arizona State
   University; Arizona State University-Tempe
RP Woh, M (corresponding author), Univ Michigan, EECS Dept, ACAL LAB, 4856 CSE Bldg,2260 Hayward Ave, Ann Arbor, MI 48109 USA.
CR Goel N, 2007, I CONF VLSI DESIGN, P233, DOI 10.1109/VLSID.2007.127
   GOLSHAN R, 1994, P IEEE INT S CIRC SY, V4, P351
   Guan X, 2008, IEEE INT CONF ASAP, P269, DOI 10.1109/ASAP.2008.4580190
   Lin Y, 2006, CONF PROC INT SYMP C, P89, DOI 10.1145/1150019.1136494
   Raghavan P, 2007, LECT NOTES COMPUT SC, V4415, P57
   Woh M, 2007, LECT NOTES COMPUT SC, V4599, P343
   Woh M, 2009, CONF PROC INT SYMP C, P128, DOI 10.1145/1555815.1555773
   Zhai B, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32, DOI 10.1145/1283780.1283789
NR 8
TC 36
Z9 40
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 81
EP 91
DI 10.1109/MM.2010.8
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Batten, C
   Joshi, A
   Orcutt, J
   Khilo, A
   Moss, B
   Holzwarth, CW
   Popovic, MA
   Li, HQ
   Smith, HI
   Hoyt, JL
   Kärtner, FX
   Ram, RJ
   Stojanovic, V
   Asanovic, K
AF Batten, Christopher
   Joshi, Ajay
   Orcutt, Jason
   Khilo, Anatol
   Moss, Benjamin
   Holzwarth, Charles W.
   Popovic, Milos A.
   Li, Hanqing
   Smith, Henry I.
   Hoyt, Judy L.
   Kaertner, Franz X.
   Ram, Rajeev J.
   Stojanovic, Vladimir
   Asanovic, Krste
TI BUILDING MANY-CORE PROCESSOR-TO-DRAM NETWORKS WITH MONOLITHIC CMOS
   SILICON PHOTONICS
SO IEEE MICRO
LA English
DT Article
ID INTERCONNECTS; COMPACT
AB SILICON PHOTONICS IS A PROMISING TECHNOLOGY FOR ADDRESSING MEMORY BANDWIDTH LIMITATIONS IN FUTURE MANY-CORE PROCESSORS. THIS ARTICLE FIRST INTRODUCES A NEW MONOLITHIC SILICON-PHOTONIC TECHNOLOGY, WHICH USES A STANDARD BULK CMOS PROCESS TO REDUCE COSTS AND IMPROVE ENERGY EFFICIENCY, AND THEN EXPLORES THE LOGICAL AND PHYSICAL IMPLICATIONS OF LEVERAGING THIS TECHNOLOGY IN PROCESS OR-TO-MEMORY NETWORKS.
C1 [Batten, Christopher; Asanovic, Krste] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94704 USA.
   [Batten, Christopher; Orcutt, Jason; Khilo, Anatol; Moss, Benjamin; Smith, Henry I.; Hoyt, Judy L.; Kaertner, Franz X.; Ram, Rajeev J.; Stojanovic, Vladimir] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
   [Joshi, Ajay; Popovic, Milos A.] MIT, Elect Res Lab, Cambridge, MA 02139 USA.
   [Holzwarth, Charles W.] MIT, Dept Mat Sci & Engn, Cambridge, MA 02139 USA.
   [Li, Hanqing] MIT, Microsyst Technol Labs, Cambridge, MA 02139 USA.
C3 University of California System; University of California Berkeley;
   Massachusetts Institute of Technology (MIT); Massachusetts Institute of
   Technology (MIT); Massachusetts Institute of Technology (MIT);
   Massachusetts Institute of Technology (MIT)
RP Batten, C (corresponding author), Univ Calif Berkeley, Dept Elect Engn & Comp Sci, 565 Soda Hall, Berkeley, CA 94704 USA.
EM cbatten@mit.edu
RI Popović, Miloš A./AAC-6940-2020; Holzwarth, Charles W/H-4274-2011;
   Stojanovic, Vladimir/B-2766-2012
OI Popović, Miloš A./0000-0002-8048-0678; Batten,
   Christopher/0000-0002-2835-667X; Stojanovic,
   Vladimir/0000-0001-7233-6863
FU Texas Instruments; DARPA/MTO [W91INF-06-1-0449]
FX We acknowledge chip fabrication support from Texas Instruments and
   partial funding from DARPA/MTO award W91INF-06-1-0449. We also thank
   Yong-Jin Kwon for his help with network simulations and Imran Shamim for
   router power estimation.
CR Balfour J., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P187
   Barwicz T, 2007, J OPT NETW, V6, P63, DOI 10.1364/JON.6.000063
   Gunn C, 2006, IEEE MICRO, V26, P58, DOI 10.1109/MM.2006.32
   HOLZWARTH C, 2008, P C LAS EL CLEO OPT
   Kim B, 2008, IEEE DES TEST COMPUT, V25, P430, DOI 10.1109/MDT.2008.137
   Kirman N, 2006, INT SYMP MICROARCH, P492
   Lipson M, 2006, IEEE J SEL TOP QUANT, V12, P1520, DOI 10.1109/JSTQE.2006.885341
   Orcutt J. S., 2008, P C LAS EL CLEO OPT
   POPOVIC M, 2007, P 20 ANN M IEEE LAS, P56
   SCHOW C, 2008, P INT SOL STAT CIRC, P294
   Shacham A, 2007, 15TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, P29, DOI 10.1109/HOTI.2007.9
   Vantrease D, 2008, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2008.35
NR 12
TC 148
Z9 172
U1 0
U2 17
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2009
VL 29
IS 4
BP 8
EP 21
DI 10.1109/MM.2009.60
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 483XZ
UT WOS:000269008000003
DA 2024-07-18
ER

PT J
AU Chrysos, N
   Diminkopoulos, G
AF Chrysos, Nikos
   Diminkopoulos, Giorgos
TI PRACTICAL HIGH-THROUGHPUT CROSSBAR SCHEDULING
SO IEEE MICRO
LA English
DT Article
AB A PRACTICAL DETERMINISTIC CROSSBAR SCHEDULER ACHIEVES ALMOST FULL THROUGHPUT WITHOUT BEING HEAVILY AFFECTED BY SHORT VIRTUAL OUTPUT QUEUES OR TRAFFIC BURSTINESS. SIMPLE ADDITIONS OFFER DETERMINISTIC SERVICE GUARANTEES AND DISTRIBUTE THE BANDWIDTH OF CONGESTED LINKS IN A WEIGHTED, FAIR MANNER.
C1 [Diminkopoulos, Giorgos] ICS FORTH, GR-70013 Iraklion, Crete, Greece.
RP Diminkopoulos, G (corresponding author), ICS FORTH, 100 Plastira Ave, GR-70013 Iraklion, Crete, Greece.
EM gdimitrak@gmail.com
OI Dimitrakopoulos, Giorgos/0000-0003-3688-7865
CR CHRYSOS N, 2006, P IEEE INF, P1
   Giaccone P, 2003, IEEE J SEL AREA COMM, V21, P546, DOI 10.1109/JSAC.2003.810496
   Gupta P, 1999, IEEE MICRO, V19, P20, DOI 10.1109/40.748793
   Kalampoukas L, 2000, IEEE T COMPUT, V49, P673, DOI 10.1109/12.863036
   KESLASSY I, 2001, P 39 ALL C COMM CONT
   Kumar N, 2004, GLOB TELECOMM CONF, P1713
   LI Y, 2004, P IEEE WORKSH HIGH P, P253
   Liu J., 2002, P 10 IEEE S HIGH PER, P43
   Serpanos D. N., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P548, DOI 10.1109/INFCOM.2000.832228
   Tassiulas L, 1998, IEEE INFOCOM SER, P533, DOI 10.1109/INFCOM.1998.665071
NR 10
TC 5
Z9 5
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2009
VL 29
IS 4
BP 22
EP 35
DI 10.1109/MM.2009.71
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 483XZ
UT WOS:000269008000004
DA 2024-07-18
ER

PT J
AU Amant, RS
   Jiménez, DA
   Burger, D
AF Amant, Renee St.
   Jimenez, Daniel A.
   Burger, Doug
TI MIXED-SIGNAL APPROXIMATE COMPUTATION: A NEURAL PREDICTOR CASE STUDY
SO IEEE MICRO
LA English
DT Article
AB AS TRANSISTORS SHRINK AND PROCESSORS TREND TOWARD LOW POWER, MAINTAINING PRECISE DIGITAL BEHAVIOR GROWS MORE EXPENSIVE. REPLACING DIGITAL UNITS WITH ANALOG EQUIVALENTS SOMETIMES ALLOWS SIMILAR COMPUTATION TO BE PERFORMED AT HIGHER SPEED USING LESS POWER. AS A CASE STUDY IN MIXED-SIGNAL APPROXIMATE COMPUTATION, THE AUTHORS DESCRIBE AN ENHANCED NEURAL PREDICTION ALGORITHM AND ITS EFFICIENT ANALOG IMPLEMENTATION.
C1 [Amant, Renee St.] Univ Texas Austin, Dept Comp Sci, Austin, TX 78712 USA.
   [Jimenez, Daniel A.] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX USA.
C3 University of Texas System; University of Texas Austin; University of
   Texas System; University of Texas at San Antonio (UTSA)
RP Amant, RS (corresponding author), Univ Texas Austin, Dept Comp Sci, 1 Univ Stn C0500,Taylor Hall 2-12, Austin, TX 78712 USA.
EM stamant@cs.utexas.edu
OI Jimenez, Daniel/0000-0001-5658-4883
FU US National Science Foundation [0751138, 0545898]; Direct For Computer &
   Info Scie & Enginr; Division Of Computer and Network Systems [0751138]
   Funding Source: National Science Foundation; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0545898] Funding Source: National Science Foundation
FX Renee St. Amant is supported by a US National Science Foundation
   graduate research fellowship and Daniel A. Jimenez by NSF grants 0751138
   and 0545898.
CR Amant RS, 2008, INT SYMP MICROARCH, P447, DOI 10.1109/MICRO.2008.4771812
   [Anonymous], 2006, HPL200686
   Jiménez DA, 2005, CONF PROC INT SYMP C, P382, DOI 10.1109/ISCA.2005.40
   Jiménez DA, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P243
   Jiménez DA, 2002, ACM T COMPUT SYST, V20, P369, DOI 10.1145/571637.571639
   Jiménez DA, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P197, DOI 10.1109/HPCA.2001.903263
   Jiménez DA, 2006, INT SYM COMP ARCHIT, P55
   Johns D. A., 2008, Analog integrated circuit design
   Kramer AH, 1996, IEEE MICRO, V16, P20, DOI 10.1109/40.540077
   Miura Y, 1996, IEEE DES TEST COMPUT, V13, P34, DOI 10.1109/54.500199
   Schemmel J, 2004, ANALOG INTEGR CIRC S, V38, P233, DOI 10.1023/B:ALOG.0000011170.92377.6e
   Sethuram R, 2007, I CONF VLSI DESIGN, P679, DOI 10.1109/VLSID.2007.14
   Seznec A., 2003, 1554 IRISA
   Seznec Andre., 2007, J INSTRUCTION LEVEL, V9
   WEY CL, 1992, IEEE T INSTRUM MEAS, V41, P535, DOI 10.1109/19.155921
NR 15
TC 4
Z9 4
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 104
EP 115
DI 10.1109/MM.2009.10
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700012
DA 2024-07-18
ER

PT J
AU GadelRab, S
AF GadelRab, Serag
TI 10-Gigabit ethernet connectivity for computer servers
SO IEEE MICRO
LA English
DT Article
ID PROCESSOR
AB Widespread deployment of 10-gigabit ethernet connections to servers has been hampered by the high cost of network interfaces and the fast-network, slow-host phenomenon. although the cost of 10-gigabit ethernet connectivity is decreasing, the mismatch between network bandwidth and host computational capacity still needs attention. this article describes the challenges posed by 10-gigabit ethernet termination in modern servers, presents evolving methods that can overcome the computational challenges, and highlights future research trends.
EM author_first_name@double-pole.com
CR ALLMAN A, TCP CONGESTION CONTR
   ARAVIND M, 2006, P US ANN TECH C US A, P15
   Balaji P, 2006, IEEE MICRO, V26, P24, DOI 10.1109/MM.2006.48
   Chase JS, 2001, IEEE COMMUN MAG, V39, P68, DOI 10.1109/35.917506
   CLARK DD, 1989, IEEE COMMUN MAG, V27, P23, DOI 10.1109/35.29545
   CORBET, LIMUX TCP OFFLOAD EN
   Corbet Jonathan, 2005, Linux device drivers, VThird
   Dalessandro D., 2006, CLUSTER COMPUTING 20, P1
   Feng W, 2005, HOT INTERCONNECTS 13, P58
   Foong AP, 2003, INT SYM PERFORM ANAL, P70, DOI 10.1109/ISPASS.2003.1190234
   GEOFFRAY P, 2003, CRITIQUE RDMA
   GROSSMAN L, 2005, P LIN S OTT CA JUL, V1, P195
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Kim HY, 2005, IEEE T COMPUT, V54, P1394, DOI 10.1109/TC.2005.185
   *MICR, 2004, SCAL NETW EL REC PRO
   *MICR, 2004, SCAL NETW NETW PROT
   MOGUL J, 2003, P US WORKSH HOT TOP
   NEHUM E, 1997, P ACM SIGM INT C ACM, P169
   OGorman TJ, 1996, IBM J RES DEV, V40, P41, DOI 10.1147/rd.401.0041
   PINKERTON J, 2002, CASE RDMA RDMA CONSO
   RECIO R, 2006, TUTORIAL RDMA MODEL
   Regnier G, 2004, IEEE MICRO, V24, P24, DOI 10.1109/MM.2004.1268989
   Regnier G, 2004, COMPUTER, V37, P48, DOI 10.1109/MC.2004.223
   Rosenblum M, 2005, COMPUTER, V38, P39, DOI 10.1109/MC.2005.176
   Sarkar P, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P231
   SHIMIZU T, 2003, SINGLE CHIP SHARED M, P15
   Sugerman J, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P1
   TANG H, 2006, INTEL DEVELOPER FORU
   Waldspurger CA, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P181, DOI 10.1145/1060289.1060307
   WHEELER B, 2006, 10G ETHERNET ADOPTIO
   Willmann P, 2007, INT S HIGH PERF COMP, P306
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
NR 32
TC 10
Z9 11
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2007
VL 27
IS 3
BP 94
EP 105
DI 10.1109/MM.2007.46
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199UF
UT WOS:000248720000008
DA 2024-07-18
ER

PT J
AU Tan, ZX
   Lin, C
   Yin, H
   Li, B
AF Tan, ZX
   Lin, C
   Yin, H
   Li, B
TI Optimization and benchmark of cryptographic algorithms on network
   processors
SO IEEE MICRO
LA English
DT Article
AB THIS WORK COMPARES AND ANALYZES ARCHITECTURAL CHARACTERISTICS OF MANY WIDESPREAD CRYPTOGRAPHIC ALGORITHMS ON THE INTEL IXP2800 NETWORK PROCESSOR. IT ALSO INVESTIGATES SEVERAL IMPLEMENTATION AND OPTIMIZATION PRINCIPLES THAT CAN IMPROVE OVERALL PERFORMANCE. THE RESULTS REPORTED HERE ARE APPLICABLE TO OTHER NETWORK PROCESSORS BECAUSE THEY HAVE SIMILAR COMPONENTS AND ARCHITECTURES.
C1 Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
   Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China.
C3 Tsinghua University; Hong Kong University of Science & Technology
RP Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
EM xtan@csnet1.cs.tsinghua.edu.cn
CR [Anonymous], 1992, RFC1321
   Dongara P, 2003, INT SYM PERFORM ANAL, P58, DOI 10.1109/ISPASS.2003.1190233
   Lai Xuelija., 1992, DESIGN SECURITY BLOC
   Lee BK, 2003, PR IEEE COMP DESIGN, P226, DOI 10.1109/ICCD.2003.1240899
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   MERKOW MS, 2000, COMPLETE GUIDE INTER
   NACHVATAL J, 2000, REPORT DEV ADV ENCRY
   *NAT I STAND TECH, 1999, FED INF PROC STAND P, V463
   *NAT I STAND TECH, 2001, SPEC ADV ENCR STAND
   Rivest R. L., 1995, Fast Software Encryption. Second International Workshop. Proceedings, P86
   ROGAWAY P, 1994, P CAMBR SEC WORKSH, P56
   Schneier B., 1994, Fast Software Encryption. Cambridge Security Workshop Proceedings, P191
   Schneier B., 2015, APPL CRYPTOGRAPHY, VSecond
   WOLF T, 2000, P IEEE INT S PERF AN, P154
   XIE H, ARCHITECTURAL ANAL C
NR 15
TC 13
Z9 15
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2004
VL 24
IS 5
BP 55
EP 69
DI 10.1109/MM.2004.54
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 866QX
UT WOS:000224789100008
DA 2024-07-18
ER

PT J
AU Rajwar, R
   Goodman, J
AF Rajwar, R
   Goodman, J
TI Transactional execution: Toward reliable, high-performance
   multithreading
SO IEEE MICRO
LA English
DT Article
AB ALTHOUGH LOCK-BASED CRITICAL SECTIONS ARE THE SYNCHRONIZATION METHOD OF CHOICE, THEY HAVE SIGNIFICANT PERFORMANCE LIMITATIONS AND LACK CERTAIN PROPERTIES, SUCH AS FAILURE ATOMICITY AND STABILITY ADDRESSING BOTH THESE LIMITATIONS REQUIRES CONSIDERABLE SOFTWARE OVERHEAD. TRANSACTIONAL LOCK REMOVAL CAN DYNAMICALLY ELIMINATE SYNCHRONIZATION OPERATIONS AND ACHIEVE TRANSPARENT TRANSACTIONAL EXECUTION BY TREATING LOCK-BASED CRITICAL SECTIONS AS LOCK-FREE OPTIMISTIC TRANSACTIONS.
C1 Univ Auckland, Auckland 1, New Zealand.
C3 University of Auckland
EM ravi.rajwar@intel.com
CR AMDAHL GM, 1964, IBM J RES DEV, V8, P87, DOI 10.1147/rd.82.0087
   ANDERSON TE, 1989, P INT C PAR PROC SO, V2, P170
   Gharachorloo Kourosh., 1991, Proceedings of the 1991 International Conference on Parallel Processing, P355
   GOODMAN JR, 1989, P 3 INT C ARCH SUPP, P00064
   HERLIHY M, 1991, ACM T PROGR LANG SYS, V13, P124, DOI 10.1145/114005.102808
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Kagi Alain, 1997, P 24 ANN INT S COMP, P170
   Martinez-Miranda J., 2002, P 3 WORKSH AG BAS SI, P18
   Mellor-Crummey John M., 1991, P 4 INT C ARCH SUPP, P269
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
   RAJWAR R, 2002, THESIS U WISCONSIN M
   RAJWAR R, 2003, INT WORKSH HIGH PERF
   Rajwar Ravi., 2002, Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-X, P5, DOI [10.1145/605397.605399, DOI 10.1145/605397.605399]
   RUDOLPH L, 1984, P 11 ANN INT S COMP, P340
   Stone J. M., 1993, IEEE Parallel & Distributed Technology: Systems & Applications, V1, P58, DOI 10.1109/88.260295
NR 15
TC 13
Z9 16
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 117
EP 125
DI 10.1109/MM.2003.1261395
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700017
DA 2024-07-18
ER

PT J
AU Sinclair, MD
   Ranganathan, P
   Upasani, G
   Sampson, A
   Patterson, D
   Jain, R
   Parthasarathy, N
   Shah, S
AF Sinclair, Matthew D.
   Ranganathan, Parthasarathy
   Upasani, Gaurang
   Sampson, Adrian
   Patterson, David
   Jain, Rutwik
   Parthasarathy, Nidhi
   Shah, Shaan
TI Fifty Years of the International Symposium on Computer Architecture: A
   Data-Driven Retrospective
SO IEEE MICRO
LA English
DT Article
AB 2023 marked the fiftieth year of the International Symposium on Computer Architecture (ISCA). As one of the oldest and preeminent computer architecture conferences, ISCA represents a microcosm of the broader community; correspondingly, a 50-year-retrospective offers us a great way to track the impact and evolution of the field. Analyzing the content and impact of all the papers published at ISCA so far, we show how computer architecture research has been at the forefront of advances that have driven the broader computing ecosystem. Decadal trends show a dynamic and rapidly-evolving field, with diverse contributions. Examining how the most highly-cited papers achieve their popularity reveals interesting trends on technology adoption curves and the path to impact. Our data also highlights a growing and thriving community, with interesting insights on diversity and scale. We conclude with a summary of the celebratory panel held at ISCA, with observations on the exciting future ahead.
C1 [Sinclair, Matthew D.; Jain, Rutwik] Univ Wisconsin, Comp Sci Dept, Madison, WI 53706 USA.
   [Sinclair, Matthew D.] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
   [Ranganathan, Parthasarathy; Upasani, Gaurang] Google, Mountain View, CA 94043 USA.
   [Sampson, Adrian] Cornell Univ, Ithaca, NY 14850 USA.
   [Patterson, David] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Patterson, David] Google, Berkeley, CA 94720 USA.
   [Parthasarathy, Nidhi] Lynbrook High Sch, San Jose, CA 95129 USA.
   [Shah, Shaan] Univ Calif San Diego, Dept Elect & Comp Engn, San Diego, CA 92093 USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison; Google
   Incorporated; Cornell University; University of California System;
   University of California Berkeley; Google Incorporated; University of
   California System; University of California San Diego
RP Sinclair, MD (corresponding author), Univ Wisconsin, Comp Sci Dept, Madison, WI 53706 USA.; Sinclair, MD (corresponding author), Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
EM sinclair@cs.wisc.edu; partha.ranganathan@google.com;
   gupasani@google.com; asampson@cs.cornell.edu; pattrsn@berkeley.edu;
   rnjain@wisc.edu; nidhi.parthasarathy@gmail.com; shaan.shah365@gmail.com
OI Ranganathan, Parthasarathy/0000-0002-9751-5902; Jain,
   Rutwik/0000-0003-0642-435X
CR BERGER ED, CSRANKINGS COMPUTER
   BLACKBURN SM, 2019, AUTHOR GROWTH OUTSTR
   CREW B, 2020, GOOGLE SCHOLAR REVEA
   Gender-API, about us
   He K., 2016, PROC CVPR IEEE, P770, DOI [10.1109/CVPR.2016.90, DOI 10.1109/CVPR.2016.90]
   HILL MD, INT S COMP ARCH ISCA
   KOGGE PM, 2005, LONG TERM TRENDS COM
   MUKHERJEE SS, 1997, ACM SIGARCH COMPUT A, V25, P23
   PATTERSON D, WHAT ARE MOST CITED
   PATTERSON D, 2020, GENESIS REFLECTIONS
   UPASANI G, 2023, 50 YEARS ISCA DATA D
   UPASANI G, 1950, ISCA 50 DATASETS
   Wang LL, 2021, COMMUN ACM, V64, P78, DOI 10.1145/3430803
NR 13
TC 1
Z9 1
U1 2
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 109
EP 124
DI 10.1109/MM.2023.3324465
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400017
OA Bronze
DA 2024-07-18
ER

PT J
AU Choquette, J
AF Choquette, Jack
TI NVIDIA Hopper H100 GPU: Scaling Performance
SO IEEE MICRO
LA English
DT Article
DE Graphics processing units; Instruction sets; Tensors; Memory management;
   Artificial intelligence; Transforms; Bandwidth
AB The H100 Tensor Core GPU is NVIDIA's latest flagship GPU. It has been designed to provide industry leading performance for high-performance computing, artificial intelligence, and data analytics datacenter workloads. Notable new features include a fourth-generation Tensor Core, new Tensor Memory Accelerator unit, a new CUDA cluster capability, and HBM3 dynamic random-access memory.
C1 [Choquette, Jack] NVIDIA, Santa Clara, CA 95051 USA.
C3 Nvidia Corporation
RP Choquette, J (corresponding author), NVIDIA, Santa Clara, CA 95051 USA.
EM jchoquette@nvidia.com
CR [Anonymous], NVIDIA H100 TENS COR
   Brown TB, 2020, Arxiv, DOI [arXiv:2005.14165, DOI 10.48550/ARXIV.2005.14165]
   Choquette J, 2021, IEEE MICRO, V41, P29, DOI 10.1109/MM.2021.3061394
   Micikevicius P, 2022, Arxiv, DOI arXiv:2209.05433
NR 4
TC 11
Z9 11
U1 7
U2 15
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2023
VL 43
IS 3
BP 9
EP 17
DI 10.1109/MM.2023.3256796
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K5QD7
UT WOS:001016976600003
DA 2024-07-18
ER

PT J
AU Nguyen, T
   McCaskey, A
AF Nguyen, Thien
   McCaskey, Alexander
TI Retargetable Optimizing Compilers for Quantum Accelerators via a
   Multilevel Intermediate Representation
SO IEEE MICRO
LA English
DT Article
AB We present a multilevel quantum-classical intermediate representation (IR) that enables an optimizing, retargetable compiler for available quantum languages. Our work builds upon the multilevel intermediate representation (MLIR) framework and leverages its unique progressive lowering capabilities to map quantum languages to the low-level virtual machine (LLVM) machine-level IR. We provide both quantum and classical optimizations via the MLIR pattern rewriting subsystem and standard LLVM optimization passes, and demonstrate the programmability, compilation, and execution of our approach via standard benchmarks and test cases. In comparison to other standalone language and compiler efforts available today, our work results in compile times that are 1,000x faster than standard Pythonic approaches, and 5-10x faster than comparative standalone quantum language compilers. Our compiler provides quantum resource optimizations via standard programming patterns that result in a 10x reduction in entangling operations, a common source of program noise. We see this work as a vehicle for rapid quantum compiler prototyping.
C1 [Nguyen, Thien] Australian Natl Univ, Quantum Brilliance, Acton, ACT 2601, Australia.
   [McCaskey, Alexander] NVIDIA, Santa Clara, CA 95059 USA.
C3 Australian National University; Nvidia Corporation
RP Nguyen, T (corresponding author), Australian Natl Univ, Quantum Brilliance, Acton, ACT 2601, Australia.
EM nguyentm@ornl.gov; amccaskey2223@gmail.com
FU U.S. Department of Energy [DE-AC05-00OR22725]
FX This work was supported by the U.S. Department of Energy under Contract
   DE-AC05-00OR22725. The publisher, by accepting the article for
   publication, acknowledges that the United States Government retains a
   nonexclusive, paid-up, irrevocable, world-wide license to publish or
   reproduce the published form of this manuscript, or allow others to do
   so, for United States Government Purposes. The Department of Energy will
   provide public access to these results of federally sponsored research
   in accordance with the DOE Public Access Plan.
   http://energy.gov/downloads/doe-PublicAccess-Plan.
CR [Anonymous], QUANTUM INTERMEDIATE
   Britt KA, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3007651
   Cross AW, 2022, Arxiv, DOI arXiv:2104.14722
   Gysi T, 2020, Arxiv, DOI arXiv:2005.13014
   Heim B, 2020, NAT REV PHYS, V2, P709, DOI 10.1038/s42254-020-00245-7
   Ittah D., 2021, arXiv, DOI [10.48550/arXiv.2101.11030, DOI 10.48550/ARXIV.2101.11030]
   Jin T, 2020, Arxiv, DOI arXiv:2008.08272
   Lattner C, 2020, Arxiv, DOI [arXiv:2002.11054, DOI 10.48550/ARXIV.2002.11054]
   Mccaskey A., 2021, ACM T QUANTUMCOMPUT, V2, P1
   McCaskey A, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON QUANTUM COMPUTING AND ENGINEERING (QCE 2021) / QUANTUM WEEK 2021, P255, DOI 10.1109/QCE52317.2021.00043
   McCaskey AJ, 2020, QUANTUM SCI TECHNOL, V5, DOI 10.1088/2058-9565/ab6bf6
   Mintz TM, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3380964
   US
NR 13
TC 2
Z9 2
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 17
EP 33
DI 10.1109/MM.2022.3179654
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ardalan, S
   Farjadrad, R
   Kuemerle, M
   Poulton, K
   Subramaniam, S
   Vinnakota, B
AF Ardalan, Shahab
   Farjadrad, Ramin
   Kuemerle, Mark
   Poulton, Ken
   Subramaniam, Suresh
   Vinnakota, Bapiraju
TI Chiplet Communication Link: Bunch of Wires (BoW)
SO IEEE MICRO
LA English
DT Article
AB Bunch of wires (BoW) is a new open die-to-die (D2D) interface that aims to gracefully tradeoff performance for design and packaging complexity across a wide range of process nodes. BoW performance can range from 320 Gb/s/mm with a simple design and packaging to 1+ Tb/s/mm with complex design and/or packaging. BoW directly enables heterogeneous integration, a primary advantage of chiplets. We discuss progress on BoW based on extensive design and performance studies by engineers from multiple companies. These studies aim to make BoW easy to use in a system. This open innovation project will deliver a low-complexity D2D interface with competitive power-performance metrics with the economies of scale for services and technologies associated with an open ecosystem.
C1 [Ardalan, Shahab] Ayar Labs, Santa Clara, CA 95054 USA.
   [Farjadrad, Ramin] Marvell Semicond Inc, Santa Clara, CA 95054 USA.
   [Kuemerle, Mark] Marvell Semicond Inc, Essex Jct, VT 05401 USA.
   [Poulton, Ken] Keysight Technol, Santa Clara, CA 95051 USA.
   [Subramaniam, Suresh] Apex Semicond, San Jose, CA 95129 USA.
   [Vinnakota, Bapiraju] Broadcom Inc, San Jose, CA 95131 USA.
C3 Marvell Technology Group; Marvell Technology Group; Keysight
   Technologies; Broadcom
RP Ardalan, S (corresponding author), Ayar Labs, Santa Clara, CA 95054 USA.
EM ardalan@ieee.org; rfarjadrad@marvell.com; suresh@apexsemi.com;
   bapi.vinnakota@gmail.com
CR [Anonymous], BOW GITHUB REPORT
   Ardalan S, 2020, P HOT INT
   Farjadrad R, 2019, SYMP HI PER INT, P27, DOI 10.1109/HOTI.2019.00020
   Hutner M., P IEEE 38 VLSI TEST, V2020, P1
   Lee HJ, 2020, IEEE CUST INTEGR CIR, DOI 10.1109/cicc48029.2020.9075914
   Loke ALS, 2009, IEEE CUST INTEGR CIR, P605, DOI 10.1109/CICC.2009.5280778
   Standard JEDEC, 2013, JESD235
   Tseng CF, 2016, ELEC COMP C, P1, DOI [10.1109/ECTC.2016.65, 10.1109/ICAUMS.2016.8479943]
NR 8
TC 11
Z9 12
U1 1
U2 18
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2021
VL 41
IS 1
BP 54
EP 60
DI 10.1109/MM.2020.3040410
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QA3KA
UT WOS:000613345000009
DA 2024-07-18
ER

PT J
AU Pellegrini, A
   Tummala, A
   Jalal, J
   Werkheiser, M
   Kona, A
   Stephens, N
   Bruce, M
   Ishii, Y
   Pusdesris, J
   Raja, A
   Abernathy, C
   Koppanalil, J
   Ringe, T
AF Pellegrini, Andrea
   Tummala, Ashok
   Jalal, Jamshed
   Werkheiser, Mark
   Kona, Anitha
   Stephens, Nigel
   Bruce, Magnus
   Ishii, Yasuo
   Pusdesris, Joseph
   Raja, Abhishek
   Abernathy, Chris
   Koppanalil, Jinson
   Ringe, Tushar
TI The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen
   Cloud-to-Edge Infrastructure SoC
SO IEEE MICRO
LA English
DT Article
DE Pipelines; Computer architecture; Prefetching; Hardware; Security; Cloud
   computing
AB Recent years have seen an explosion of demand for high-performance, high-efficiency compute available at scale. This demand has skyrocketed with the move to the public cloud and 5G networking, where compute nodes must operate within strict latency constraints and power budgets. The Neoverse N1 platform is Arm's latest high end offering from a scalable portfolio of IP for high performance and energy efficient machines.
C1 [Pellegrini, Andrea; Stephens, Nigel; Bruce, Magnus; Ishii, Yasuo; Pusdesris, Joseph; Raja, Abhishek; Abernathy, Chris; Koppanalil, Jinson] Arm, Austin, TX 78735 USA.
   [Tummala, Ashok; Jalal, Jamshed; Werkheiser, Mark; Ringe, Tushar] Arm, Syst IP Grp, Austin, TX USA.
   [Kona, Anitha] Arm, Cent Technol Grp, Austin, TX USA.
RP Pellegrini, A (corresponding author), Arm, Austin, TX 78735 USA.
EM Andrea.Pellegrini@arm.com; Ashok.Tummala@arm.com; Jamshed.Jalal@arm.com;
   Mark.Werkheiser@arm.com; Anitha.Kona@arm.com; Nigel.Stephens@arm.com;
   Magnus.Bruce@arm.com; Yasuo.Ishii@arm.com; Joseph.Pusdesris@arm.com;
   Abhishek.Raja@arm.com; Chris.Abernathy@arm.com;
   Jinson.Koppanalil@arm.com; Tushar.Ringe@arm.com
RI Ishii, Yasuo/JXM-6929-2024
OI Pellegrini, Andrea/0000-0003-3504-7055
CR Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
NR 2
TC 35
Z9 42
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2020
VL 40
IS 2
SI SI
BP 53
EP 62
DI 10.1109/MM.2020.2972222
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KX9IU
UT WOS:000522189700008
DA 2024-07-18
ER

PT J
AU Wade, M
   Meade, R
   Ramamurthy, C
   Rust, M
   Sedgwick, F
   Stojanovic, V
   Van Orden, D
   Zhang, C
   Sun, C
   Shumarayev, SY
   OKeeffe, C
   Anderson, E
   Hoang, TT
   Kehlet, D
   Mahajan, RV
   Guzy, MT
   Chan, AL
   Tran, T
   Ardalan, S
   Bhargava, P
   Buchbinder, S
   Davenport, ML
   Fini, J
   Lu, HW
   Li, C
AF Wade, Mark
   Meade, Roy
   Ramamurthy, Chandru
   Rust, Michael
   Sedgwick, Forrest
   Stojanovic, Vladimir
   Van Orden, Derek
   Zhang, Chong
   Sun, Chen
   Shumarayev, Sergey Y.
   OKeeffe, Conor
   Anderson, Erik
   Hoang, Tim T.
   Kehlet, David
   Mahajan, Ravi V.
   Guzy, Matthew T.
   Chan, Allen
   Tran, Tina
   Ardalan, Shahab
   Bhargava, Pavan
   Buchbinder, Sidney
   Davenport, Michael
   Fini, John
   Lu, Haiwei
   Li, Chen
TI TeraPHY: A Chiplet Technology for Low-Power, High-Bandwidth In-Package
   Optical I/O
SO IEEE MICRO
LA English
DT Article
DE Optical fibers; Photonics; High-speed optical techniques; Energy
   efficiency; Bandwidth; Packaging; optical I; O; silicon photonics; FPGA;
   chiplets; multi-chip package; AIB; EMIB
AB In this article, we present TeraPHY, a monolithic electronic-photonic chiplet technology for low power and low latency, multi-Tb/s chip-to-chip communications. Integration of the TeraPHY optical technology with open source advanced interconnect bus interface enables communication between chips at board, rack, and row level at the energy and latency cost of in-package interconnect. This enables the design of logically connected but physically separated large-scale and high-performance digital systems. The copackaging integration approach is demonstrated by integrating the TeraPHY die into the Intel Stratix10 FPGA multichip package.
C1 [Wade, Mark; Meade, Roy; Ramamurthy, Chandru; Rust, Michael; Sedgwick, Forrest; Stojanovic, Vladimir; Van Orden, Derek; Zhang, Chong; Sun, Chen; Anderson, Erik; Ardalan, Shahab; Bhargava, Pavan; Buchbinder, Sidney; Davenport, Michael; Fini, John; Lu, Haiwei; Li, Chen] Ayar Labs Inc, Emeryville, CA 94608 USA.
   [Shumarayev, Sergey Y.; OKeeffe, Conor; Hoang, Tim T.; Kehlet, David; Mahajan, Ravi V.; Guzy, Matthew T.; Chan, Allen; Tran, Tina] Intel Corp, Santa Clara, CA 95051 USA.
C3 Intel Corporation
RP Wade, M (corresponding author), Ayar Labs Inc, Emeryville, CA 94608 USA.
EM mark@ayarlabs.com; roy@ayarlabs.com; chandru@ayarlabs.com;
   michael@ayarlabs.com; forrest@ayarlabs.com; vladimir@ayarlabs.com;
   derek@ayarlabs.com; chong@ayarlabs.com; chen@ayarlabs.com;
   sergey.yuryevich.shumarayev@intel.com; conor.o.keeffe@intel.com;
   erik@ayarlabs.com; tim.tri.hoang@intel.com; david.kehlet@intel.com;
   ravi.v.mahajan@intel.com; matthew.t.guzy@intel.com;
   allen.chan@intel.com; tina.c.zhong@intel.com; shahab@ayarlabs.com;
   pavan@ayarlabs.com; sidney@ayarlabs.com; mike@ayarlabs.com;
   john@ayarlabs.com; haiwei@ayarlabs.com; chen.li@ayarlabs.com
FU DARPA MTO office [HR00111790020, N66001-19-9-4010]
FX The authors would like to thank Dr. W. Chappell, Dr. G. Keeler, Dr. D.
   Green, andMr. A. Olofsson for their support. This work was supported by
   the DARPA MTO office<SUP>7</SUP> Contract HR00111790020 and Contract
   N66001-19-9-4010.
CR Akhter M, 2017, 2017 IEEE 25TH ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), P25, DOI 10.1109/HOTI.2017.23
   [Anonymous], 2019, COMMON HETEROGENEOUS
   Intel, 2019, AIB SPEC
   Keeler G, DARPA ERI SUMMIT 201
   Mahajan R, 2016, ELEC COMP C, P557, DOI 10.1109/ECTC.2016.201
   Shumarayev Sergey., 2017, P HOT CHIPS 29 S
   Sun C, 2015, NATURE, V528, P534, DOI 10.1038/nature16454
   Wade M., 2018, European Conference on Optical Communication (ECOC), P1
NR 8
TC 59
Z9 76
U1 8
U2 59
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2020
VL 40
IS 2
SI SI
BP 63
EP 71
DI 10.1109/MM.2020.2976067
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KX9IU
UT WOS:000522189700009
DA 2024-07-18
ER

PT J
AU Misoczki, R
   Gulley, S
   Gopal, V
   Dixon, MG
   Vrsalovic, H
   Feghali, WK
AF Misoczki, Rafael
   Gulley, Sean
   Gopal, Vinodh
   Dixon, Martin G.
   Vrsalovic, Hrvoje
   Feghali, Wajdi K.
TI Toward Postquantum Security for Embedded Cores
SO IEEE MICRO
LA English
DT Article
C1 [Misoczki, Rafael; Gulley, Sean; Gopal, Vinodh; Vrsalovic, Hrvoje] Intel Corp, Santa Clara, CA 95051 USA.
   [Dixon, Martin G.] Intel Corp, Intel Prod Assurance & Secur IPAS Grp, Santa Clara, CA 95051 USA.
   [Dixon, Martin G.] Intel Corp, Architecture, Santa Clara, CA 95051 USA.
   [Feghali, Wajdi K.] Intel Corp, Secur & Algorithms Ctr Innovat, Data Ctr Grp, Santa Clara, CA 95051 USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation; Intel
   Corporation
RP Misoczki, R (corresponding author), Intel Corp, Santa Clara, CA 95051 USA.
EM rafael.misoczki@intel.com; sean.gulley@intel.com;
   vinodh.gopal@intel.com; martin.dixon@intel.com;
   harvey.vrsalovic@intel.com; wajdi.feghali@intel.com
CR Bernstein D.J., 2017, SPHINCS+ submission to the NIST post-quantum project
   Beullens W., 2017, LUOV SUBMISSION NIST
   Bindel N., 2017, QTESLA SUBMISSION NI
   Casanova A., 2017, GEMSS SUBMISSION NIS
   Ding J., 2017, RAINBOW SUBMISSION N
   Grover L. K., 1996, Proceedings of the Twenty-Eighth Annual ACM Symposium on the Theory of Computing, P212, DOI 10.1145/237814.237866
   Hulsing A., 2018, RFC 8391, V8391, P1, DOI DOI 10.17487/RFC8391
   Lyubashevsky Vadim, 2017, CRYSTALS-Dilithium. Submission to the NIST Post-quantum Cryptography Standardization Process (2017)
   Prest T., 2017, FALCON SUBMISSION NI
   Samardjiska S., 2017, MQDSS SUBMISSION NIS
   SHOR PW, 1994, AN S FDN CO, P124
   Zaverucha G., 2017, PICNIC SUBMISSION NI
NR 12
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2019
VL 39
IS 4
SI SI
BP 17
EP 26
DI 10.1109/MM.2019.2920203
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IM0XV
UT WOS:000477713900004
OA Bronze
DA 2024-07-18
ER

PT J
AU Gervasi, B
AF Gervasi, Bill
TI Will Carbon Nanotube Memory Replace DRAM?
SO IEEE MICRO
LA English
DT Article
ID FILM
AB In this paper, we discuss an exciting memory technology made from carbon nanotubes. Carbon nanotubes provide a predictable resistive element that can be used to fabricate very dense and very fast-switching memory cells. Nantero NRAM employs electrostatic forces to connect and disconnect these nanotubes in a memory design notably impervious to external effects including heat, shock and vibration, magnetism, and radiation. NRAM maintains its state permanently and may be rewritten arbitrarily many times without degrading. Not only NRAM is well positioned to replace DRAM in existing applications, but also its combination of high speed, persistence, density, and low power enables a slew of exciting new applications. Production of NRAM devices is on track for near-term commercialization through Nantero licensees.
C1 [Gervasi, Bill] Nantero Inc, Wouborn, MA 01801 USA.
RP Gervasi, B (corresponding author), Nantero Inc, Wouborn, MA 01801 USA.
EM bilge@nantero.com
CR [Anonymous], 2017, JEDEC            JUN
   Choi WB, 2003, APPL PHYS LETT, V82, P275, DOI 10.1063/1.1536713
   Fu WY, 2009, NANO LETT, V9, P921, DOI 10.1021/nl801656w
   Fuhrer MS, 2002, NANO LETT, V2, P755, DOI 10.1021/nl025577o
   Geier ML, 2015, NAT NANOTECHNOL, V10, P944, DOI [10.1038/nnano.2015.197, 10.1038/NNANO.2015.197]
   Gervasi B., 2018, EE NEWS          MAR
   Gilmer DC, 2018, NANOTECHNOLOGY, V29, DOI 10.1088/1361-6528/aaaacb
   Handy J., 2018, ELECTRONICDESIGN FEB
   Hoberman B., 2017, ELECTRONICDESIGN JAN
   Kolesnikov A., 2018, SCI REPORTS
   Malventano A., 2017, PC PERSPECTIVE   JUN
   Merritt R., 2018, EE TIMES
   Shilov A., 2018, ANANDTECH        OCT
   Shilov A., 2018, ANANDTECH        MAY
NR 14
TC 8
Z9 9
U1 0
U2 17
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2019
VL 39
IS 2
SI SI
BP 45
EP 51
DI 10.1109/MM.2019.2897560
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP7EG
UT WOS:000461849800007
DA 2024-07-18
ER

PT J
AU Nag, A
   Balasubramonian, R
   Srikumar, V
   Walker, R
   Shafiee, A
   Strachan, JP
   Muralimanohar, N
AF Nag, Anirban
   Balasubramonian, Rajeev
   Srikumar, Vivek
   Walker, Ross
   Shafiee, Ali
   Strachan, John Paul
   Muralimanohar, Naveen
TI Newton: Gravitating Towards the Physical Limits of Crossbar Acceleration
SO IEEE MICRO
LA English
DT Article
AB Many recent works take advantage of highly parallel analog in-situ computation in memristor crossbars to accelerate the many vector-matrix multiplication operations in deep neural networks (DNNs). However, these in-situ accelerators have two significant shortcomings: The ADCs account for a large fraction of chip power and area, and these accelerators adopt a homogeneous design in which every resource is provisioned for the worst case. By addressing both problems, the new architecture, called Newton, moves closer to achieving optimal energy per neuron for crossbar accelerators. We introduce new techniques that apply at different levels of the tile hierarchy, some leveraging heterogeneity and others relying on divide-and-conquer numeric algorithms to reduce computations and ADC pressure. Finally, we place constraints on how a workload is mapped to tiles, thus helping reduce resource-provisioning in tiles. For many convolutional-neural-network (CNN) dataflows and structures, Newton achieves a 77-percent decrease in power, 51-percent improvement in energy-efficiency, and 2.1x higher throughput/area, relative to the state-of-the-art In-Situ Analog Arithmetic in Crossbars (ISAAC) accelerator.
C1 [Nag, Anirban; Balasubramonian, Rajeev; Srikumar, Vivek] Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA.
   [Walker, Ross] Univ Utah, Dept Elect & Comp Engn, Salt Lake City, UT 84112 USA.
   [Shafiee, Ali] Samsung, Seoul, South Korea.
   [Strachan, John Paul] Hewlett Packard Enterprise, Palo Alto, CA USA.
   [Muralimanohar, Naveen] Amazon, Seattle, WA USA.
C3 Utah System of Higher Education; University of Utah; Utah System of
   Higher Education; University of Utah; Amazon.com
RP Nag, A (corresponding author), Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA.
EM anirban@cs.utah.edu; rajeev@cs.utah.edu; svivek@cs.utah.edu;
   ross.walker@utah.edu; ali.shafiee@samsung.com;
   john-paul.strachan@hpe.com; naveen.murali@gmail.com
RI Strachan, John Paul/AAD-1240-2020
OI Strachan, John Paul/0000-0002-1382-3677
CR [Anonymous], ACM IEEE 43 ANN INT
   [Anonymous], INT S COMP ARCH ISCA
   [Anonymous], 2017, ACM IEEE 44 ANN INT
   Chen Y., 2014, 47 ANN IEEE ACM INT
   Chi P., 2016, ACM IEEE 43 ANN INT
   Danial L., 2018, IEEE T EMERGING TOPI
   Gupta S., 2015, ICML 15 P 32 INT C I, V37
   Hu M., 2018, WILEY VCH ADV MAT
   Hu M., 2016, 53 ACM EDAC IEEE DES
   Kull L., 2013, IEEE J SOLID STATE C, V48
   Nag A, 2018, NEWTON GRAVITATING P
NR 11
TC 36
Z9 45
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2018
VL 38
IS 5
BP 41
EP 49
DI 10.1109/MM.2018.053631140
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GV7UB
UT WOS:000446337400007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Shin, D
   Lee, J
   Lee, J
   Lee, J
   Yoo, HJ
AF Shin, Dongjoo
   Lee, Jinmook
   Lee, Jinsu
   Lee, Juhyoung
   Yoo, Hoi-Jun
TI DNPU: An Energy-Efficient Deep-Learning Processor with Heterogeneous
   Multi-Core Architecture
SO IEEE MICRO
LA English
DT Article
AB An energy-efficient deep-learning processor called DNPU is proposed for the embedded processing of convolutional neural networks (CNNs) and recurrent neural networks (RNNs) in mobile platforms. DNPU uses a heterogeneous multi-core architecture to maximize energy efficiency in both CNNs and RNNs. In each core, a memory architecture, data paths, and processing elements are optimized depending on the characteristics of each network. Also, a mixed workload division method is proposed to minimize off-chip memory access in CNNs, and a quantization table-based matrix multiplier is proposed to remove duplicated multiplications in RNNs.
C1 [Shin, Dongjoo; Lee, Jinmook; Lee, Jinsu; Lee, Juhyoung] Korea Adv Inst Sci & Technol, Daejeon, South Korea.
   [Yoo, Hoi-Jun] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Korea Advanced
   Institute of Science & Technology (KAIST)
RP Shin, D (corresponding author), Korea Adv Inst Sci & Technol, Daejeon, South Korea.
EM imdjdj@kaist.ac.kr; jinmooklee@kaist.ac.kr; jinsulee@kaist.ac.kr;
   juhyoung@kaist.ac.kr; hjyoo@kaist.ac.kr
RI YOO, HOI-JUN/C-1558-2011
CR [Anonymous], 2015, IEEE C COMP VIS PATT
   [Anonymous], 2015, P IEEE C COMPUTER VI
   [Anonymous], 1997, NEURAL COMPUT
   [Anonymous], 2003, HDB BRAIN THEORY NEU
   [Anonymous], 2017, ACM IEEE 44 ANN INT
   Desoli G., 2017, IEEE INT SOL STAT CI
   Khan I, 2016, 2016 13TH IEEE ANNUAL CONSUMER COMMUNICATIONS & NETWORKING CONFERENCE (CCNC)
   Moons B., 2016, IEEE S VLSI CIRC VLS
   Moons B., 2017, IEEE INT SOL STAT CI
   PAL SK, 1992, IEEE T NEURAL NETWOR, V3, P683, DOI 10.1109/72.159058
   Shin Dongjoo, 2017, IEEE INT SOL STAT CI
   Simonyan K, 2015, IEEE INT C ICLR
NR 12
TC 40
Z9 47
U1 1
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2018
VL 38
IS 5
BP 85
EP 93
DI 10.1109/MM.2018.053631145
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GV7UB
UT WOS:000446337400012
DA 2024-07-18
ER

PT J
AU Liu, ZH
   Yazdanbakhsh, A
   Park, T
   Esmaeilzadeh, H
   Kim, NS
AF Liu, Zhenhong
   Yazdanbakhsh, Amir
   Park, Taejoon
   Esmaeilzadeh, Hadi
   Kim, Nam Sung
TI SiMul: An Algorithm-Driven Approximate Multiplier Design for Machine
   Learning
SO IEEE MICRO
LA English
DT Article
AB The need to support various machine learning (ML) algorithms on energy-constrained computing devices has steadily grown. In this article, we propose an approximate multiplier, which is a key hardware component in various ML accelerators. Dubbed SiMul, our approximate multiplier features user-controlled precision that exploits the common characteristics of ML algorithms. SiMul supports a tradeoff between compute precision and energy consumption at runtime, reducing the energy consumption of the accelerator while satisfying a desired inference accuracy requirement. Compared improves the energy efficiency of multiplication by 11.6x to 3.2x while achieving 81.7-percent to 98.5-percent precision for individual multiplication operations (96.0-, 97.8-, and 97.7-percent inference accuracy for three distinct applications, respectively, compared to the baseline inference accuracy of 98.3, 99.0, and 97.7 percent using precise multipliers). A neural accelerator implemented with our multiplier can provide 1.7x (up to 2.1x) higher energy efficiency over one implemented with the precise multiplier with a negligible impact on the accuracy of the output for various applications.
C1 [Liu, Zhenhong; Kim, Nam Sung] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
   [Yazdanbakhsh, Amir] Georgia Inst Technol, Alternat Comp Technol ACT Lab, Atlanta, GA 30332 USA.
   [Park, Taejoon] Hanyang Univ, Dept Robot Engn, Seoul, South Korea.
   [Park, Taejoon] Hanyang Univ, Collaborat AI Robot Engn CARE Ctr, Seoul, South Korea.
   [Esmaeilzadeh, Hadi] Univ Calif San Diego, La Jolla, CA 92093 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University System of Georgia; Georgia Institute of Technology; Hanyang
   University; Hanyang University; University of California System;
   University of California San Diego
RP Liu, ZH (corresponding author), Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
EM zliu118@illinois.edu; a.yazdanbakhsh@gatech.edu; taejoon@hanyang.ac.kr;
   hadi@eng.ucsd.edu; nskim@illinois.edu
RI Yazdanbakhsh, Amir/AFK-5828-2022; Yazdanbakhsh, Amir/AAG-4226-2022
OI Yazdanbakhsh, Amir/0000-0001-8199-7671
FU Samsung Electronics; NSF [CNS-1705047]
FX This work is supported in part by Samsung Electronics and the NSF
   (CNS-1705047).
CR Albericio J., 2017, P 45 INT S COMP ARCH
   Albericio Jorge, 2017, P 50 ANN IEEE ACM IN
   [Anonymous], 2015, P 48 INT S MICR
   [Anonymous], MNIST DATABASE HANDW
   [Anonymous], P 38 INT S COMP ARCH
   Babic Z, 2011, MICROPROCESS MICROSY, V35, P23, DOI 10.1016/j.micpro.2010.07.001
   Chapman K., 1996, INT S LOW POW EL DES
   Chapman K., 1996, CONSTANT COEFFICIENT
   Esmaeilzadeh H., 2012, P 45 ANN IEEE ACM IN
   Gupta V., 2011, INT S LOW POW EL DES
   LeCun Y., MNIST DATABASE HANDW
   REAGEN B, 2016, INFORM PROCESSING LE, DOI DOI 10.1016/J.IPL.2005.05.019
   Sakhi O., FACE DETECTION USING
   Sakhi O., TI 46 WORD SPEECH DA
   Sharman H., 2018, P 50 ANN IEEE ACM IN
   Verstraeten D, 2005, INFORM PROCESS LETT, V95, P521, DOI 10.1016/j.ipl.2005.05.019
   Yazdanbakhsh A., 2015, P 47 DES AUT C DAC
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
   Yazdanbakhsh Amir, 2018, P 45 INT S COMP ARCH
NR 19
TC 13
Z9 16
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2018
VL 38
IS 4
BP 50
EP 59
DI 10.1109/MM.2018.043191125
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ1QK
UT WOS:000441410600007
DA 2024-07-18
ER

PT J
AU Jackson, SM
   Paul, JM
AF Jackson, Scott M.
   Paul, JoAnn M.
TI Building Maze Solutions with Computational Dreaming
SO IEEE MICRO
LA English
DT Article
AB Computational dreaming (CD), inspired by the massively parallel structure and dreaming process of the human brain, uses a multiple-instruction, single-datastream (MISD) architecture during the dream phase to develop, from scratch, a simplified and optimized architecture for the awake phase. The authors' maze-solving CD simulator is about seven times superior to random model selection. Half of its solutions match optimal human-generated algorithms.
C1 [Jackson, Scott M.] Virginia Tech, Blacksburg, VA 24061 USA.
   [Paul, JoAnn M.] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA USA.
C3 Virginia Polytechnic Institute & State University; Virginia Polytechnic
   Institute & State University
RP Jackson, SM (corresponding author), Virginia Tech, Blacksburg, VA 24061 USA.
EM jackson.scott.m@gmail.com; jmpaul@vt.edu
FU National Science Foundation [1043341]; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [1043341] Funding
   Source: National Science Foundation
FX This research was supported in part by the National Science Foundation
   under grant 1043341. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the NSF.
CR Azevedo FAC, 2009, J COMP NEUROL, V513, P532, DOI 10.1002/cne.21974
   Brar G.S., 2014, THESIS
   Brotherson S.E., 2005, FS609 N DAK STAT U
   Gupta V., 2012, Evaluating scalability of multi-threaded applications on a many-core platform
   Hawkins J., 2004, On intelligence
   Jackson SL, 2014, THESIS
   Kent CG, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2501626.2501639
   Kozyrakis C, 2010, IEEE MICRO, V30, P8, DOI 10.1109/MM.2010.73
   Louie K, 2001, NEURON, V29, P145, DOI 10.1016/S0896-6273(01)00186-6
   Mott M., 2010, US TODAY
   MOUNTCASTLE V., 1978, An organizing principle for cerebral function: The unit model and the distributed system
   Suleman MA, 2008, ACM SIGPLAN NOTICES, V43, P277, DOI 10.1145/1353536.1346317
NR 12
TC 0
Z9 0
U1 2
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2017
VL 37
IS 4
BP 64
EP 71
DI 10.1109/MM.2017.3211125
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH3CS
UT WOS:000411022900008
OA Green Published
DA 2024-07-18
ER

PT J
AU Guo, KY
   Han, S
   Yao, S
   Wang, Y
   Xie, Y
   Yang, HZ
AF Guo, Kaiyuan
   Han, Song
   Yao, Song
   Wang, Yu
   Xie, Yuan
   Yang, Huazhong
TI SOFTWARE-HARDWARE CODESIGN FOR EFFICIENT NEURAL NETWORK ACCELERATION
SO IEEE MICRO
LA English
DT Article
AB DESIGNERS MAKING DEEP LEARNING COMPUTING MORE EFFICIENT CANNOT RELY SOLELY ON HARDWARE. INCORPORATING SOFTWARE-OPTIMIZATION TECHNIQUES SUCH AS MODEL COMPRESSION LEADS TO SIGNIFICANT POWER SAVINGS AND PERFORMANCE IMPROVEMENT. THIS ARTICLE PROVIDES AN OVERVIEW OF DEEPHI'S TECHNOLOGY FLOW, INCLUDING COMPRESSION, COMPILATION, AND HARDWARE ACCELERATION. TWO ACCELERATORS ACHIEVE EXTREMELY HIGH ENERGY EFFICIENCY FOR BOTH CLIENT AND DATACENTER APPLICATIONS WITH CONVOLUTIONAL AND RECURRENT NEURAL NETWORKS.
C1 [Guo, Kaiyuan; Wang, Yu; Yang, Huazhong] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China.
   [Guo, Kaiyuan; Han, Song; Yao, Song; Wang, Yu] DeePhi, Beijing, Peoples R China.
   [Han, Song] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
   [Xie, Yuan] Univ Calif Santa Barbara, Scalable & Energy Efficient Architecture Lab SEAL, Santa Barbara, CA 93106 USA.
C3 Tsinghua University; Stanford University; University of California
   System; University of California Santa Barbara
RP Guo, KY (corresponding author), Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China.; Guo, KY (corresponding author), DeePhi, Beijing, Peoples R China.
EM gky15@mails.tsinghua.edu.cn; songhan@stanford.edu; songyao@deephi.tech;
   yu-wang@mail.tsinghua.edu.cn; yuanxie@ece.ucsb.edu;
   yanghz@tsinghua.edu.cn
RI Guo, Kaiyuan/JXL-7023-2024; Han, Song/AAR-9464-2020; Wang,
   Fei/KEH-6292-2024; Wang, Yu/B-7985-2011
OI Han, Song/0000-0002-4186-7618; Wang, Yu/0000-0001-6108-5157
CR Amodei D, 2016, PR MACH LEARN RES, V48
   [Anonymous], PROC CVPR IEEE
   Antol S, 2015, IEEE I CONF COMP VIS, P2425, DOI 10.1109/ICCV.2015.279
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Hannun A, 2014, ARXIV14125567V2CSCL
   Karpathy A, 2015, PROC CVPR IEEE, P3128, DOI 10.1109/CVPR.2015.7298932
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Simonyan K., 2014, 14091556 ARXIV
   Sutskever I, 2014, ADV NEUR IN, V27
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
NR 11
TC 57
Z9 68
U1 0
U2 27
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2017
VL 37
IS 2
BP 18
EP 25
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EV4JT
UT WOS:000401726500004
DA 2024-07-18
ER

PT J
AU Roca, D
   Nemirovsky, D
   Nemirovsky, M
   Milito, R
   Valero, M
AF Roca, Damian
   Nemirovsky, Daniel
   Nemirovsky, Mario
   Milito, Rodolfo
   Valero, Mateo
TI EMERGENT BEHAVIORS IN THE INTERNET OF THINGS: THE ULTIMATE
   ULTRA-LARGE-SCALE SYSTEM
SO IEEE MICRO
LA English
DT Article
AB The hierarchical emergent behaviors (heb) paradigm builds on the concepts of emergent behavior and hierarchical organization to address ultra-largescale systems' challenges. specifically, it relies on the emergent behaviors induced by local rules at each level of the hierarchy. The authors discuss the modifications to classical iot architectures required by heb and the accompanying challenges. Heb ideas are illustrated through the use case of autonomous vehicles.
C1 [Roca, Damian] Barcelona Supercomp Ctr, Unconvent Comp Architectures & Networks Grp, Barcelona, Spain.
   [Nemirovsky, Daniel] Barcelona Supercomp Ctr, Comp Architecture Parallel Paradigms Grp, Barcelona, Spain.
   [Nemirovsky, Mario] Barcelona Supercomp Ctr, ICREA, Barcelona, Spain.
   [Milito, Rodolfo] Cisco Syst, Chief Technol & Architecture Off, San Jose, CA USA.
   [Valero, Mateo] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Valero, Mateo] Univ Politecn Cataluna, Comp Architecture Dept, E-08028 Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya; Barcelona Supercomputer
   Center (BSC-CNS); ICREA; Universitat Politecnica de Catalunya; Barcelona
   Supercomputer Center (BSC-CNS); Cisco Systems Inc; Universitat
   Politecnica de Catalunya; Barcelona Supercomputer Center (BSC-CNS);
   Universitat Politecnica de Catalunya
RP Roca, D (corresponding author), Barcelona Supercomp Ctr, Unconvent Comp Architectures & Networks Grp, Barcelona, Spain.
EM damian.roca@bsc.es; daniel.nemirovsky@bsc.es; mario.nemirovsky@bsc.es;
   romilito@cisco.com; mateo.valero@bsc.es
RI Valero, Mateo/L-5709-2014
OI Valero, Mateo/0000-0003-2917-2482; Roca, Damian/0000-0003-3077-6187
FU Fundacion La Caixa; Spanish Government (Severo Ochoa) [SEV2015-0493];
   Spanish Ministry of Science and Innovation [TIN2015-65316-P]; ICREA
   Funding Source: Custom
FX Damian Roca was supported by a doctoral scholarship provided by
   Fundacion La Caixa. This work has been supported by the Spanish
   Government (Severo Ochoa grants SEV2015-0493) and by the Spanish
   Ministry of Science and Innovation (contracts TIN2015-65316-P).
CR [Anonymous], 1998, Self-organized criticality
   [Anonymous], 1991, FACETS SYSTEMS SCI
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Bonabeau E, 1997, TRENDS ECOL EVOL, V12, P188, DOI 10.1016/S0169-5347(97)01048-3
   Gerla M, 2014, 2014 IEEE WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P241, DOI 10.1109/WF-IoT.2014.6803166
   Kushleyev A, 2013, AUTON ROBOT, V35, P287, DOI 10.1007/s10514-013-9349-9
   Maier M. W., 1996, INCOSE INT S, V6, P565, DOI [10.1002/j.2334-5837.1996.tb02054.x, DOI 10.1002/J.2334-5837.1996.TB02054.X]
   MATARIC MJ, 1993, COM ADAP SY, P432
   Northrop L., 2006, ULTRALARGE SCALE SYS
   Reynolds CW., 1987, SIGGRAPH Comput. Graph., V21, P25, DOI [10.1145/37402.37406, DOI 10.1145/37402.37406]
   Saska M, 2014, INT J ROBOT RES, V33, P1393, DOI 10.1177/0278364914530482
   Taft J., 2012, CISC VIS NETW IND GL
   VARAIYA P, 1993, IEEE T AUTOMAT CONTR, V38, P195, DOI 10.1109/9.250509
NR 13
TC 22
Z9 26
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2016
VL 36
IS 6
BP 36
EP 44
DI 10.1109/MM.2016.102
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6EA
UT WOS:000390422600006
OA Green Published
DA 2024-07-18
ER

PT J
AU Hauswald, J
   Laurenzano, MA
   Zhang, YQ
   Li, C
   Rovinski, A
   Khurana, A
   Dreslinski, RG
   Mudge, T
   Petrucci, V
   Tang, LJ
   Mars, J
AF Hauswald, Johann
   Laurenzano, Michael A.
   Zhang, Yunqi
   Li, Cheng
   Rovinski, Austin
   Khurana, Arjun
   Dreslinski, Ronald G.
   Mudge, Trevor
   Petrucci, Vinicius
   Tang, Lingjia
   Mars, Jason
TI SIRIUS IMPLICATIONS FOR FUTURE WAREHOUSE-SCALE COMPUTERS
SO IEEE MICRO
LA English
DT Article
AB DEMAND IS EXPECTED TO GROW SIGNIFICANTLY FOR CLOUD SERVICES THAT DELIVER SOPHISTICATED ARTIFICIAL INTELLIGENCE ON THE CRITICAL PATH OF USER QUERIES, AS IS THE CASE WITH INTELLIGENT PERSONAL ASSISTANTS SUCH AS APPLE'S SIRI. IF THE PREDICTION OF THE TREND IS CORRECT, THESE TYPES OF APPLICATIONS WILL LIKELY CONSUME MOST OF THE WORLD'S COMPUTING CYCLES. THE SIRIUS PROJECT WAS MOTIVATED TO INVESTIGATE WHAT THIS FUTURE MIGHT LOOK LIKE AND HOW CLOUD ARCHITECTURES SHOULD EVOLVE TO ACHIEVE IT.
C1 [Hauswald, Johann; Laurenzano, Michael A.; Zhang, Yunqi; Khurana, Arjun; Dreslinski, Ronald G.; Tang, Lingjia; Mars, Jason] Univ Michigan, Dept Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Li, Cheng] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Rovinski, Austin] Univ Michigan, Elect Engn, Ann Arbor, MI 48109 USA.
   [Mudge, Trevor] Univ Michigan, Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Petrucci, Vinicius] Univ Fed Bahia, Dept Comp Sci, BR-41170290 Salvador, BA, Brazil.
C3 University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan; University of Michigan System;
   University of Michigan; University of Michigan System; University of
   Michigan; Universidade Federal da Bahia
RP Hauswald, J (corresponding author), Univ Michigan, Dept Comp Sci & Engn, Ann Arbor, MI 48109 USA.
EM jahausw@umich.edu; mlaurenz@umich.edu; yunqi@umich.edu;
   elfchris@umich.edu; rovinski@umich.edu; khuranaa@umich.edu;
   rdreslin@umich.edu; tnm@umich.edu; petrucci@dcc.ufba.br;
   lingjia@umich.edu; profmars@umich.edu
RI Petrucci, Vinicius/ABA-6539-2021
OI Li, Cheng/0000-0002-9991-4472
CR [Anonymous], 2001, CONDITIONAL RANDOM F
   [Anonymous], 2015, SIRIUS OPEN END TO E
   Barroso Luiz Andr., 2013, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, V2nd
   Bay H, 2006, LECT NOTES COMPUT SC, V3951, P404, DOI 10.1007/11744023_32
   Bradski G., 2008, LEARNING OPENCV
   Chong J., 2011, GPU COMPUTING GEMS E
   Dean J., 2012, ADV NEURAL INFORM PR, P1223
   Ferrucci D, 2010, AI MAG, V31, P59, DOI 10.1609/aimag.v31i3.2303
   FORNEY GD, 1973, P IEEE, V61, P268, DOI 10.1109/PROC.1973.9030
   Hauswald J, 2015, ACM SIGPLAN NOTICES, V50, P223, DOI [10.1145/2694344.2694347, 10.1145/2775054.2694347]
   Huggins-Daines D, 2006, INT CONF ACOUST SPEE, P185
   Metz C., 2015, WIRED           0324
   Okazaki N., 2007, BLOG
   PORTER MF, 1980, PROGRAM-AUTOM LIBR, V14, P130, DOI 10.1108/eb046814
   Povey D, 2011, IEEE WORKSHOP AUTOMA
   Rybach David, 2011, ASRU
NR 16
TC 1
Z9 1
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 42
EP 53
DI 10.1109/MM.2016.37
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500008
DA 2024-07-18
ER

PT J
AU Iturbe, X
   Ebrahim, A
   Benkrid, K
   Hong, C
   Arslan, T
   Perez, J
   Keymeulen, D
   Santambrogio, MD
AF Iturbe, Xabier
   Ebrahim, Ali
   Benkrid, Khaled
   Hong, Chuan
   Arslan, Tughrul
   Perez, Jon
   Keymeulen, Didier
   Santambrogio, Marco D.
TI R3TOS-BASED AUTONOMOUS FAULT-TOLERANT SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB This article describes the contributions of the reliable reconfigurable real-time operating system (r3tos) for building an autonomous fault-tolerant system using currently available xilinx partially reconfigurable field-programmable gate arrays. The authors present an r3tos-based inverter controller of a real-world railway traction system that is proven to recover from most of the errors provoked to it without requiring any human intervention.
C1 [Iturbe, Xabier; Ebrahim, Ali; Benkrid, Khaled; Hong, Chuan; Arslan, Tughrul] Univ Edinburgh, Edinburgh EH8 9YL, Midlothian, Scotland.
   [Perez, Jon] IK4 Ikerlan, Dept Elect, Bilbao, Spain.
   [Keymeulen, Didier] Jet Prop Lab, Pasadena, CA USA.
   Politecn Milan, Milan, Italy.
   [Ebrahim, Ali; Arslan, Tughrul] Univ Edinburgh, Syst Level Integrat Res Grp, Edinburgh EH8 9YL, Midlothian, Scotland.
   [Arslan, Tughrul] Univ Edinburgh, Sch Engn, Edinburgh EH8 9YL, Midlothian, Scotland.
C3 University of Edinburgh; National Aeronautics & Space Administration
   (NASA); NASA Jet Propulsion Laboratory (JPL); Polytechnic University of
   Milan; University of Edinburgh; University of Edinburgh
RP Iturbe, X (corresponding author), 4800 Oak Grove Dr, Pasadena, CA 91109 USA.
EM Xabier.Iturbe@jpl.nasa.gov
RI Ebrahim, Ali/IHO-9776-2023; Cerrolaza, Jon Perez/Y-7256-2018
OI Ebrahim, Ali/0000-0002-7477-504X; 
CR Becker T, 2007, ANN IEEE SYM FIELD P, P35, DOI 10.1109/FCCM.2007.29
   DeMara RF, 2005, 2005 Nasa/DoD Conference on Evolvable Hardware (EH-2005), Proceedings, P109, DOI 10.1109/EH.2005.11
   Ebrahim A., 2014, P INT C FIELD PROGR, DOI [10.1109/fpl.2014.6927386., DOI 10.1109/FPL.2014.6927386]
   Flynn A, 2009, DES AUT TEST EUROPE, P300
   Iturbe X., 2012, Proceedings of the 2012 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2012), P85, DOI 10.1109/AHS.2012.6268634
   Iturbe X., 2011, 2011 International Conference on Field Programmable Logic and Applications, P295, DOI 10.1109/FPL.2011.60
   Iturbe X., 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP 2010), P311, DOI 10.1109/DASIP.2010.5706281
   Iturbe X, 2013, IEEE T COMPUT, V62, P1542, DOI 10.1109/TC.2013.79
   Iturbe X, 2013, INT J RECONFIGURABLE, V2013, DOI 10.1155/2013/905057
   Montminy DP, 2007, NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P701
   Parris MG, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978810
   Poivey C., 2003, P IEEE NUCL SPAC RAD
   Sedcole P, 2006, IEE P-COMPUT DIG T, V153, P157, DOI 10.1049/ip-cdt:20050176
   Sedcole P, 2007, IEEE T VLSI SYST, V15, P1003, DOI 10.1109/TVLSI.2007.902203
   Viscarret U, 2010, IEEE ENER CONV, P4217, DOI 10.1109/ECCE.2010.5617717
NR 15
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2014
VL 34
IS 6
BP 19
EP 29
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AX0HQ
UT WOS:000346634000004
DA 2024-07-18
ER

PT J
AU Slijepcevic, M
   Kosmidis, L
   Abella, J
   Quiñones, E
   Cazorla, FJ
AF Slijepcevic, Mladen
   Kosmidis, Leonidas
   Abella, Jaume
   Quinones, Eduardo
   Cazorla, Francisco J.
TI TIMING VERIFICATION OF FAULT-TOLERANT CHIPS FOR SAFETY-CRITICAL
   APPLICATIONS IN HARSH ENVIRONMENTS
SO IEEE MICRO
LA English
DT Article
AB Critical real-time embedded systems feature complex safety-related, performance-demanding functionality. High-performance hardware and software can provide such functionality, but the use of aggressive technologies and architectures challenges time predictability and reliability. The authors propose a new approach to obtain trustworthy worst-case execution time estimates for safety-critical applications running on high-performance faulty hardware by using both timing-analysis techniques and minor hardware modifications.
C1 [Slijepcevic, Mladen; Kosmidis, Leonidas] Univ Politecn Cataluna, E-08028 Barcelona, Spain.
   [Abella, Jaume; Quinones, Eduardo; Cazorla, Francisco J.] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Abella, Jaume; Cazorla, Francisco J.] Barcelona Supercomp Ctr, CAOS Grp, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Universitat Politecnica de
   Catalunya; Barcelona Supercomputer Center (BSC-CNS); Universitat
   Politecnica de Catalunya; Barcelona Supercomputer Center (BSC-CNS)
RP Slijepcevic, M (corresponding author), C Jordi Girona 29,Edificio Nexus 2,1st Floor, Barcelona 08034, Spain.
EM mladen.slijepcevic@bsc.es
RI Quiñones, Eduardo/C-4697-2016; Abella, Jaume/B-7422-2016; Cazorla,
   Francisco J/D-7261-2016; Kosmidis, Leonidas/AAQ-7475-2020
OI Kosmidis, Leonidas/0000-0001-9751-1058
FU European Community's Seventh Framework Programme (FP7) under the PROXIMA
   Project [611085]; Spanish Ministry of Science and Innovation
   [TIN2012-34557]; HiPEAC Network of Excellence; Obra Social Fundacion la
   Caixa under grant Doctorado "la Caixa"-Severo Ochoa; Spanish Ministry of
   Education under the FPU [AP2010-4208]; Ministry of Economy and
   Competitiveness under Ramon y Cajal postdoctoral fellowship
   [RYC-2013-14717]
FX The research leading to these results received funding from the European
   Community's Seventh Framework Programme (FP7/2007-2013) under the
   PROXIMA Project (www.proxima-project.eu), grant agreement no. 611085.
   This work was also partially supported by the Spanish Ministry of
   Science and Innovation under grant TIN2012-34557 and the HiPEAC Network
   of Excellence. Mladen Slijepcevic is funded by the Obra Social Fundacion
   la Caixa under grant Doctorado "la Caixa"-Severo Ochoa. Leonidas
   Kosmidis is funded by the Spanish Ministry of Education under the FPU
   grant AP2010-4208. Jaume Abella is partially supported by the Ministry
   of Economy and Competitiveness under Ramon y Cajal postdoctoral
   fellowship number RYC-2013-14717.
CR Abella J., 2011, PROC 6 INT C HIGH PE, P97
   Abella J, 2008, IEEE INT ON LINE, P3, DOI 10.1109/IOLTS.2008.15
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Cazorla FranciscoJ., 2013, WCET, P64
   Charette R.N., 2009, IEEE SPECTRUM
   Cucu-Grosjean L, 2012, EUROMICRO, P91, DOI 10.1109/ECRTS.2012.31
   DeMicheli G, 2009, NANOSYSTEMS DESIGN AND TECHNOLOGY, P1
   Gizopoulos D, 2011, DES AUT TEST EUROPE, P533
   Guertin S., 2010, P NEPP EL TECHN WORK
   Hardy Damien., 2013, Proceedings of the 21st International conference on Real-Time Networks and Systems, P35
   Jalle J., 2014, P C DES AUT TEST EUR
   Kosmidis L, 2013, REAL TIM SYST SYMP P, P360, DOI 10.1109/RTSS.2013.43
   Massengill L. W., 2012, P IEEE INT REL PHYS
   McNairy C., 2005, P WORKSH HIGH PERF C
   Paolieri M, 2009, IEEE EMBED SYST LETT, V1, P86, DOI 10.1109/LES.2010.2041634
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Poovey J., 2007, Characterization of the EEMBC Benchmark Suite
   Slijepcevic M, 2014, DES AUT CON, DOI 10.1145/2593069.2593235
   Slijepcevic M, 2013, EUROMICRO, P237, DOI 10.1109/ECRTS.2013.33
   Wartel F, 2013, INT SYM IND EMBED, P241, DOI 10.1109/SIES.2013.6601497
   Wilhelm R., 2008, ACM T EMBED COMPUT S, V7
   Wilkerson C, 2008, CONF PROC INT SYMP C, P203, DOI 10.1109/ISCA.2008.22
NR 22
TC 4
Z9 4
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2014
VL 34
IS 6
BP 7
EP 18
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AX0HQ
UT WOS:000346634000003
DA 2024-07-18
ER

PT J
AU Stern, RH
AF Stern, Richard H.
TI <i>Alice v. CLS Bank</i>: Are US Business-Method and Software Patents
   Doomed? Part 2
SO IEEE MICRO
LA English
DT Article
EM rstern@khhte.com
CR Cromwell O., 1855, O CROMWELLS LETT SPE, V1, P448
   Duffy J., 2014, SCOTUS BLOG     0620
   Kappos D., 2014, SCOTUS BLOG     0620
   Merges R., 2014, SCOTUS BLOG     0620
   Stern R.H., 2009, EUROPEAN INTELLECTUA, V6, P6
   Stern R.H., 2011, EUROPEAN INTELLECTUA, V33, P115
   Stern RH, 2014, IEEE MICRO, V34, P64, DOI 10.1109/MM.2014.78
   Waters R, 2014, FINANCIAL TIMES
NR 8
TC 0
Z9 0
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2014
VL 34
IS 6
BP 97
EP 104
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AX0HQ
UT WOS:000346634000013
DA 2024-07-18
ER

PT J
AU Andrews, D
AF Andrews, David
TI OPERATING SYSTEMS RESEARCH FOR RECONFIGURABLE COMPUTING
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE OVERVIEWS HOW THE RAPID CHANGES TO FIELD-PROGRAMMABLE GATE ARRAY (FPGA) DEVICES HAVE REFOCUSED OPERATING SYSTEMS RESEARCH WITHIN RECONFIGURABLE COMPUTING. WHERE THE GOAL WAS ONCE TO SIMPLY USE EXISTING OPERATING SYSTEMS, FPGA-BASED OS RESEARCH MAY NOW BE IN THE NEW POSITION OF HELPING DEFINE THE LOOK AND FEEL OF NEXT-GENERATION OPERATING SYSTEMS FOR EVOLVING CHIP-HETEROGENEOUS MULTIPROCESSOR SYSTEMS.
C1 [Andrews, David] Univ Arkansas, Dept Comp Sci & Comp Engn, Mullins Endowed Chair Comp Engn, Fayetteville, AR 72701 USA.
C3 University of Arkansas System; University of Arkansas Fayetteville
RP Andrews, D (corresponding author), Univ Arkansas, CSCE Dept, Room 527 JBHT, Fayetteville, AR 72701 USA.
EM dandrews@uark.edu
CR Agron J, 2006, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS.2006.45
   Agron Jason., 2009, CODES ISSS 09, P393
   Brebner G., 1996, Field-Programmable Logic. Smart Applications, New Paradigms and Compilers. 6th International Workshop on Field-Programmable Logic and Applications, FPL '96 Proceedings, P327
   Burleson W, 1999, IEEE T VLSI SYST, V7, P38, DOI 10.1109/92.748199
   Diessel O., 1999, ACRC99018 U S AUSTR
   El-Araby E., 2008, P 2 INT WORKSH HIGH, DOI [10.1109/HPRCTA.2008.4745683, DOI 10.1109/HPRCTA.2008.4745683]
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Happe M, 2013, J REAL-TIME IMAGE PR, V8, P95, DOI 10.1007/s11554-011-0212-y
   Lindh L., 1995, Proceedings. Real-Time Technology and Applications Symposium (Cat. No.95TH8055), P42, DOI 10.1109/RTTAS.1995.516193
   Niehaus D., 2003, P 9 IEEE INT WORKSH, DOI [10.1109/WORDS.2003.1267546, DOI 10.1109/WORDS.2003.1267546]
   Saldaña M, 2010, ACM T RECONFIG TECHN, V3, DOI 10.1145/1862648.1862652
   Senouci B, 2008, P IEEE RAP SYST PROT, P41, DOI 10.1109/RSP.2008.27
   Shannon L, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/2000832.2000840
   Shaoshan Liu, 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P265, DOI 10.1109/ASAP.2010.5540985
   So HKH, 2008, ANN IEEE SYM FIELD P, P285, DOI 10.1109/FCCM.2008.7
   Steiger C, 2004, IEEE T COMPUT, V53, P1393, DOI 10.1109/TC.2004.99
   Underwood K.D., 2001, FCCM 01, P180
   Vuletic M, 2005, IEEE DES TEST COMPUT, V22, P102, DOI 10.1109/MDT.2005.44
NR 18
TC 3
Z9 3
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2014
VL 34
IS 1
BP 55
EP 59
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RI
UT WOS:000337894100007
DA 2024-07-18
ER

PT J
AU Yoshida, T
   Maruyama, T
   Akizuki, Y
   Kan, R
   Kiyota, N
   Ikenishi, K
   Itou, S
   Watahiki, T
AF Yoshida, Toshio
   Maruyama, Takumi
   Akizuki, Yasunobu
   Kan, Ryuji
   Kiyota, Naohiro
   Ikenishi, Kiyoshi
   Itou, Shigeki
   Watahiki, Tomoyuki
TI SPARC64 X: FUJITSU'S NEW-GENERATION 16-CORE PROCESSOR FOR UNIX SERVERS
SO IEEE MICRO
LA English
DT Article
C1 [Yoshida, Toshio] Fujitsu, Next Generat Tech Comp Unit, LSI Dev Div, Kawasaki, Kanagawa, Japan.
   [Maruyama, Takumi; Kan, Ryuji; Kiyota, Naohiro] Fujitsu, Enterprise Server Business Unit, Kawasaki, Kanagawa, Japan.
   [Akizuki, Yasunobu; Ikenishi, Kiyoshi] Fujitsu, Enterprise Server Business Unit, Proc Dev Div, Kawasaki, Kanagawa, Japan.
   [Itou, Shigeki; Watahiki, Tomoyuki] Fujitsu, Next Generat Tech Comp Unit, Kawasaki, Kanagawa, Japan.
C3 Fujitsu Ltd; Fujitsu Ltd; Fujitsu Ltd; Fujitsu Ltd
RP Yoshida, T (corresponding author), Fujitsu Ltd, 1-1 Kamikodanaka 4 Chome, Kawasaki, Kanagawa 2118588, Japan.
EM yoshida.toshio@jp.fujitsu.com
CR [Anonymous], 2002, SPARC JOINT PROGR SP
   [Anonymous], 1994, The SPARC Architecture Manual, Version 9
   [Anonymous], 2012, FUJITSU SCI TECHNICA, V48
   [Anonymous], 2008, SPARC64 VIIIFX EXT A
   Fujitsu, 2008, FUJ SPARC64 7 PROC
   Maruyama T., 2012, HOT CHIPS, V24
   Maruyama T, 2009, HOT CHIPS, V21
   Maruyama T., 2008, HOT CHIPS, V20
   Maruyama T, 2010, IEEE MICRO, V30, P30, DOI 10.1109/MM.2010.40
   Yoshida T., 2013, COOL CHIPS, V16
NR 10
TC 14
Z9 16
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2013
VL 33
IS 6
BP 16
EP 24
DI 10.1109/MM.2013.126
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 279ER
UT WOS:000328943700004
DA 2024-07-18
ER

PT J
AU Reda, S
   Cochran, R
   Coskun, AK
AF Reda, Sherief
   Cochran, Ryan
   Coskun, Ayse K.
TI ADAPTIVE POWER CAPPING FOR SERVERS WITH MULTITHREADED WORKLOADS
SO IEEE MICRO
LA English
DT Article
ID PERFORMANCE; MANAGEMENT
AB Power capping in computer clusters enables energy budgeting, efficient power delivery, and management of operational and cooling costs. pack and cap is a novel, practical methodology to select thread packing and dynamic voltage and frequency scaling (dvfs) configurations by learning multithreaded workload characteristics and adapting to dynamic-power caps. Pack and cap improves energy efficiency and achievable range of power caps.
C1 [Reda, Sherief] Brown Univ, Sch Engn, Providence, RI 02912 USA.
   [Coskun, Ayse K.] Boston Univ, Elect & Comp Engn Dept, Boston, MA 02215 USA.
C3 Brown University; Boston University
RP Reda, S (corresponding author), Brown Univ, Sch Engn, Providence, RI 02912 USA.
FU National Science Foundation [0952866, 1115424]; VMware; Oracle; Direct
   For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [0952866, 1115424] Funding Source: National
   Science Foundation
FX Sherief Reda and Ryan Cochran are partially supported by National
   Science Foundation grants 0952866 and 1115424. Ayse K. Coskun has been
   funded in part by VMware and Oracle.
CR Alpaydin E, 2004, INTRO MACHINE LEARNI
   Bhattacharjee A, 2009, CONF PROC INT SYMP C, P290, DOI 10.1145/1555815.1555792
   Bienia C., 2011, Ph.D. dissertation
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Cochran R, 2011, INT SYMP MICROARCH, P175
   Dai XZ, 2008, PROC IEEE INT SYMP, P1018
   Filani David, 2008, Intel Technology Journal, V12, P59, DOI 10.1535/itj.1201.06
   Floyd M, 2011, IEEE MICRO, V31, P60, DOI 10.1109/MM.2011.29
   Gandhi A., 2009, P WORKSH EN EFF DES
   Isci C, 2006, INT SYMP MICROARCH, P359
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Lefurgy C, 2008, CLUSTER COMPUT, V11, P183, DOI 10.1007/s10586-007-0045-4
   Paschalidis IC, 2011, IEEE DECIS CONTR P, P21, DOI 10.1109/CDC.2011.6160541
   Spradling C. D., 2007, Computer Architecture News, V35, P130, DOI 10.1145/1241601.1241625
   Wang XR, 2012, IEEE T PARALL DISTR, V23, P168, DOI 10.1109/TPDS.2011.93
NR 15
TC 35
Z9 40
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2012
VL 32
IS 5
BP 64
EP 75
DI 10.1109/MM.2012.59
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 020DX
UT WOS:000309790100007
DA 2024-07-18
ER

PT J
AU Harrouet, F
AF Harrouet, Fabrice
TI DESIGNING A MULTICORE AND MULTIPROCESSOR INDIVIDUAL-BASED SIMULATION
   ENGINE
SO IEEE MICRO
LA English
DT Article
ID MODEL
AB This article describes the design of an individual-based simulation engine that can harness the full potential of modern general-purpose multicore and multiprocessor computers. This design aims to enable interactive simulations of highly dynamic multiagent systems in which entities can move, change, appear, disappear, and interact with one another and the user at any time.
C1 [Harrouet, Fabrice] Natl Engn Sch Brest, Comp Sci Complex Syst Lab, Brest, France.
C3 Ecole Nationale d'Ingenieurs de Brest (ENIB)
RP Harrouet, F (corresponding author), Ctr Europeen Realite Virtuelle, Technopole Brest Iroise,CS 73862, F-29238 Brest 3, France.
EM harrouet@enib.fr
CR Chau M, 2007, J PARALLEL DISTR COM, V67, P581, DOI 10.1016/j.jpdc.2007.01.003
   Chynoweth M., 2009, IMPLEMENTING SCALABL
   Combes M., 2010, P INT C COMP SCI ICC, P761
   Cong GJ, 2006, J PARALLEL DISTR COM, V66, P854, DOI 10.1016/j.jpdc.2005.12.004
   Desmeulles G, 2009, CMES-COMP MODEL ENG, V47, P299
   Gao H, 2007, INFORM COMPUT, V205, P225, DOI 10.1016/j.ic.2006.10.003
   Gaubert L, 2007, ECOL COMPLEX, V4, P234, DOI 10.1016/j.ecocom.2007.06.004
   Liu JM, 2009, LECT NOTES COMPUT SC, V5704, P590
   Massaioli F, 2005, PARALLEL COMPUT, V31, P1066, DOI 10.1016/j.parco.2005.03.012
   Raman E., 2007, P INT S COD GEN OPT, P271
   Reinders James, 2007, Intel threading building blocks-outfitting C++ for multi-core processor parallelism
   Reynolds CW., 1987, SIGGRAPH Comput. Graph., V21, P25, DOI [10.1145/37402.37406, DOI 10.1145/37402.37406]
   Tiwari D., 2010, P IEEE INT PAR DISTR, DOI [10.1109/IPDPS.2010.5470428, DOI 10.1109/IPDPS.2010.5470428]
NR 13
TC 0
Z9 0
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2012
VL 32
IS 1
BP 54
EP 64
DI 10.1109/MM.2011.80
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 885LY
UT WOS:000299781700007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Butler, M
   Barnes, L
   Das Sarma, D
   Gelinas, B
AF Butler, Michael
   Barnes, Leslie
   Das Sarma, Debjit
   Gelinas, Bob
TI BULLDOZER: AN APPROACH TO MULTITHREADED COMPUTE PERFORMANCE
SO IEEE MICRO
LA English
DT Article
AB AMD'S BULLDOZER MODULE REPRESENTS A NEW DIRECTION IN MICROARCHITECTURE AND INCLUDES A NUMBER OF FIRSTS FOR AMD, INCLUDING AMD'S MULTITHREADED X86 PROCESSOR, IMPLEMENTATION OF A SHARED LEVEL 2 CACHE, AND X86 PROCESSOR TO INCORPORATE FLOATING-POINT MULTIPLY-ACCUMULATE (FMAC). THIS ARTICLE DISCUSSES THE MODULE'S MULTITHREADING ARCHITECTURE, POWER-EFFICIENT MICROARCHITECTURE, AND SUBBLOCKS, INCLUDING THE VARIOUS MICROARCHITECTURAL LATENCIES, BANDWIDTHS, AND STRUCTURE SIZES.
C1 [Butler, Michael] Adv Micro Devices Inc, Bulldozer Core, Sunnyvale, CA 94088 USA.
   [Barnes, Leslie] Adv Micro Devices Inc, Modeling Grp, Sunnyvale, CA 94088 USA.
   Adv Micro Devices Inc, Bulldozer RTL Dev Team, Sunnyvale, CA 94088 USA.
C3 Advanced Micro Devices; Advanced Micro Devices; Advanced Micro Devices
RP Butler, M (corresponding author), 1 AMD Pl,Mail Stop 363, Sunnyvale, CA 94088 USA.
EM mike.butler@amd.com
CR [Anonymous], AMD64 ARCH PROGR MAN
   Davis JD, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P51
   Emer J., 1999, P MICROPROCESSOR FOR
   Fischer T., 2011, IEEE INT SOL STAT CI
   Golden M., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P80, DOI 10.1109/ISSCC.2011.5746228
   JOTWANI R, 2010, ISSCC, P106
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   MATHIS HM, 2005, IBM J RES DEV    JUL, P555
   MONTOYE RK, 1990, IBM J RES DEV, V34, P59, DOI 10.1147/rd.341.0059
   Reinman G, 2001, IEEE T COMPUT, V50, P338, DOI 10.1109/12.919279
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   2002, INTEL TECH J, V6, P4
NR 12
TC 49
Z9 54
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2011
VL 31
IS 2
BP 6
EP 15
DI 10.1109/MM.2011.23
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 750EK
UT WOS:000289527500003
DA 2024-07-18
ER

PT J
AU Reinemo, SA
   Skeie, T
   Wadekar, MK
AF Reinemo, Sven-Arne
   Skeie, Tor
   Wadekar, Manoj K.
TI ETHERNET FOR HIGH-PERFORMANCE DATA CENTERS: ON THE NEW IEEE DATACENTER
   BRIDGING STANDARDS
SO IEEE MICRO
LA English
DT Article
AB Through the datacenter bridging task group, IEEE will add four supplements to the 802.1 standard that will both close the performance gap between ethernet and InfiniBand and make the converged network a reality. In a converged network, all applications use a single physical infrastructure, which is ideal for the emerging next generation of data centers.
C1 [Reinemo, Sven-Arne; Skeie, Tor] Simula Res Lab, N-1325 Fornebu, Lysaker, Norway.
RP Reinemo, SA (corresponding author), Simula Res Lab, Martin Linges Vei 17, N-1325 Fornebu, Lysaker, Norway.
EM svenar@simula.no
OI Reinemo, Sven-Arne/0000-0002-6167-4784
CR [Anonymous], 2007, INFINIBAND ARCH SPEC
   *ANSI IEEE, 1998, 8021D ANSIIEEE
   ASHWOODSMITH P, 2009, SHORTEST PA IN PRESS
   BARRASS H, DEFINITION NEW PAUSE
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DEPELLEGRINI F, 2004, P 23 ANN JOINT C IEE, V4, P2175
   Granger E., 2010, Evolutionary Computation (CEC), P1, DOI DOI 10.1109/IPDPS.2010.5470419
   *IBM CORP, 2009, TRANSP APPL SCAL IBM
   *IEEE, 2003, 8021Q2003 IEEE
   *IEEE, 2009, 8021AQ IEEE
   *IEEE, 2002, 80232002 IEEE
   IEEE standard for local and metropolitan area networks, 2010, 8021QAU2010 IEEE
   Lysne O, 2006, IEEE T PARALL DISTR, V17, P51, DOI 10.1109/TPDS.2006.12
   Oran D., 1990, 1142 IETF RFC
   Reinemo SA, 2003, PDPTA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-4, P1089
   Reinemo SA, 2007, IEEE ICC, P6419, DOI 10.1109/ICC.2007.1062
   Reinemo SA, 2006, IEEE COMMUN MAG, V44, P32, DOI 10.1109/MCOM.2006.1668378
   SHREEDHAR M, 1995, COMPUT COMMUN REV, V25, P231, DOI DOI 10.1145/217391.217453
   Touch J., 2009, 5556 IETF RFC
   WADEKAR MK, PRIORITY GROUPS TRAF
   WEISS R, 2010, SUN ORACLE DATABASE
   Xu LS, 2004, IEEE INFOCOM SER, P2514
NR 22
TC 9
Z9 10
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2010
VL 30
IS 4
BP 42
EP 51
DI 10.1109/MM.2010.65
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 639CT
UT WOS:000280949100007
DA 2024-07-18
ER

PT J
AU Vahdat, A
   Al-Fares, M
   Farrington, N
   Mysore, RN
   Porter, G
   Radhakrishnan, S
AF Vahdat, Amin
   Al-Fares, Mohammad
   Farrington, Nathan
   Mysore, Radhika Niranjan
   Porter, George
   Radhakrishnan, Sivasankar
TI SCALE-OUT NETWORKING IN THE DATA CENTER
SO IEEE MICRO
LA English
DT Article
AB Scale-out architectures supporting flexible, incremental scalability are common for computing and storage. however, the network remains the last bastion of the traditional scale-up approach, making it the data center's weak link. Through the UCSD triton network architecture, the authors explore issues in managing the network as a single plug-and-play virtualizable fabric scalable to hundreds of thousands of ports and petabits per second of aggregate bandwidth.
C1 [Vahdat, Amin] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Porter, George] Univ Calif San Diego, Ctr Networked Syst, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California San Diego
RP Vahdat, A (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr,M-C 0404, La Jolla, CA 92093 USA.
EM vahdat@cs.ucsd.edu
OI Porter, George/0000-0001-9753-5471
FU Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [0923523] Funding Source: National Science Foundation
CR Al-Fares M, 2008, ACM SIGCOMM COMP COM, V38, P63, DOI 10.1145/1402946.1402967
   ALFARES M, 2010, P US S NETW SYST DES
   [Anonymous], 2009, P ACM SIGCOMM
   [Anonymous], 2007, ACM SIGOPS OPERATING, DOI DOI 10.1145/1272996.1273005
   Barroso LA, 2003, IEEE MICRO, V23, P22, DOI 10.1109/MM.2003.1196112
   Bohacek S, 2006, IEEE ACM T NETWORK, V14, P369, DOI 10.1109/TNET.2006.873366
   DEAN J, P S OP SYST DES IMPL, P137
   Elwalid A, 2001, IEEE INFOCOM SER, P1300, DOI 10.1109/INFCOM.2001.916625
   Farrington N, 2009, 2009 17TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2009), P93, DOI 10.1109/HOTI.2009.11
   Greenberg AG, 2008, P ACM WORKSH PROGR R, P57, DOI DOI 10.1145/1397718.1397732.URL
   Greenberg A, 2009, ACM SIGCOMM COMP COM, V39, P51, DOI 10.1145/1594977.1592576
   Gude N, 2008, ACM SIGCOMM COMP COM, V38, P105, DOI 10.1145/1384609.1384625
   Guo CX, 2008, ACM SIGCOMM COMP COM, V38, P75, DOI 10.1145/1402946.1402968
   GUPTA M, 2003, P 2003 C APPL TECHN, P19
   HELLER B, P US S NETW SYST DES
   HILLIS WD, 1993, COMMUN ACM, V36, P31, DOI 10.1145/163359.163361
   Kandula S, 2005, ACM SIGCOMM COMP COM, V35, P253, DOI 10.1145/1090191.1080122
   Kandula S., 2009, Proc, P202
   Kim K, 2008, GEOFLUIDS, V8, P3, DOI 10.1111/j.1468-8123.2007.00200.x
   McKeown N, 2008, ACM SIGCOMM COMP COM, V38, P69, DOI 10.1145/1355734.1355746
   Mysore R.Niranjan., 2009, Proc. of ACM SIGCOMM, P39, DOI DOI 10.1145/1592568.1592575
   Phanishayee A, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P175
   SCOTT M, 2008, ACM SPEC INT GROUP O
   SINHA S, 2004, P ACM SPEC INT GROUP
   Touch J., 2009, 5556 IETF RFC
   Zhang M, 2003, 11TH IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS, PROCEEDINGS, P95
NR 26
TC 81
Z9 97
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2010
VL 30
IS 4
BP 29
EP 41
DI 10.1109/MM.2010.72
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 639CT
UT WOS:000280949100006
DA 2024-07-18
ER

PT J
AU Cooper-Balis, E
   Jacob, B
AF Cooper-Balis, Elliott
   Jacob, Bruce
TI FINE-GRAINED ACTIVATION FOR POWER REDUCTION IN DRAM
SO IEEE MICRO
LA English
DT Article
AB THIS DRAM ARCHITECTURE OPTIMIZATION, WHICH APPEARS TRANSPARENT TO THE MEMORY CONTROLLER, SIGNIFICANTLY REDUCES POWER CONSUMPTION. WITH TRIVIAL ADDITIONAL LOGIC, USING THE POSTED-CAS COMMAND ENABLES A FINER-GRAINED SELECTION WHEN ACTIVATING A PORTION OF THE DRAM ARRAY. EXPERIMENTS SHOW THAT, IN A HIGH-USE MEMORY SYSTEM, THIS APPROACH CAN REDUCE TOTAL DRAM DEVICE POWER CONSUMPTION BY UP TO 40 PERCENT.
C1 [Cooper-Balis, Elliott] Univ Maryland, ECE Dept, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Cooper-Balis, E (corresponding author), Univ Maryland, ECE Dept, 1416 AV Williams Bldg, College Pk, MD 20742 USA.
EM ecc17@umd.edu
OI Jacob, Bruce/0009-0005-3493-8245
CR [Anonymous], 2007, Memory Systems: Cache, DRAM, Disk
   BAKER RJ, 2005, DRAM CIRCUIT DESIGN
   Cuppu V, 2001, CONF PROC INT SYMP C, P62, DOI 10.1109/ISCA.2001.937433
   Davis B, 2000, LECT NOTES COMPUT SC, V1940, P26
   *DDR2 SDRAM, 2004, MT47H256M4 DDRN SDRA
   MASON L, 2008, DENALI MEMORY R 0627
   *MICR TECHN, 2005, TN4704 MICR TECHN
   SAIED R, 1996, P VLSI SIGN PROC OCT, P169
   WANG D, 2005, ACM SIGARCH COMPUTER, V33, P100, DOI DOI 10.1145/1105734.1105748
NR 9
TC 33
Z9 43
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2010
VL 30
IS 3
BP 34
EP 47
DI 10.1109/MM.2010.43
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 622ON
UT WOS:000279673200005
DA 2024-07-18
ER

PT J
AU Anh, TNB
   Tan, SL
AF Anh, Tran Nguyen Bao
   Tan, Su-Lim
TI REAL-TIME OPERATING SYSTEMS FOR SMALL MICROCONTROLLERS
SO IEEE MICRO
LA English
DT Article
AB REAL-TIME OPERATING SYSTEMS HAVE GAINED POPULARITY IN MICROCONTROLLER- AND PROCESSOR-BASED EMBEDDED SYSTEM DESIGN. THIS ARTICLE DISCUSSES DIFFERENCES BETWEEN RTOSs AND GENERIC OPERATING SYSTEMS, THE ADVANTAGES AND DISADVANTAGES OF USING RTOSs FOR SMALL MICROCONTROLLER SYSTEM DEVELOPMENT, AND THE BENCHMARKING METHODS USED FOR RTOSs. BENCHMARKING RESULTS FOR FOUR RTOSs SHOW NO CLEAR WINNER, WITH EACH RTOS PERFORMING BETTER ON SOME CRITERIA THAN OTHERS.
C1 [Tan, Su-Lim] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore.
   [Anh, Tran Nguyen Bao] STS Wireless Sound Solut Singapore, Singapore, Singapore.
   [Anh, Tran Nguyen Bao] Singapore Engn Ctr, Singapore, Singapore.
C3 Nanyang Technological University
RP Tan, SL (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Blk N4-02A-32,Nanyang Ave, Singapore 639798, Singapore.
EM assltan@ntu.edu.sg
CR Bannatyne R., 1998, Northcon/98. Conference Proceedings (Cat. No.98CH36264), P250, DOI 10.1109/NORTHC.1998.731543
   BARRY R, 2007, PORTABLE OPEN SOURCE
   Baynes K, 2003, IEEE T COMPUT, V52, P1454, DOI 10.1109/TC.2003.1244943
   BUTTAZZO GC, 1993, P IEEE INT C ROB AUT, P409
   CHRABIEH R, 2005, OPERATING SYSTEM PRI
   CURTIS K, 2006, EMBEDDED SYSTEM DEC
   GAI P, 2004, ERIKA EMBEDDED REAL
   GANSSLE JG, 1997, EMBEDDED SYSTEMS PRO, V11, P20
   GARCIAMARTINEZ A, 1996, P 22 EUR C EUROMICRO, P61
   HAWLEY G, 1999, EMBEDDED SYSTEM DESI, V12
   KALINSKY D, 2003, LINUX DEVICES    NOV
   KALINSKY D, 2004, EMBEDDED CONTROL NOV, P32
   KAR RP, 1989, DR DOBBS J, V14, P14
   Labrosse J. J., 1999, MICROC OS 2 REAL TIM
   Massa AnthonyJ., 2002, Embedded Software Development with eCos
   MILLARD B, 1991, COMP COMM C P, P219
   NASS R, 2007, EMBEDDED SYSTEM 0902
   *REN TECHN, 2007, MU TKERNEL M16C SOUR
   *REN TECHN, 2006, M16C 62P GROUP HARDW
   RIPOLL I, 2002, RTOS STATE ART ANAL
   Sacha K. M., 1995, Proceedings Seventh Euromicro Workshop on Real-Time Systems, P34, DOI 10.1109/EMWRTS.1995.514289
   SAKAMURA K, 2002, MUITRON 4 0 SPECIFIC
   SAKAMURA K, 1995, IEEE MICRO, V15, P46
   *SEGG MICR, 2008, EMBOS REAL TIM OP SY
   *T ENG FOR, 2007, MUTKERNEL SPEC 1 00
   TIMMERMAN M, 2005, UNDERSTANDING RTOS T
NR 26
TC 14
Z9 20
U1 2
U2 14
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2009
VL 29
IS 5
BP 30
EP 45
DI 10.1109/MM.2009.86
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 515XN
UT WOS:000271506300005
DA 2024-07-18
ER

PT J
AU Hu, WW
   Wang, J
   Gao, X
   Chen, YJ
   Liu, Q
   Li, GJ
AF Hu, Weiwu
   Wang, Jian
   Gao, Xiang
   Chen, Yunji
   Liu, Qi
   Li, Guojie
TI GODSON-3: A SCALABLE MULTICORE RISC PROCESSOR WITH X86 EMULATION
SO IEEE MICRO
LA English
DT Article
ID MICROPROCESSOR
AB The godson-3 microprocessor aims at high-throughput server applications, high-performance scientific computing, and high-end embedded applications. It offers a scalable network on chip, hardware support for x86 emulation, and a reconfigurable architecture. The four-core godson-3 chip is fabricated with 65-nm cmos technology. Eight- and 16-core godson-3 chips are in development.
C1 [Hu, Weiwu; Wang, Jian; Gao, Xiang; Chen, Yunji; Liu, Qi; Li, Guojie] Chinese Acad Sci, Inst Comp Technol, Beijing 10019, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS
RP Hu, WW (corresponding author), Chinese Acad Sci, Inst Comp Technol, POB 2704-25, Beijing 10019, Peoples R China.
EM hww@ict.ac.cn
RI Liu, Qi/B-5325-2008
OI Liu, Qi/0000-0002-3835-8361; Chen, Yunji/0000-0003-3925-5185
CR Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Chernoff A, 1998, IEEE MICRO, V18, P56, DOI 10.1109/40.671403
   Ebcioglu K, 2001, IEEE T COMPUT, V50, P529, DOI 10.1109/12.931892
   Horel T, 1999, IEEE MICRO, V19, P73, DOI 10.1109/40.768506
   Hu WW, 2005, J COMPUT SCI TECH-CH, V20, P243, DOI 10.1007/s11390-005-0243-6
   Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Klaiber A., 2000, The technology behind the crusoe processor whitepaper
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Kumar A, 1997, IEEE MICRO, V17, P27, DOI 10.1109/40.592310
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   Yeager KC, 1996, IEEE MICRO, V16, P28, DOI 10.1109/40.491460
   INCISIVE XTREME SERI
NR 13
TC 58
Z9 90
U1 0
U2 30
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2009
VL 29
IS 2
BP 17
EP 29
DI 10.1109/MM.2009.30
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 427UH
UT WOS:000264804100004
DA 2024-07-18
ER

PT J
AU Garland, M
   Le Grand, S
   Nickolls, J
   Anderson, J
   Hardwick, J
   Morton, S
   Phillips, E
   Zhang, Y
   Volkov, V
AF Garland, Michael
   Le Grand, Scott
   Nickolls, John
   Anderson, Joshua
   Hardwick, Jim
   Morton, Scott
   Phillips, Everett
   Zhang, Yao
   Volkov, Vasily
TI Parallel computing experiences with CUDA
SO IEEE MICRO
LA English
DT Article
ID GRAPHICS PROCESSING UNITS; SEQUENCE ALIGNMENT; MOLECULAR-DYNAMICS
AB The CUDA programming model provides a straightforward means of describing inherently parallel computations, and NVIDIA's Tesla GPU architecture delivers high computational throughput on massively parallel problems. This article surveys experiences gained in applying CUDA to a diverse set of problems and the parallel speedups over sequential codes running on traditional CPU architectures attained by executing key computations on the GPU.
C1 [Garland, Michael; Le Grand, Scott; Nickolls, John] NVIDIA, Santa Clara, CA 95050 USA.
   [Anderson, Joshua] Iowa State Univ, Ames, IA 50011 USA.
   [Hardwick, Jim] TechniScan Med Syst, Salt Lake City, UT USA.
   [Zhang, Yao] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
   [Volkov, Vasily] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
C3 Nvidia Corporation; Iowa State University; University of California
   System; University of California Davis; University of California System;
   University of California Berkeley
RP Garland, M (corresponding author), NVIDIA, 2701 San Tomas Expressway, Santa Clara, CA 95050 USA.
EM mgarland@nvidia.com
CR ANDERSON JA, 2008, J CHEM PHYS, V128
   Anderson JA, 2008, J COMPUT PHYS, V227, P5342, DOI 10.1016/j.jcp.2008.01.047
   BRANDVIK T, 2008, P 48 AIAA AER SCI M, P607
   Catanzaro B., 2008, P 25 INT C MACHINE L, P104, DOI DOI 10.1145/1390156.1390170
   Frenkel D., 2002, UNDERSTANDING MOL SI
   HE B, 2008, P ACM SIGMOD I008
   Johnson S. A., 2003, U.S. patent, Patent No. [6,636,584, 6636584]
   KASS M, 2006, 0601 PIX AN STUD
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Manavski SA, 2008, BMC BIOINFORMATICS, V9, DOI 10.1186/1471-2105-9-S2-S10
   NI RH, 1981, P 5 COMP FLUID DYN C, P257
   Nickolls John, 2008, ACM Queue, V6, DOI 10.1145/1365490.1365500
   PHILLIPS EH, 2008, ECECE20082 U CAL COM
   PLIMPTON S, 1995, J COMPUT PHYS, V117, P1, DOI 10.1006/jcph.1995.1039
   Rodrigues ChristopherI., 2008, Proceedings of the 2008 conference on Computing frontiers - CF '08, P273
   Ryoo S, 2008, PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P73, DOI 10.1145/1345206.1345220
   Schatz MC, 2007, BMC BIOINFORMATICS, V8, DOI 10.1186/1471-2105-8-474
   Shirts M, 2000, SCIENCE, V290, P1903, DOI 10.1126/science.290.5498.1903
   Stone H. S., 1975, ACM Transactions on Mathematical Software, V1, P289, DOI 10.1145/355656.355657
   Stone JE, 2007, J COMPUT CHEM, V28, P2618, DOI 10.1002/jcc.20829
   Stone S., 2007, P 1 WORKSH GEN PURP
   Volkov V., 2008, UCBEECS200849 U CAL
NR 22
TC 302
Z9 365
U1 2
U2 116
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2008
VL 28
IS 4
BP 13
EP 27
DI 10.1109/MM.2008.57
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347LW
UT WOS:000259144100003
DA 2024-07-18
ER

PT J
AU Sha, TT
   Martin, MMK
   Roth, A
AF Sha, Tingting
   Martin, Milo M. K.
   Roth, Amir
TI NoSQ: Store-load communication without a store queue
SO IEEE MICRO
LA English
DT Article
AB The NoSQ microarchitecture performs store-load communication without a store queue and without executing stores in the out-of-order engine. It uses speculative memory bypassing for all in-flight store-load communication, enabled by a 99.8 percent accurate store-load communication predictor. The result is a simple, fast core data path containing no dedicated store-load forwarding structures.
C1 Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA.
C3 University of Pennsylvania
RP Sha, TT (corresponding author), Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA.
EM shatingt@cis.upenn.edu
CR Baugh L, 2006, IBM J RES DEV, V50, P287, DOI 10.1147/rd.502.0287
   Cain HW, 2004, CONF PROC INT SYMP C, P90
   Chrysos GZ, 1998, CONF PROC INT SYMP C, P142, DOI 10.1109/ISCA.1998.694770
   Gandhi A, 2005, CONF PROC INT SYMP C, P446, DOI 10.1109/ISCA.2005.46
   Garg A, 2006, CONF PROC INT SYMP C, P142, DOI 10.1145/1150019.1136498
   Lipasti MH, 1997, COMPUTER, V30, P59, DOI 10.1109/2.612250
   Loh GabrielH., 2002, Proceedings of 1st Workshop on Duplicating, Deconstructing, and Debunking, P71
   Moshovos A, 1997, INT SYMP MICROARCH, P235, DOI 10.1109/MICRO.1997.645814
   Park I, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P411
   Petric V, 2005, CONF PROC INT SYMP C, P98, DOI 10.1109/ISCA.2005.43
   Roth A, 2005, CONF PROC INT SYMP C, P458, DOI 10.1109/ISCA.2005.48
   Sethumadhavan S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P399
   Sha TT, 2006, INT SYMP MICROARCH, P285
   Sha TT, 2005, INT SYMP MICROARCH, P159
   SRINIVASAN ST, 2004, P 11 INT C ARCH SUPP, V11, P107
   Stone SS, 2005, INT SYMP MICROARCH, P171
   Subramaniam S, 2006, INT SYMP MICROARCH, P273
   Torres EF, 2005, CONF PROC INT SYMP C, P469, DOI 10.1109/ISCA.2005.47
   Tyson GS, 1997, INT SYMP MICROARCH, P218
   Yoaz A, 1999, CONF PROC INT SYMP C, P42, DOI 10.1145/307338.300983
NR 20
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 106
EP 113
DI 10.1109/MM.2007.17
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000013
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU Cantin, JF
   Smith, JE
   Lipasti, MH
   Moshovos, A
   Falsafi, B
AF Cantin, JF
   Smith, JE
   Lipasti, MH
   Moshovos, A
   Falsafi, B
TI Coarse-grain coherence tracking: RegionScout and region coherence arrays
SO IEEE MICRO
LA English
DT Article
AB COARSE-GRAIN COHERENCE TRACKING IS A NEW TECHNIQUE THAT EXTENDS A CONVENTIONAL COHERENCE MECHANISM AND OPTIMIZES COHERENCE ENFORCEMENT. IT MONITORS THE COHERENCE STATUS OF LARGE REGIONS OF MEMORY AND USES THAT INFORMATION TO AVOID UNNECESSARY BROADCASTS AND FILTER UNNECESSARY CACHE TAG LOOKUPS, THUS IMPROVING SYSTEM PERFORMANCE AND POWER CONSUMPTION.
C1 Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
   Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada.
   Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Toronto; Carnegie Mellon University
RP Univ Wisconsin, Dept Elect & Comp Engn, 1415 Engn Dr, Madison, WI 53706 USA.
EM jason@jasoncantin.com
CR CAIN H, 2002, P WORKSH COMP ARCH E
   Cantin JF, 2005, CONF PROC INT SYMP C, P246, DOI 10.1109/ISCA.2005.31
   Charlesworth A., 2001, P SUP C, P7
   Chou Y, 2005, INT SYMP MICROARCH, P183
   Ekman M, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P243, DOI 10.1109/LPE.2002.1029612
   MAY C, 1994, POWER PC ARCHITECTUR
   Moshovos A, 2005, CONF PROC INT SYMP C, P234, DOI 10.1109/ISCA.2005.42
   Moshovos A, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P85, DOI 10.1109/HPCA.2001.903254
   TENDLER J, 2001, IBM ESERVER POWER4 S
NR 9
TC 16
Z9 29
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 70
EP 79
DI 10.1109/MM.2006.8
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600010
DA 2024-07-18
ER

PT J
AU Agerwala, T
   Chatterjee, S
AF Agerwala, T
   Chatterjee, S
TI Computer architecture: Challenges and opportunities for the next decade
SO IEEE MICRO
LA English
DT Article
ID POWER; DESIGN
AB In an updated version of Agerwala's July 2004 keynote address at The International Symposium on Computer architecture, the authors urge the computer architecture community to devise innovative ways of delivering continuing improvement in system performance and price-performance, while simultaneously solving the power problem.
C1 IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
C3 International Business Machines (IBM)
RP Agerwala, T (corresponding author), IBM Corp, Thomas J Watson Res Ctr, 1101 Kitchawan Rd, Yorktown Hts, NY 10598 USA.
EM tilak@us.ibm.com
CR ALMASI G, 2004, P SUP 2004
   Blume W, 1996, COMPUTER, V29, P78, DOI 10.1109/2.546612
   BOSE P, 2001, COMPUTER ENG HDB
   Brooks D, 2000, ACM T COMPUT SYST, V18, P89, DOI 10.1145/350853.350856
   Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   BUYUKTOSUNOGLU A, 2001, POWER AWARE COMPUTIN
   CARLSON WW, 1999, CCSTR99157 LAWR LIV
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Dotsenko Y, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P29, DOI 10.1109/PACT.2004.1342539
   Duesterwald E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P220
   Eichenberger AE, 2004, ACM SIGPLAN NOTICES, V39, P82, DOI 10.1145/996893.996853
   Fang X., 2003, Proceedings of the 17th Annual International Conference on Supercomputing, ICS '03
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   Hu ZG, 2002, ACM T COMPUT SYST, V20, P161, DOI 10.1145/507052.507055
   JAMESON A, 2002, P 23 INT C AER SCI I
   Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   Kennedy Ken, 2002, Optimizing Compilers for Modern Architectures
   Skadron K, 2003, IEEE MICRO, V23, P52, DOI 10.1109/MM.2003.1261387
   Srinivasan V, 2002, INT SYMP MICROARCH, P333, DOI 10.1109/MICRO.2002.1176261
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
   Whaley RC, 2001, PARALLEL COMPUT, V27, P3, DOI 10.1016/S0167-8191(00)00087-9
   YOTOV K, 2003, P ACM SIGPLAN 2003 C, P63
   Zyuban V, 2004, IEEE T COMPUT, V53, P1004, DOI 10.1109/TC.2004.46
NR 23
TC 14
Z9 24
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2005
VL 25
IS 3
BP 58
EP 69
DI 10.1109/MM.2005.45
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 937NZ
UT WOS:000229934100007
DA 2024-07-18
ER

PT J
AU Cristall, A
   Santana, OJ
   Cazorla, F
   Galluzzi, M
   Ramírez, T
   Pericàs, M
   Valero, M
AF Cristall, A
   Santana, OJ
   Cazorla, F
   Galluzzi, M
   Ramírez, T
   Pericàs, M
   Valero, M
TI Kilo-instruction processors:: Overcoming the memory wall
SO IEEE MICRO
LA English
DT Article
AB Kilo-instbuction processors abe a new type of out-of-order superscalar processor that overlaps long memory access delays by maintaining thousands of in-flight instructions, in a scalable, efficient manner.
C1 Barcelona Supercomp Ctr, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS)
RP D6-201 Campus Nord UPC,C Jordi Girona 1-3, Barcelona 08034, Spain.
EM mateo@ac.upc.edu
RI Cristal, Adrian/AAL-9102-2020; Valero, Mateo/L-5709-2014; Cristal,
   Adrian/O-9821-2015; Cazorla, Francisco J./D-7261-2016
OI Valero, Mateo/0000-0003-2917-2482; Pericas, Miquel/0000-0002-7583-6609;
   Santana Jaria, Oliverio Jesus/0000-0001-7511-5783; Cristal,
   Adrian/0000-0003-1277-9296; Cazorla, Francisco J./0000-0002-3344-376X
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   Cristal A, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P48, DOI 10.1109/HPCA.2004.10008
   Cristal A., 2004, ACM Trans. Archit. Code Optim, V1, P389
   CRISTAL A, 2002, UNPUB 35 INT S MICR
   CRISTAL A, 2002, WHITE PAPER GRANT PR
   Dubois Michel, 1998, 9825 CENG U SO CAL D
   GALLUZZI M, 2004, P 1 C COMP FRONT, P212
   Hammond L, 2004, IEEE MICRO, V24, P92, DOI 10.1109/MM.2004.91
   KARKHANIS T, P 2 ANN WORKSH MEM P
   Lebeck AR, 2002, CONF PROC INT SYMP C, P59, DOI 10.1109/ISCA.2002.1003562
   Martínez JF, 2002, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2002.1176234
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Sethumadhavan S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P399
   Srinivasan S, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P107, DOI 10.1109/ICCAD.2004.1382552
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
NR 15
TC 22
Z9 28
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2005
VL 25
IS 3
BP 48
EP 57
DI 10.1109/MM.2005.53
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 937NZ
UT WOS:000229934100006
OA Green Published
DA 2024-07-18
ER

PT J
AU Krishnan, V
   Mayhew, D
AF Krishnan, V
   Mayhew, D
TI Localized congestion control in advanced switching interconnects
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 12th Annual IEEE Symposium on High Performance Interconnects
CY AUG 25-27, 2004
CL Stanford Univ, Stanford, CA
SP IEEE
HO Stanford Univ
ID NETWORKS
AB THE PCI EXPRESS ADVANCED SWITCHING INTERCONNECT ARCHITECTURE INCLUDES STATUS-BASED FLOW CONTROL (SBFC), A LOCALIZED CONGESTION-CONTROL MECHANISM THAT AIMS TO ALLEVIATE THE EFFECTS OF TRANSIENT CONGESTION. THE SBFC SCHEME SUFFICES FOR HANDLING PERSISTENT CONGESTION IN SINGLE-STAGE SWITCH FABRICS AND COMPLEMENTS TRADITIONAL CONGESTION MANAGEMENT SCHEMES IN LARGER SWITCH FABRICS.
C1 Stargen, Marlborough, MA 01752 USA.
RP Krishnan, V (corresponding author), Stargen, 225 Cedar Hill St,Suite 22, Marlborough, MA 01752 USA.
EM krishnan@stargen.com
CR ANDERSON TE, 1993, ACM T COMPUT SYST, V11, P319, DOI 10.1145/161541.161736
   Floyd S., 2000, Congestion Control Principles
   KUNG HT, 1995, IEEE NETWORK, V9, P40, DOI 10.1109/65.372658
   NEWMAN P, 1993, P IEEE GLOBECOM 93, P719
   Ramakrishnan K., 2001, ADDITION EXPLICIT CO
   YANG CQ, 1995, IEEE NETWORK, V9, P34, DOI 10.1109/65.397042
NR 6
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2005
VL 25
IS 1
BP 10
EP 18
DI 10.1109/MM.2005.17
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 905ZO
UT WOS:000227610500004
DA 2024-07-18
ER

PT J
AU Mateosian, R
AF Mateosian, R
TI More on old themes
SO IEEE MICRO
LA English
DT Article
EM xrm@pacbell.net
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 133
EP 134
DI 10.1109/MM.2004.83
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900017
DA 2024-07-18
ER

PT J
AU Vassiliadis, S
   Wong, S
   Cotofana, S
AF Vassiliadis, S
   Wong, S
   Cotofana, S
TI Microcode processing: Positioning and directions
SO IEEE MICRO
LA English
DT Article
AB MICROCODE IS AN IMPORTANT INNOVATION IN COMPUTER ENGINEERING. THE AUTHORS DISCUSS THE EVOLUTION OF MICROCODE FROM ITS INTRODUCTION TO ITS DECLINE AND TO ITS LIKELY RESURGENCE IN CUSTOM COMPUTING MACHINES. FURTHERMORE, THEY PRESENT A MICROCODED MACHINE AUGMENTED WITH FIELD-PROGRAMMABLE GATE ARRAYS (FPGAS) AND PROVIDE EXPERIMENTAL EVIDENCE THAT IT CAN SUBSTANTIALLY INCREASE THE PERFORMANCE OF SOME MEDIA BENCHMARKS.
C1 Delft Univ Technol, Comp Engn Lab, Dept Elect Engn, Delft, Netherlands.
C3 Delft University of Technology
RP Wong, S (corresponding author), Delft Univ Technol, Comp Engn Lab, Dept Elect Engn, Delft, Netherlands.
RI Cotofana, Sorin/JGD-3132-2023
OI Cotofana, Sorin/0000-0001-7132-2291
CR BURGER DC, 1997, CSTR19971342 U WISC
   *INT CORP, 2000, INT IA64 ARCH SOFTW
   KANE G., 1992, MIPS RISC ARCHITECTU
   PADEGS A, 1988, IEEE T COMPUT, V37, P509, DOI 10.1109/12.4602
   TOMLINSON G, 1980, IEEE T COMPUT, V29, P2
   Triantafyllos G, 1996, J SOFTW MAINT-RES PR, V8, P199, DOI 10.1002/(SICI)1096-908X(199605)8:3<199::AID-SMR129>3.0.CO;2-N
   *TRIM TECHN, 2000, TRIM ARCH PREL SPEC
   VASSILIADIS S, 1994, IBM J RES DEV, V38, P59, DOI 10.1147/rd.381.0059
   VASSILIADIS S, 2001, P 11 INT C FIELD PRO, V2147, P275
   VASSILIADIS S, 1998, P 24 EUR C, P158
   Wilkes M. V., 1951, P MANCH U COMP IN C, P16
NR 11
TC 11
Z9 12
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2003
VL 23
IS 4
BP 21
EP 30
DI 10.1109/MM.2003.1225960
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 715NP
UT WOS:000184978900009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, Shane
TI The AI Gold Rush
SO IEEE MICRO
LA English
DT Article
C1 [Greenstein, Shane] Harvard Sch Business, Boston, MA 02163 USA.
C3 Harvard University
RP Greenstein, S (corresponding author), Harvard Sch Business, Boston, MA 02163 USA.
EM sgreenstein@hbs.edu
OI Greenstein, Shane/0000-0001-7015-9568
NR 0
TC 0
Z9 0
U1 4
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 126
EP 128
DI 10.1109/MM.2023.3322049
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400018
OA Bronze
DA 2024-07-18
ER

PT J
AU Ul Mustafa, N
   Solihin, Y
AF Ul Mustafa, Naveed
   Solihin, Yan
TI Persistent Memory Security Threats to Interprocess Isolation
SO IEEE MICRO
LA English
DT Article
DE Payloads; Security; Data structures; Transmitters; Memory management;
   Safety; Layout; Threat assessment
AB Persistent memory object (PMO) is a general system abstraction for holding persistent data in persistent main memory, managed by an operating system. A PMO programming model breaks interprocess isolation as it results in the sharing of persistent data between two processes as they alternatively access the same PMO. In this article, we discuss security implications of a PMO model. We demonstrate that the model enables one process to affect execution of another process, even without sharing a PMO over time. This allows an adversary to launch inter-PMO security attacks if two processes are linked via other unshared PMOs. We present formalization of inter-PMO attacks, their examples, and potential strategies to defend against them.
C1 [Ul Mustafa, Naveed] Univ Cent Florida, Architecture Res PErformance Reliabil & Secur ARP, Orlando, FL 32816 USA.
   [Solihin, Yan] Univ Cent Florida, Dept Comp Sci, Orlando, FL 32816 USA.
C3 State University System of Florida; University of Central Florida; State
   University System of Florida; University of Central Florida
RP Ul Mustafa, N (corresponding author), Univ Cent Florida, Architecture Res PErformance Reliabil & Secur ARP, Orlando, FL 32816 USA.
EM naveed.ul.mustafa0083@gmail.com; yan.solihin@ucf.edu
OI Solihin, Yan/0000-0002-8863-941X
FU U.S. Office of Naval Research [N00014-23-1-2136, N00014-20-1-2750];
   National Science Foundation [1900724, 2106629]
FX This work was supported in part by the U.S. Office of Naval Research
   through Grant N00014-23-1-2136 and Grant N00014-20-1-2750, and by the
   National Science Foundation through Grant 1900724 and Grant 2106629.
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 16
EP 23
DI 10.1109/MM.2023.3264938
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500006
DA 2024-07-18
ER

PT J
AU Sriram, K
   Karageorgos, I
   Wen, XY
   Vesely, J
   Lindsay, N
   Wu, M
   Khazan, L
   Pothukuchi, RP
   Manohar, R
   Bhattacharjee, A
AF Sriram, Karthik
   Karageorgos, Ioannis
   Wen, Xiayuan
   Vesely, Jan
   Lindsay, Nick
   Wu, Michael
   Khazan, Lenny
   Pothukuchi, Raghavendra Pradyumna
   Manohar, Rajit
   Bhattacharjee, Abhishek
TI HALO: A Hardware-Software Co-Designed Processor for Brain-Computer
   Interfaces
SO IEEE MICRO
LA English
DT Article
DE Computer interfaces; Task analysis; Brain-computer interfaces;
   Encryption; Neurons; Hardware; Support vector machines
AB Brain-computer interfaces (BCIs) enable direct communication with the brain, providing valuable information about brain function and enabling novel treatment of brain disorders. Our group has been building Hardware Architecture for Low-power BCIs (HALO), a flexible and ultralow-power processing architecture for BCIs. HALO can process up to 46 Mbps of neural data, a significant increase over the interfacing bandwidth achievable by prior BCIs. HALO can also be programmed to support several applications, unlike most prior BCIs. Key to HALO's effectiveness is a hardware accelerator cluster, where each accelerator operates within its own clock domain. A configurable interconnect connects the accelerators to create data flow pipelines that realize neural signal processing algorithms. We have taped-out our design in a 12-nm CMOS process. The resulting chip runs at 0.88 V, per-accelerator frequencies of 3-180 MHz, and consumes, at most, 5 mW for each signal processing pipeline. Evaluations using electrophysiological data collected from a nonhuman primate confirm HALO's flexibility and superior performance per watt.
C1 [Sriram, Karthik; Karageorgos, Ioannis; Wen, Xiayuan; Vesely, Jan; Lindsay, Nick; Wu, Michael; Khazan, Lenny; Pothukuchi, Raghavendra Pradyumna; Manohar, Rajit; Bhattacharjee, Abhishek] Yale Univ, New Haven, CT 06511 USA.
C3 Yale University
RP Sriram, K (corresponding author), Yale Univ, New Haven, CT 06511 USA.
EM karthik.sriram@yale.edu; ikarageo@aya.yale.edu; xiayuan.wen@yale.edu;
   jan.vesely@rutgers.edu; nick.lindsay@yale.edu;
   michale.wu.mw976@yale.edu; lenny.khazan@gmail.com;
   raghav.pothukuchi@yale.edu; rajit.manohar@yale.edu; abhishek@cs.yale.edu
OI Bhattacharjee, Abhishek/0000-0003-2742-2679; Pothukuchi, Raghavendra
   Pradyumna/0000-0003-0109-7417
FU National Science Foundation (NSF) [2019529, 2118851, 1815718, 2040682];
   Computing Innovation Fellowship under NSF [2127309]; Swebilius
   Foundation
FX This work was partially supported by the National Science Foundation
   (NSF) (Awards 2019529, 2118851,1815718, and 2040682 and a Computing
   Innovation Fellowship under NSF Grant 2127309 to the Computing Research
   Association). This work was also supported by a grant from the Swebilius
   Foundation. The authors also gratefully acknowledge Muhammed Ugur,
   GabrielPetrov, Oliver Ye, Michal Gerasimiuk, Hitten Zaveri,~Dennis
   Spencer, Nick Turk-Browne, and Imran Quraishi for their feedback on this
   work. Ioannis Karag-eorgos, Karthik Sriram, and Xiayuan Wen are joint
   first authors who contributed equally to this work. This work involved
   human subjects or animals in its research. Approval of all ethical and
   experimental procedures and protocols were approved and monitored by
   Brown University's Institutional Animal Care and Use Committee, and all
   research was performed inaccordance with relevant guidelines and
   regulations.
CR [Anonymous], 2016, BRIDG BIOEL DIV
   Aziz JNY, 2009, IEEE J SOLID-ST CIRC, V44, P995, DOI 10.1109/JSSC.2008.2010997
   Karageorgos I, 2021, IEEE MICRO, V41, P87, DOI 10.1109/MM.2021.3065455
   Karageorgos I, 2020, ANN I S COM, P391, DOI 10.1109/ISCA45697.2020.00041
   Kassiri H, 2017, IEEE T BIOMED CIRC S, V11, P1026, DOI 10.1109/TBCAS.2017.2694638
   Krstic M, 2003, LECT NOTES COMPUT SC, V2799, P161
   Kumar S, 2017, INT S HIGH PERF COMP, P565, DOI 10.1109/HPCA.2017.59
   Li SF, 2013, IEEE T NEUR SYS REH, V21, P880, DOI 10.1109/TNSRE.2013.2282153
   Musk Elon, 2019, J Med Internet Res, V21, pe16194, DOI 10.2196/16194
   O'Leary G, 2018, IEEE J SOLID-ST CIRC, V53, P3150, DOI 10.1109/JSSC.2018.2869579
   Stamatto AlessandroL., 2013, SBC J 3D INTERACTIVE, V4, P3
   Stevenson IH, 2011, NAT NEUROSCI, V14, P139, DOI 10.1038/nn.2731
   Sun FT, 2014, NEUROTHERAPEUTICS, V11, P553, DOI 10.1007/s13311-014-0280-3
NR 13
TC 1
Z9 1
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2023
VL 43
IS 3
BP 64
EP 72
DI 10.1109/MM.2023.3258907
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K5QD7
UT WOS:001016976600009
DA 2024-07-18
ER

PT J
AU [Anonymous]
AF [Anonymous]
TI Computing in Science & Engineering
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 25
EP 25
DI 10.1109/MM.2022.3160258
PG 1
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500012
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, SH
   Possignolo, RT
   Skinner, HB
   Renau, J
AF Wang, Sheng-Hong
   Possignolo, Rafael Trapani
   Skinner, Haven Blake
   Renau, Jose
TI LiveHD: A Productive Live Hardware Development Flow
SO IEEE MICRO
LA English
DT Article
DE Hardware; Field programmable gate arrays; Open source software; Tools;
   Hardware design languages; Logic gates
AB Synthesis and simulation of hardware design can take hours before results are available even for small changes. In contrast, software development embraced live programming to boost productivity. This article proposes LiveHD, an open-source incremental framework for hardware synthesis and simulation that provides feedback within seconds. Three principles for incremental design automation are presented. LiveHD uses an unified VLSI data model, LGraph, to support the implementation of incremental principles for synthesis and simulation. LiveHD also employs a tree-like high-level intermediate representation to interface modern hardware description languages. We present early results comparing with commercial and open source tools. LiveHD can provides feedback for the synthesis, placement, and routing in < 30 s for most changes tested with negligible QoR impact. For the incremental simulation, LiveHD is capable of getting any simulation cycle in under 2 s for a 256 RISC-V core design.
C1 [Wang, Sheng-Hong] Univ Calif Santa Cruz, Comp Sci & Engn, Santa Cruz, CA 95064 USA.
   [Possignolo, Rafael Trapani; Skinner, Haven Blake] Univ Calif Santa Cruz, Santa Cruz, CA 95064 USA.
   [Renau, Jose] Univ Calif Santa Cruz, CSE Dept, Santa Cruz, CA 95064 USA.
C3 University of California System; University of California Santa Cruz;
   University of California System; University of California Santa Cruz;
   University of California System; University of California Santa Cruz
RP Wang, SH (corresponding author), Univ Calif Santa Cruz, Comp Sci & Engn, Santa Cruz, CA 95064 USA.
EM swang203@ucsc.edu; rafaeltp@gmail.com; hskinner@ucsc.edu; renau@ucsc.edu
OI Renau, Jose/0000-0001-5128-0506
FU Center for Research in Open Source Software (CROSS) at UC Santa Cruz;
   National Science Foundation [CCF-1514284]; Army Research Laboratory;
   Army Research Office [W911NF1910466]; U.S. Department of Defense (DOD)
   [W911NF1910466] Funding Source: U.S. Department of Defense (DOD)
FX This work was supported by both the Center for Research in Open Source
   Software (CROSS) at UC Santa Cruz and the National Science Foundation
   under Grant CCF-1514284. Any opinions, findings, and conclusions or
   recommendations expressed herein are those of the authors and do not
   necessarily reflect the views of the NSF. This material is based upon
   work supported by, or in part, by the Army Research Laboratory and the
   Army Research Office under Contract/Grant W911NF1910466.
CR Ajayi T, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3326334
   [Anonymous], 2019, OPEN SOURCE TOOL VER
   Bannon Pete, 2019, P IEEE HOT CHIPS 31, P1
   Dabrowski J, 2011, INTERACT COMPUT, V23, P555, DOI 10.1016/j.intcom.2011.05.008
   Possignolo R. T., 2017, P 54 ANN DES AUT C, P1
   Possignolo R. T., 2017, P INT WORKSH LOG SYN, P8
   Possignolo RT, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317912
   Shahzad D, 2019, IEEE W CONTR MODEL, DOI [10.1109/FCCM.2019.00010, 10.1109/compel.2019.8769700]
   Skinner H., 2018, THESIS
   Skinner H., 2020, P INT S PERF AN SYST, P10
   Wang S.-H., 2019, P 2 WORKSH OP SOURC, P5
   Wang S, 2019, PROCEEDINGS OF THE 2019 WORKSHOP ON HOT TOPICS IN VIDEO ANALYTICS AND INTELLIGENT EDGES (HOTEDGEVIDEO '19), P9, DOI 10.1145/3349614.3356027
   Wolf C., Yosys open synthesis suite
NR 13
TC 4
Z9 6
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 67
EP 75
DI 10.1109/MM.2020.2996508
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800009
OA hybrid
DA 2024-07-18
ER

PT J
AU Dangwal, D
   McMahan, J
   Cui, WL
   Sherwood, T
AF Dangwal, Deeksha
   McMahan, Joseph
   Cui, Weilong
   Sherwood, Timothy
TI Trace Wringing for Program Trace Privacy
SO IEEE MICRO
LA English
DT Article
DE Space heating; Transforms; Privacy; Probabilistic logic; Security;
   Signal processing
ID COMPRESSION
AB A quantitative approach to optimizing computer systems requires a good understanding of how applications exercise a machine, and real program traces from production environments lead to the clearest understanding. Unfortunately, even the simplest program traces can leak sensitive details about users, their recent activity, or even details of trade secret algorithms. Given the cleverness of attackers working to undo well-intentioned, but ultimately insufficient, anonymization techniques, many organizations have simply decided to cease making traces available. Trace wringing is a new formulation of the problem of sharing traces where one knows a priori how much information the trace is leaking in the worst case. The key idea is to squeeze as much information as possible out of the trace without completely compromising its usefulness for optimization. We demonstrate the utility of a wrung trace through cache simulation and examine the sensitivity of wrung traces to a class of attacks on Advanced Encryption Standard (AES) encryption.
C1 [Dangwal, Deeksha; Sherwood, Timothy] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
   [McMahan, Joseph] Univ Washington, Seattle, WA 98195 USA.
   [Cui, Weilong] Google Inc, Mountain View, CA USA.
C3 University of California System; University of California Santa Barbara;
   University of Washington; University of Washington Seattle; Google
   Incorporated
RP Dangwal, D (corresponding author), Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
OI Sherwood, Timothy/0000-0002-6550-6075
CR Burtscher M, 2005, IEEE T COMPUT, V54, P1329, DOI 10.1109/TC.2005.186
   Dhodapkar AS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P217
   DUDA RO, 1972, COMMUN ACM, V15, P11, DOI 10.1145/361237.361242
   Elnozahy E. N., 1999, SIGMETRICS PERFORM E, V27, P214
   Galamhos C., 1999, Proceedings. 1999 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (Cat. No PR00149), P554, DOI 10.1109/CVPR.1999.786993
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Michaud P, 2009, INT SYM PERFORM ANAL, P185, DOI 10.1109/ISPASS.2009.4919650
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   Smith G, 2009, LECT NOTES COMPUT SC, V5504, P288
   Van Ertvelde L, 2008, ACM SIGPLAN NOTICES, V43, P201, DOI 10.1145/1353536.1346307
   Weinberg J, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P36
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 108
EP 114
DI 10.1109/MM.2020.2986113
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100014
OA hybrid
DA 2024-07-18
ER

PT J
AU Yu, JY
   Yan, MJ
   Khyzha, A
   Morrison, A
   Torrellas, J
   Fletcher, CW
AF Yu, Jiyong
   Yan, Mengjia
   Khyzha, Artem
   Morrison, Adam
   Torrellas, Josep
   Fletcher, Christopher W.
TI Speculative Taint Tracking (STT): A Comprehensive Protection for
   Speculatively Accessed Data
SO IEEE MICRO
LA English
DT Article
DE Hardware; Microarchitecture; Security; Transient analysis; Pipelines;
   Delays; Monitoring
AB Speculative execution attacks present an enormous security threat, capable of reading arbitrary program data under malicious speculation, and later exfiltrating that data over microarchitectural covert channels. This article proposes speculative taint tracking (STT), a high-security and high-performance hardware mechanism to block these attacks. The main idea is that it is safe to execute and selectively forward the results of speculative instructions that read secrets, as long as we can prove that the forwarded results do not reach potential covert channels. The technical core of the article is a new abstraction to help identify all covert channels, and an architecture to quickly identify when a covert channel is no longer a threat. We further conduct a detailed formal analysis on the scheme and prove security in a companion document. When evaluated on SPEC06 workloads, STT incurs 8.5% or 14.5% performance overhead relative to an insecure machine.
C1 [Yu, Jiyong; Torrellas, Josep; Fletcher, Christopher W.] Univ Illinois, Urbana, IL 61801 USA.
   [Yan, Mengjia] MIT, Elect Engn & Comp Sci Dept, Cambridge, MA 02139 USA.
   [Khyzha, Artem; Morrison, Adam] Tel Aviv Univ, Tel Aviv, Israel.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Massachusetts Institute of Technology (MIT); Tel Aviv University
RP Yu, JY (corresponding author), Univ Illinois, Urbana, IL 61801 USA.
EM jiyongy2@illinois.edu; mengjia@csail.mit.edu
OI Yu, Jiyong/0000-0002-9150-0662; Yan, Mengjia/0000-0002-6206-9674
FU NSF [CNS-1816226]; Blavatnik ICRC at TAU, ISF [2005/17]; Intel Strategic
   Research Alliance Grant
FX We thank J. Emer, S. Adve, and S. Mukherjee for very helpful
   discussions. We would especially like to thank our colleagues at Intel
   who contributed significant feedback throughout the project's
   development, in particular, F. Liu, M. Fernandez, F. McKeen, and C.
   Rozas. This work was supported in part by NSF under Grant CNS-1816226;
   in part by Blavatnik ICRC at TAU, ISF under Grant 2005/17; and in part
   by an Intel Strategic Research Alliance Grant.
CR Aciiçmez O, 2007, LECT NOTES COMPUT SC, V4377, P225
   Bhattacharyya A, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P785, DOI 10.1145/3319535.3363194
   Goguen J. A., 1982, Proceedings of the 1982 Symposium on Security and Privacy, P11
   Grossschadl Johann, 2009, Information Security and Cryptology, ICISC 2009. 12th International Conference, ICISC 2009. Revised Selected Papers, P176
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Schwarz M, 2019, LECT NOTES COMPUT SC, V11735, P279, DOI 10.1007/978-3-030-29959-0_14
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
   Yu J., P 26 NETW DISTR SYST
   Yu J., 2020, P INT S COMP ARCH
   Yu J., 2019, TECH REP
NR 12
TC 1
Z9 4
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 81
EP 89
DI 10.1109/MM.2020.2985359
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100011
OA hybrid
DA 2024-07-18
ER

PT J
AU Medina, E
   Dagan, E
AF Medina, Eitan
   Dagan, Eran
TI Habana Labs Purpose-Built AI Inference and Training Processor
   Architectures: Scaling AI Training Systems Using Standard Ethernet With
   Gaudi Processor
SO IEEE MICRO
LA English
DT Article
DE Training; Artificial intelligence; Computer architecture; Throughput;
   Hardware; Standards; Architecture
AB The growing computational requirements of AI applications are challenging today's general-purpose CPU and GPU architectures and driving the need for purpose-built, programmable AI solutions. Habana Labs designed its Goya processor to meet the high throughput/low latency demands of Inference workloads, and its Gaudi processor for throughput combined with massive scale up and scale out capability needed to speed training workloads efficiently. To address the need for scaling training, Habana is the first AI chip developer to integrate standard Ethernet onto a training processor.
C1 [Medina, Eitan; Dagan, Eran] Habana Labs, Tel Aviv, Israel.
RP Medina, E (corresponding author), Habana Labs, Tel Aviv, Israel.
CR [Anonymous], 2019, ML PERF TRAINING BEN
   [Anonymous], 2019, NVIDIA TESLA DEEP LE
   [Anonymous], 2019, GAUD TRAIN PLATF WHI
   DAWNBench, 2018, END TO END DEEP LEAR
   Habana Labs, 2019, GOYA INF PLATF WHIT
   Medina Eitan, 2019, HOT CHIPS 31 S
   Shallue C. J., 2019, MEASURING EFFECTS DA
NR 7
TC 22
Z9 24
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2020
VL 40
IS 2
SI SI
BP 17
EP 24
DI 10.1109/MM.2020.2975185
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KX9IU
UT WOS:000522189700004
DA 2024-07-18
ER

PT J
AU Wang, XB
   Huang, K
   Chen, L
   Knoll, A
AF Wang, Xiebing
   Huang, Kai
   Chen, Long
   Knoll, Alois
TI h<SUP>2</SUP>ECU: A High-Performance and Heterogeneous Electronic
   Control Unit for Automated Driving
SO IEEE MICRO
LA English
DT Article
ID URBAN CHALLENGE
AB Massive amounts of multi-sensor information pose a huge computational challenge for the design of a real-time automated driving module. The proposed h(2)ECU is a high-performance and heterogeneous electronic control unit (ECU) architecture for automated driving. By incorporating multiple multiprocessor SoCs (MPSoCs), general-purpose GPUs (GPGPUs), and FPGAs into one module, it can provide sufficient computing power while maintaining high scalability. The feasibility of h(2)ECU is demonstrated on a modified COTS vehicle, associated with a customized evaluation board and two typical advanced driver-assistance system (ADAS) applications.
C1 [Wang, Xiebing] Tech Univ Munich, Inst Robot & Embedded Syst, Dept Informat, Munich, Germany.
   [Huang, Kai; Chen, Long] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou, Guangdong, Peoples R China.
   [Knoll, Alois] Tech Univ Munich, Dept Informat, Comp Sci, Munich, Germany.
C3 Technical University of Munich; Sun Yat Sen University; Technical
   University of Munich
RP Wang, XB (corresponding author), Tech Univ Munich, Inst Robot & Embedded Syst, Dept Informat, Munich, Germany.
EM wangxie@in.tum.de; huangk36@mail.sysu.edu.cn; chenl46@mail.sysu.edu.cn;
   knoll@in.tum.de
RI Huang, Kai/JVO-5066-2024; Knoll, Alois/AAN-8417-2021
OI Knoll, Alois/0000-0003-4840-076X
FU China Scholarship Council (CSC) [201506270152]; Science and Technology
   Innovation Committee of Shenzhen Municipality [J20180170]
FX The authors would like to thank the anonymous reviewers for their
   valuable comments and suggestions to improve the quality of this
   article. This work is supported in part by a scholarship from the China
   Scholarship Council (CSC) under Grant Number 201506270152 and funding
   from the Science and Technology Innovation Committee of Shenzhen
   Municipality under Grant Number J20180170.
CR [Anonymous], 2017, INT R GO TM AUT SOL
   [Anonymous], 2017, NVIDIA DRIVE SCAL AI
   [Anonymous], 2016, MPC577XK ULTR MPC577
   [Anonymous], SNAPDR 820 AUT PLATF
   [Anonymous], 2012, CONT START FOC AUT D
   Broy M, 2007, P IEEE, V95, P356, DOI 10.1109/JPROC.2006.888386
   Cook JE, 2007, P IEEE, V95, P334, DOI 10.1109/JPROC.2006.888384
   Huang K, 2016, DES AUT TEST EUROPE, P229
   Jo K, 2015, IEEE T IND ELECTRON, V62, P5119, DOI 10.1109/TIE.2015.2410258
   Kokogias S, 2018, IEEE T INTELL TRANSP, V19, P1277, DOI 10.1109/TITS.2017.2684623
   Montemerlo M, 2008, J FIELD ROBOT, V25, P569, DOI 10.1002/rob.20258
   Urmson C, 2008, J FIELD ROBOT, V25, P425, DOI 10.1002/rob.20255
   Wang XB, 2017, LECT NOTES COMPUT SC, V10393, P33, DOI 10.1007/978-3-319-65482-9_3
NR 13
TC 3
Z9 3
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2018
VL 38
IS 5
BP 53
EP 62
DI 10.1109/MM.2018.053631142
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GV7UB
UT WOS:000446337400009
OA Green Published
DA 2024-07-18
ER

PT J
AU Bornholt, J
   Lopez, R
   Carmean, DM
   Ceze, L
   Seelig, G
   Strauss, K
AF Bornholt, James
   Lopez, Randolph
   Carmean, Douglas M.
   Ceze, Luis
   Seelig, Georg
   Strauss, Karin
TI TOWARD A DNA-BASED ARCHIVAL STORAGE SYSTEM
SO IEEE MICRO
LA English
DT Article
ID INFORMATION-STORAGE
AB Storing data in DNA molecules offers extreme density and durability advantages that can mitigate exponential growth in data storage needs. This article presents a DNA-based archival storage system, performs wet lab experiments to show its feasibility, and identifies technology trends that point to increasing practicality.
C1 [Bornholt, James; Ceze, Luis; Seelig, Georg] Univ Washington, Paul G Allen Sch Comp Sci & Engn, Seattle, WA 98195 USA.
   [Lopez, Randolph] Univ Washington, Bioengn, Seattle, WA 98195 USA.
   [Lopez, Randolph] Univ Calif San Diego, San Diego, CA 92103 USA.
   [Carmean, Douglas M.] Oregon State Univ, Elect & Elect Engn, Corvallis, OR 97331 USA.
   [Seelig, Georg] Dept Elect Engn, Seattle, WA 98195 USA.
   [Strauss, Karin] Univ Washington, Microsoft Res & Affiliate Fac, Seattle, WA 98195 USA.
C3 University of Washington; University of Washington Seattle; University
   of Washington; University of Washington Seattle; University of
   California System; University of California San Diego; Oregon State
   University; University of Washington; University of Washington Seattle
RP Bornholt, J (corresponding author), Univ Washington, Paul G Allen Sch Comp Sci & Engn, Seattle, WA 98195 USA.
EM bornholt@cs.washington.edu; rmlb@uw.edu; dcarmean@microsoft.com;
   luisceze@cs.washington.edu; gseelig@uw.edu; kstrauss@microsoft.com
FU National Science Foundation [1064497, 1409831]; David Notkin Endowed
   Graduate Fellowship; Direct For Computer & Info Scie & Enginr; Division
   of Computing and Communication Foundations [1409831] Funding Source:
   National Science Foundation; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [1317694, 1064497]
   Funding Source: National Science Foundation
FX We thank the members of the Molecular Information Systems Laboratory for
   their continuing support of this work. We thank Brandon Holt, Emina
   Torlak, Xi Wang, the Sampa group at the University of Washington, and
   the anonymous reviewers for feedback on this work. This material is
   based on work supported by the National Science Foundation under grant
   numbers 1064497 and 1409831, by gifts from Microsoft Research, and by
   the David Notkin Endowed Graduate Fellowship.
CR Allentoft ME, 2012, P ROY SOC B-BIOL SCI, V279, P4724, DOI 10.1098/rspb.2012.1745
   [Anonymous], 2013, WORLD IS STOR BYT DE
   Blawat M, 2016, PROCEDIA COMPUT SCI, V80, P1011, DOI 10.1016/j.procs.2016.05.398
   Bornhol J, 2016, ACM SIGPLAN NOTICES, V51, P637, DOI [10.1145/2872362.2872397, 10.1145/2954679.2872397]
   Brunker M., 2016, BLOG            0707
   Carlson R., 2014, BLOG            0212
   Church GM, 2012, SCIENCE, V337, P1628, DOI 10.1126/science.1226355
   Clelland CT, 1999, NATURE, V399, P533, DOI 10.1038/21092
   Goldman N, 2013, NATURE, V494, P77, DOI 10.1038/nature11875
   Miller R., 2013, BLOG            0118
   Organick L., 2017, Nature Biotechnology, V36, P242, DOI [10.1101/114553, DOI 10.1101/114553]
   Plafke J., 2013, BLOG            0620
NR 12
TC 38
Z9 51
U1 8
U2 100
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 98
EP 104
DI 10.1109/MM.2017.70
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400012
DA 2024-07-18
ER

PT J
AU Smith, JE
AF Smith, James E.
TI RESEARCH AGENDA: SPACETIME COMPUTATION AND THE NEOCORTEX
SO IEEE MICRO
LA English
DT Article
ID SPIKING NEURONS; NETWORKS; VISION
C1 [Smith, James E.] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP Smith, JE (corresponding author), Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
EM jes@ece.wisc.edu
RI Smith, James Edward/HCI-8961-2022
CR Bichler O, 2012, NEURAL NETWORKS, V32, P339, DOI 10.1016/j.neunet.2012.02.022
   Bohte SM, 2002, IEEE T NEURAL NETWOR, V13, P426, DOI 10.1109/72.991428
   Butts DA, 2007, NATURE, V449, P92, DOI 10.1038/natureO6105
   Maass W, 1997, NEURAL NETWORKS, V10, P1659, DOI 10.1016/S0893-6080(97)00011-7
   MAINEN ZF, 1995, SCIENCE, V268, P1503, DOI 10.1126/science.7770778
   Natschlager T, 1998, NETWORK-COMP NEURAL, V9, P319, DOI 10.1088/0954-898X/9/3/003
   Paugam-Moisy H., 2009, HDB NATURAL COMPUTIN
   Petersen RS, 2001, NEURON, V32, P503, DOI 10.1016/S0896-6273(01)00481-0
   Probst Dimitri, 2012, Artificial Neural Networks and Machine Learning - ICANN 2012. Proceedings of the 22nd International Conference on Artificial Neural Networks, P209, DOI 10.1007/978-3-642-33269-2_27
   Thorpe S, 2001, NEURAL NETWORKS, V14, P715, DOI 10.1016/S0893-6080(01)00083-1
   VanRullen R, 2005, TRENDS NEUROSCI, V28, P1, DOI 10.1016/j.tins.2004.10.010
NR 11
TC 2
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2017
VL 37
IS 1
BP 8
EP 14
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EP1CT
UT WOS:000397123700003
DA 2024-07-18
ER

PT J
AU Hill, MD
   Christie, D
   Patterson, D
   Yi, JJ
   Chiou, D
   Sendag, R
AF Hill, Mark D.
   Christie, Dave
   Patterson, David
   Yi, Joshua J.
   Chiou, Derek
   Sendag, Resit
TI PROPRIETARY VERSUS OPEN INSTRUCTION SETS
SO IEEE MICRO
LA English
DT Article
AB Most widely used instruction set architectures (ISAs) are proprietary, while much software innovation is facilitated by being open. Might hardware innovation also be accelerated by ISAs being open? This article examines this question with an edited transcript of a debate from the 4th workshop on computer architecture research directions.
C1 [Hill, Mark D.] Univ Wisconsin Madison, Comp Sci, Madison, WI 53706 USA.
   [Hill, Mark D.] Univ Wisconsin Madison, Madison, WI 53706 USA.
   [Christie, Dave] Adv Micro Devices Inc, Sunnyvale, CA USA.
   [Patterson, David] Univ Calif Berkeley, Comp Sci, Berkeley, CA 94720 USA.
   [Yi, Joshua J.] Dechert, Philadelphia, PA USA.
   [Chiou, Derek] Univ Texas Austin, Microsoft, Austin, TX 78712 USA.
   [Chiou, Derek] Univ Texas Austin, Austin, TX 78712 USA.
   [Sendag, Resit] Univ Rhode Isl, Elect & Comp Engn, Kingston, RI 02881 USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   Advanced Micro Devices; University of California System; University of
   California Berkeley; Dechert LLP; University of Texas System; University
   of Texas Austin; Microsoft; University of Texas System; University of
   Texas Austin; University of Rhode Island
RP Hill, MD (corresponding author), Univ Wisconsin Madison, Comp Sci, Madison, WI 53706 USA.; Hill, MD (corresponding author), Univ Wisconsin Madison, Madison, WI 53706 USA.
EM markhill@cs.wisc.edu; david.christie@amd.com; pattrsn@cs.berkeley.edu;
   joshua.yi@dechert.com; derek@ece.utexas.edu; sendag@ele.uri.edu
CR Demerjian C., 2013, LONG LOOK ARM LICE 1
   Demerjian C., 2013, ARM LICENSES ITS I 2
   Shimpi A. L., 2013, THE ARM DIARIES 1
NR 3
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2016
VL 36
IS 4
BP 58
EP 68
DI 10.1109/MM.2016.61
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FS
UT WOS:000384909100011
DA 2024-07-18
ER

PT J
AU Pannuto, P
   Lee, Y
   Kuo, YS
   Foo, Z
   Kempke, B
   Kim, G
   Dreslinski, RG
   Blaauw, D
   Dutta, P
AF Pannuto, Pat
   Lee, Yoonmyung
   Kuo, Ye-Sheng
   Foo, ZhiYoong
   Kempke, Benjamin
   Kim, Gyouho
   Dreslinski, Ronald G.
   Blaauw, David
   Dutta, Prabal
TI MBUS: A SYSTEM INTEGRATION BUS FOR THE MODULAR MICROSCALE COMPUTING
   CLASS
SO IEEE MICRO
LA English
DT Article
AB MBUS IS A NEW INTERCHIP INTERCONNECT MADE OF TWO "SHOOT-THROUGH" RINGS THAT RESOLVES FUNDAMENTAL SIZE AND POWER ISSUES THAT PREVENT THE DESIGN OF COMPOSABLE MICROSCALE SYSTEMS. MBUS INTRODUCES POWER-OBLIVIOUS COMMUNICATION, WHICH GUARANTEES MESSAGE RECEPTION REGARDLESS OF THE RECIPIENT'S POWER STATE. THIS DISENTANGLES POWER MANAGEMENT FROM COMMUNICATION, GREATLY SIMPLIFYING THE CREATION OF VIABLE, MODULAR, AND HETEROGENEOUS SYSTEMS THAT OPERATE ON THE ORDER OF NANOWATTS.
C1 [Pannuto, Pat; Kuo, Ye-Sheng; Kempke, Benjamin; Dreslinski, Ronald G.] Univ Michigan, Dept Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Lee, Yoonmyung] Sungkyunkwan Univ, Dept Semicond Syst Engn, Seoul, South Korea.
   [Foo, ZhiYoong] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Kempke, Benjamin; Kim, Gyouho] Univ Michigan, Dept Elect Engn, Ann Arbor, MI 48109 USA.
   [Blaauw, David] Univ Michigan, Dept Elect & Comp Engn, Ann Arbor, MI 48109 USA.
   [Dutta, Prabal] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan; Sungkyunkwan
   University (SKKU); University of Michigan System; University of
   Michigan; University of Michigan System; University of Michigan;
   University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan
RP Pannuto, P (corresponding author), Univ Michigan, Dept Comp Sci & Engn, Ann Arbor, MI 48109 USA.
EM ppannuto@umich.edu; yoonmyung@skku.edu; samkuo@umich.edu;
   zhiyoong@umich.edu; bpkempke@umich.edu; gyouho@umich.edu;
   rdreslin@umich.edu; blaauw@umich.edu; prabal@eecs.umich.edu
OI Lee, Yoonmyung/0000-0001-9468-1692; Pannuto, Pat/0000-0001-7720-6267
FU TerraSwarm Research Center - STARnet phase of the Focus Center Research
   Program (FCRP), a Semiconductor Research Corporation program - MARCO;
   DARPA; National Science Foundation [CNS-0964120, CNS-1111541,
   CNS-1350967]; DoD; Air Force Office of Scientific Research, National
   Defense Science and Engineering Graduate (NDSEG) Fellowship;  [32 CFR
   168a]; Direct For Computer & Info Scie & Enginr [1350967] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems [1350967] Funding Source: National Science Foundation
FX This work was supported in part by the TerraSwarm Research Center, one
   of six centers supported by the STARnet phase of the Focus Center
   Research Program (FCRP), a Semiconductor Research Corporation program
   sponsored by MARCO and DARPA. This research was conducted with
   government support under and awarded by the DoD, Air Force Office of
   Scientific Research, National Defense Science and Engineering Graduate
   (NDSEG) Fellowship, and 32 CFR 168a. This material is based on work
   partially supported by the National Science Foundation under grants
   CNS-0964120, CNS-1111541, and CNS-1350967, and generous gifts from
   Intel, Qualcomm, and Texas Instruments.
CR Kuo YS, 2014, IEEE CUST INTEGR CIR
   Lee Y, 2013, IEEE J SOLID-ST CIRC, V48, P229, DOI 10.1109/JSSC.2012.2221233
   Pannuto P, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P629, DOI 10.1145/2749469.2750376
NR 3
TC 5
Z9 8
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 60
EP 70
DI 10.1109/MM.2016.41
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500010
DA 2024-07-18
ER

PT J
AU Bornholt, J
   Mytkowicz, T
   McKinley, KS
AF Bornholt, James
   Mytkowicz, Todd
   McKinley, Kathryn S.
TI UNCERTAIN&lt;T&gt;: ABSTRACTIONS FOR UNCERTAIN HARDWARE AND SOFTWARE
SO IEEE MICRO
LA English
DT Article
AB BUILDING CORRECT, EFFICIENT SYSTEMS THAT REASON ABOUT THE APPROXIMATIONS PRODUCED BY SENSORS, MACHINE LEARNING, BIG DATA, HUMANS, AND APPROXIMATE HARDWARE AND SOFTWARE REQUIRES NEW STANDARDS AND ABSTRACTIONS. THE UNCERTAIN < T > SOFTWARE ABSTRACTION AIMS TO TACKLE THESE PERVASIVE CORRECTNESS, OPTIMIZATION, AND PROGRAMMABILITY PROBLEMS AND GUIDE HARDWARE AND SOFTWARE DESIGNERS IN PRODUCING ESTIMATES.
C1 [Bornholt, James] Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
C3 University of Washington; University of Washington Seattle
RP Bornholt, J (corresponding author), Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
EM bornholt@cs.washington.edu; toddm@microsoft.com; mckinley@microsoft.com
CR Bishop Christopher M, 2006, PATTERN RECOGN, V128, P1
   Bornholt J, 2014, ACM SIGPLAN NOTICES, V49, P51, DOI 10.1145/2541940.2541958
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Gordon Andrew D., 2014, P FUTURE SOFTWARE EN, P167, DOI [10.1145/2593882.2593900, DOI 10.1145/2593882.2593900]
   Park SH, 2005, AVSS 2005: ADVANCED VIDEO AND SIGNAL BASED SURVEILLANCE, PROCEEDINGS, P171
   WALD A, 1945, ANN MATH STAT, V16, P117, DOI 10.1214/aoms/1177731118
NR 6
TC 13
Z9 14
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 132
EP 143
DI 10.1109/MM.2015.52
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700015
DA 2024-07-18
ER

PT J
AU Kim, G
   Kim, D
   Park, S
   Kim, Y
   Lee, K
   Hong, I
   Bong, K
   Yoo, HJ
AF Kim, Gyeonghoon
   Kim, Donghyun
   Park, Seongwook
   Kim, Youchang
   Lee, Kyuho
   Hong, Injoon
   Bong, Kyeongryeol
   Yoo, Hoi-Jun
TI AN AUGMENTED REALITY PROCESSOR WITH A CONGESTION-AWARE NETWORK-ON-CHIP
   SCHEDULER
SO IEEE MICRO
LA English
DT Article
ID ENGINE
AB The authors implemented a low-power basic on-chip network-augmented reality (bone-ar) processor to execute object recognition, camera pose estimation, and 3d graphics rendering in real time for an hd resolution video input. The processor employs six clusters of heterogeneous simd processors to exploit data- and task-level parallelism. A congestion-aware scheduler detects and resolves congestion to prevent throughput degradation of the task-level pipeline.
C1 [Kim, Gyeonghoon; Kim, Donghyun; Park, Seongwook; Kim, Youchang; Lee, Kyuho; Hong, Injoon; Bong, Kyeongryeol; Yoo, Hoi-Jun] Korea Adv Inst Sci & Technol, Taejon 305701, South Korea.
   [Kim, Donghyun] Korea Adv Inst Sci & Technol, Mobile Software Platform Res Ctr, Taejon 305701, South Korea.
   [Yoo, Hoi-Jun] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Korea Advanced
   Institute of Science & Technology (KAIST); Korea Advanced Institute of
   Science & Technology (KAIST)
RP Kim, G (corresponding author), Korea Adv Inst Sci & Technol, Dept Elect Engn, 1233,335 Gwahangno, Taejon 305701, South Korea.
EM ghoon@kaist.ac.kr
RI YOO, HOI-JUN/C-1558-2011; Lee, Kyuho/W-4682-2018
OI Kim, Youchang/0000-0001-7689-6040; Lee, Kyuho/0000-0002-4047-1013
FU National Research Foundation of Korea (NRF) - Ministry of Science, ICT &
   Future Planning [NRF-2012R1A2A1A01008937]
FX This research was supported by the Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by the
   Ministry of Science, ICT & Future Planning (NRF-2012R1A2A1A01008937).
CR [Anonymous], 2014, K GLASS AUGM REAL
   Azuma R, 2001, IEEE COMPUT GRAPH, V21, P34, DOI 10.1109/38.963459
   Kasabov NK, 2002, IEEE T FUZZY SYST, V10, P144, DOI 10.1109/91.995117
   Lee S, 2011, IEEE J SOLID-ST CIRC, V46, P42, DOI 10.1109/JSSC.2010.2075430
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Moon M., 2013, THOROUGH GOOGLE GLAS
   Oh J, 2012, IEEE MICRO, V32, P38, DOI 10.1109/MM.2012.90
   Park J, 2013, ISSCC DIG TECH PAP I, V56, P168, DOI 10.1109/ISSCC.2013.6487685
   Wagner D, 2010, IEEE T VIS COMPUT GR, V16, P355, DOI 10.1109/TVCG.2009.99
   Wang GH, 2013, IEEE GLOB CONF SIG, P759, DOI 10.1109/GlobalSIP.2013.6737002
   Yoon JS, 2013, IEEE T VLSI SYST, V21, P206, DOI 10.1109/TVLSI.2012.2186157
NR 11
TC 4
Z9 4
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2014
VL 34
IS 6
BP 30
EP 40
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AX0HQ
UT WOS:000346634000005
DA 2024-07-18
ER

PT J
AU Cooklev, T
   Nishihara, A
AF Cooklev, Todor
   Nishihara, Akinori
TI AN OPEN RF-DIGITAL INTERFACE FOR SOFTWARE-DEFINED RADIOS
SO IEEE MICRO
LA English
DT Article
DE RF front end; software-defined radio; ontology; cognitive radio
AB This article presents an open, complete rf-digital interface appropriate for software-defined radios (sdrs). The interface includes data and metadata (control and context) packets. The control and context packets describe the entire rf front end. The proposed description has a hierarchical structure and is a hardware abstraction. the interface supports advanced architectures such as sdr clouds. The metadata packets can be represented using formal, computer-processable semantics.
C1 [Cooklev, Todor] Indiana Univ Purdue Univ, Wireless Technol Ctr, Ft Wayne, IN 46805 USA.
   [Nishihara, Akinori] Tokyo Inst Technol, Tokyo, Japan.
C3 Purdue University System; Indiana University Purdue University Fort
   Wayne; Tokyo Institute of Technology
RP Cooklev, T (corresponding author), IPFW, 2101 E Coliseum Blvd,ET 229, Ft Wayne, IN 46805 USA.
EM cooklevt@ipfw.edu
RI Nishihara, Akinori/C-6637-2015
OI Nishihara, Akinori/0000-0002-0191-4328
FU National Institute of Communication Technologies (NICT) of Japan
FX This work was facilitated by a visiting fellowship sponsored by the
   National Institute of Communication Technologies (NICT) of Japan. The
   authors also thank the reviewers for their in-depth reviews and
   comments.
CR [Anonymous], 2004, SDRF04S006V100
   [Anonymous], SOFTW COMM ARCH 4 0
   [Anonymous], 2010, WINN10S007
   [Anonymous], 2009, SDRF08S0008V100
   Cooklev T., 2007, IEEE T INSTRUMENTATI, V56, P1532
   Definitions of Software Defined Radio (SDR) and Cognitive Radio System (CRS), 2009, SM2152 ITUR
   Miguelez IG, 2012, IEEE MICRO, V32, P44, DOI 10.1109/MM.2011.81
   Hentschel T, 1999, IEEE PERS COMMUN, V6, P40, DOI 10.1109/98.788214
   Kokar MM, 2009, P IEEE, V97, P689, DOI 10.1109/JPROC.2009.2013028
   VITA Standards Organization, 2009, 4902009 ANSIVITA
NR 10
TC 1
Z9 2
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2013
VL 33
IS 6
BP 47
EP 55
DI 10.1109/MM.2013.113
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 279ER
UT WOS:000328943700007
DA 2024-07-18
ER

PT J
AU Fukuoka, K
   Maeda, N
   Nii, K
   Fujigaya, M
   Sakamoto, N
   Koike, T
   Irita, T
   Wakahara, K
   Matsuyama, T
   Hasegawa, K
   Saito, T
   Fukuda, A
   Teranishi, K
   Kataoka, T
   Hattori, T
AF Fukuoka, Kazuki
   Maeda, Noriaki
   Nii, Koji
   Fujigaya, Masaki
   Sakamoto, Noriaki
   Koike, Takao
   Irita, Takahiro
   Wakahara, Kohei
   Matsuyama, Tsugio
   Hasegawa, Keiji
   Saito, Toshiharu
   Fukuda, Akira
   Teranishi, Kaname
   Kataoka, Takeshi
   Hattori, Toshihiro
TI POWER-MANAGEMENT FEATURES OF R-MOBILE U2, AN INTEGRATED APPLICATION
   PROCESSOR AND BASEBAND PROCESSOR
SO IEEE MICRO
LA English
DT Article
DE Switches; Baseband; MOS devices; Transistors; Logic gates; Leakage
   currents; maximum power control; application and LTE capable baseband
   processor; 28-nm technology; power switch; dual-standby mode SRAM
C1 [Fukuoka, Kazuki; Maeda, Noriaki; Nii, Koji] Renesas Elect, Kodaira, Tokyo 1878588, Japan.
C3 Renesas Electronics Corporation
RP Fukuoka, K (corresponding author), Renesas Elect, Low Power Syst Dev Dept, 5-20-1 Josuihon Cho, Kodaira, Tokyo 1878588, Japan.
EM kazuki.fukuoka.xn@renesas.com
RI Nii, Koji/AAO-6930-2020; Kataoka, Takeshi/O-9963-2016
CR [Anonymous], 2012, MSM8960 DAT SHEET
   Chidambaram P., 2010, P IEEE INT EL DEV M
   Fujigaya M, 2013, ISSCC DIG TECH PAP I, V56, P156, DOI 10.1109/ISSCC.2013.6487679
   Fukuoka K., 2012, P IEEE CUST INT CIRC, DOI [10.1109/CICC.2012.6330708, DOI 10.1109/CICC.2012.6330708]
   Fukuoka K, 2007, 2007 Symposium on VLSI Circuits, Digest of Technical Papers, P128, DOI 10.1109/VLSIC.2007.4342685
   Maeda N, 2012, IEEE VLSI CIRC S, P58
   Naruse Masao, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P260, DOI 10.1109/ISSCC.2008.4523156
   Shirasaki Motoyasu, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P156, DOI 10.1109/ISSCC.2009.4977355
NR 8
TC 4
Z9 4
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2013
VL 33
IS 6
BP 26
EP 36
DI 10.1109/MM.2013.109
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 279ER
UT WOS:000328943700005
DA 2024-07-18
ER

PT J
AU Valamehr, JK
   Chase, M
   Kamara, S
   Putnam, A
   Shumow, D
   Vaikuntanathan, V
   Sherwood, T
AF Valamehr, Jonathan Kaveh
   Chase, Melissa
   Kamara, Seny
   Putnam, Andrew
   Shumow, Daniel
   Vaikuntanathan, Vinod
   Sherwood, Timothy
TI INSPECTION-RESISTANT MEMORY ARCHITECTURES
SO IEEE MICRO
LA English
DT Article
ID PERFORMANCE
AB The authors examine the relationship between security, area, and efficiency in several novel memory architectures and quantitatively examine the resulting systems through cryptographic analysis and microarchitectural impact. They discover an efficient scheme in which, even if an attacker can inspect a stored bit's value with a probabilistic error of only 5 percent, the system can prevent that adversary from learning any information about the original uncoded bits with 99.9999999999 percent probability.
C1 [Valamehr, Jonathan Kaveh] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   [Vaikuntanathan, Vinod] Univ Toronto, Dept Comp Sci, Toronto, ON M5S 1A1, Canada.
   [Sherwood, Timothy] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara;
   University of Toronto; University of California System; University of
   California Santa Barbara
RP Valamehr, JK (corresponding author), Univ Calif Santa Barbara, Harold Frank Hall,Room 5120A, Santa Barbara, CA 93106 USA.
EM valamehr@ece.ucsb.edu
OI Sherwood, Timothy/0000-0002-6550-6075; Putnam,
   Andrew/0000-0001-5241-5695
FU  [CNS-1239567];  [CNS-1162187]
FX We thank the anonymous reviewers for their insightful comments. This
   work was funded in part by grants CNS-1239567 and CNS-1162187. The views
   and conclusions contained herein are those of the authors and should not
   be interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of the sponsoring agencies.
CR [Anonymous], 2004, UND ACT ANT DEV SEC
   Dalton M, 2007, CONF PROC INT SYMP C, P482, DOI 10.1145/1273440.1250722
   HADDAD S, 1989, IEEE ELECTR DEVICE L, V10, P117, DOI 10.1109/55.31687
   Karpuzcu Ulya R., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P447, DOI 10.1145/1669112.1669169
   KOLODNY A, 1986, IEEE T ELECTRON DEV, V33, P835, DOI 10.1109/T-ED.1986.22576
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Ruwase O., P 20 ANN S PAR ALG A, P35
   SHATZKES M, 1993, J APPL PHYS, V74, P6609, DOI 10.1063/1.355100
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   Tiwari A, 2008, INT SYMP MICROARCH, P129, DOI 10.1109/MICRO.2008.4771785
   Tiwari M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P189
   Vachharajani N, 2004, INT SYMP MICROARCH, P243
   Valamehr J, 2012, CONF PROC INT SYMP C, P130, DOI 10.1109/ISCA.2012.6237012
   Venkataramani G., 2008, Fourteenth International Symposium on High Performance Computer Architecture (HPCA), P196
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Wang ZH, 2008, INT SYMP MICROARCH, P83, DOI 10.1109/MICRO.2008.4771781
   Wollinger T., 2005, SECURITY ASPECTS FPG, P265
NR 17
TC 0
Z9 0
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 48
EP 56
DI 10.1109/MM.2013.27
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900007
DA 2024-07-18
ER

PT J
AU Wyglinski, AM
   Huang, XM
   Padir, T
   Lai, LF
   Eisenbarth, TR
   Venkatasubramanian, K
AF Wyglinski, Alexander M.
   Huang, Xinming
   Padir, Taskin
   Lai, Lifeng
   Eisenbarth, Thomas R.
   Venkatasubramanian, Krishna
TI Security of Autonomous Systems Employing Embedded Computing and Sensors
SO IEEE MICRO
LA English
DT Article
C1 [Wyglinski, Alexander M.; Huang, Xinming; Padir, Taskin; Lai, Lifeng; Eisenbarth, Thomas R.] Worcester Polytech Inst, Elect & Comp Engn Dept, Worcester, MA 01609 USA.
   [Padir, Taskin] Worcester Polytech Inst, Robot Dept, Worcester, MA USA.
   [Venkatasubramanian, Krishna] Worcester Polytech Inst, Dept Comp Sci, Worcester, MA USA.
C3 Worcester Polytechnic Institute; Worcester Polytechnic Institute;
   Worcester Polytechnic Institute
RP Wyglinski, AM (corresponding author), Worcester Polytech Inst, Elect & Comp Engn Dept, Worcester, MA 01609 USA.
RI Padir, Taskin/AAF-5524-2020; Padir, Taskin/JCE-6459-2023
OI Wyglinski, Alexander/0000-0002-3357-0064; Eisenbarth,
   Thomas/0000-0003-1116-6973
CR Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   Akdemir K., 2011, Lect. Notes Comput. Sci, V6802, P271
   [Anonymous], 2006, Trusted Platform Module Basics: Using TPM in Embedded Systems
   [Anonymous], 1991, CAN SPEC VERS 2 0
   Aoyama M, 2012, COMPUTER, V45, P32, DOI 10.1109/MC.2012.153
   Barari A., 2011, MOTORWARD       1017
   Chen S, 2011, IEEE COMMUN MAG, V49, P156, DOI 10.1109/MCOM.2011.6069723
   Drolia U., 2011, AUTOPLUG AUTOMOTIVE
   Francillon A., 2011, P 18 NETW DISTR SYST
   Gorog C, 2011, PROTECT FIRMWARE COU
   Guizzo E., 2011, IEEE SPECTRUM A 1018
   Hu C., 2010, SOLVING TODAYS DESIG
   Kocher P, 2004, DES AUT CON, P753
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Kwan C., 2012, 2 GLOBAL HAWK UNMANN
   Larson UE, 2008, P 4 ANN WORKSH CYB S, P1
   Lemp D., 2004, ECU NETWORK TESTING
   Lorenz S., 2010, AUTOMOTIVE, P1
   Mixon M., 2012, TODD HUMPHREYS RES T
   Nilsson D. K., 2008, ICC WORKSH 2008 IEEE, P380, DOI DOI 10.1109/ICCW.2008.78
   Nilsson D. K., 2008, P IET ROAD TRANSP IN, P1
   Nilsson D.K., 2008, P 1 INT C FOR APPL T
   Shade L. K., 2011, P EMB SYST C
NR 23
TC 73
Z9 85
U1 0
U2 19
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2013
VL 33
IS 1
BP 80
EP 86
DI 10.1109/MM.2013.18
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 090VF
UT WOS:000315007400010
DA 2024-07-18
ER

PT J
AU Li, HJ
   He, WT
   Chen, Y
   Eeckhout, L
   Temam, O
   Wu, CY
AF Li, Hengjie
   He, Wenting
   Chen, Yang
   Eeckhout, Lieven
   Temam, Olivier
   Wu, Chengyong
TI SWAP: PARALLELIZATION THROUGH ALGORITHM SUBSTITUTION
SO IEEE MICRO
LA English
DT Article
ID MODEL
AB BY EXPLICITLY INDICATING WHICH ALGORITHMS THEY USE AND ENCAPSULATING THESE ALGORITHMS WITHIN SOFTWARE COMPONENTS, PROGRAMMERS MAKE IT POSSIBLE FOR AN ALGORITHM-AWARE COMPILER TO REPLACE THEIR ORIGINAL ALGORITHM IMPLEMENTATIONS WITH COMPATIBLE PARALLEL IMPLEMENTATIONS, OR WITH THE PARALLEL IMPLEMENTATIONS OF COMPATIBLE ALGORITHMS, USING THE SO-CALLED SPECIFICATION COMPATIBILITY GRAPH (SCG). ALONG WITH THE SCG, A SOFTWARE ENVIRONMENT IS INTRODUCED FOR PERFORMING ALGORITHM-AWARE COMPILATION.
C1 [Li, Hengjie; He, Wenting; Chen, Yang] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China.
   [Li, Hengjie; He, Wenting] Chinese Acad Sci, Grad Univ, Beijing, Peoples R China.
   [Eeckhout, Lieven] Univ Ghent, Elect & Informat Syst Dept, Ghent, Belgium.
   [Temam, Olivier] INRIA Saclay, ByMoore Grp, Paris, France.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Ghent University
RP Li, HJ (corresponding author), 6 Kexueyuan S Rd, Beijing 100190, Peoples R China.
EM lihengjie@ict.ac.cn
RI He, Wenting/HLQ-5454-2023
FU FWO projects [G.0232.06, G.0255.08, G.0179.10]; UGent-BOF projects
   [01J14407, 01Z04109]; European Research Council under the European
   Community's Seventh Framework Program (FP7) [259295]; INRIA YOUHUA
   associated team funding; National Natural Science Foundation of China
   [60921002, 61033009]; National Basic Research Program of China
   [2011CB302504]; National Science and Technology Major Project of China
   [2011ZX01028-001-002]
FX We thank the anonymous reviewers for their valuable feedback. Lieven
   Eeckhout is supported through the FWO projects G.0232.06, G.0255.08, and
   G.0179.10, the UGent-BOF projects 01J14407 and 01Z04109, and the
   European Research Council under the European Community's Seventh
   Framework Program (FP7/2007-2013)/ERC Grant agreement no. 259295.
   Olivier Temam is supported by INRIA YOUHUA associated team funding. The
   remaining authors are supported by the National Natural Science
   Foundation of China under grants nos. 60921002 and 61033009, the
   National Basic Research Program of China under grant no. 2011CB302504,
   and the National Science and Technology Major Project of China under
   grant no. 2011ZX01028-001-002.
CR [Anonymous], 2001, LCPC
   [Anonymous], 2005, P 10 ACM SIGPLAN S P, DOI DOI 10.1145/1065944.1065981
   Ansel J, 2009, ACM SIGPLAN NOTICES, V44, P38, DOI 10.1145/1543135.1542481
   Benabderrahmane MW, 2010, LECT NOTES COMPUT SC, V6011, P283, DOI 10.1007/978-3-642-11970-5_16
   BLUMOFE RD, 1995, SIGPLAN NOTICES, V30, P207
   Bruneton E, 2006, SOFTWARE PRACT EXPER, V36, P1257, DOI 10.1002/spe.767
   Cheesman J., 2000, UML COMPONENTS SIMPL
   Kale L. V., 1993, P OOPSLA 93, P91, DOI DOI 10.1145/165854.165874
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Kim H., 2010, P 43 ANN IEEE ACM IN, P3
   Lau KK, 2007, IEEE T SOFTWARE ENG, V33, P709, DOI 10.1109/TSE.2007.70726
   Linderman MD, 2008, ACM SIGPLAN NOTICES, V43, P287, DOI 10.1145/1353536.1346318
   Pan HD, 2010, ACM SIGPLAN NOTICES, V45, P376, DOI 10.1145/1809028.1806639
   Putze F., 2007, P INT EUR C PAR DIST, P682
   Rasche A, 2003, ISORC 2003: SIXTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P164
   Reinders James, 2007, Intel threading building blocks-outfitting C++ for multi-core processor parallelism
   Sethumadhavan S, 2009, 2009 ICSE WORKSHOP ON MULTICORE SOFTWARE ENGINEERING (IWMSE), P41, DOI 10.1109/IWMSE.2009.5071382
   [No title captured]
NR 18
TC 4
Z9 5
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2012
VL 32
IS 4
BP 54
EP 67
DI 10.1109/MM.2012.53
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 991GZ
UT WOS:000307690800008
OA Green Published
DA 2024-07-18
ER

PT J
AU Tseng, HW
   Tullsen, DM
AF Tseng, Hung-Wei
   Tullsen, Dean M.
TI ELIMINATING REDUNDANT COMPUTATION AND EXPOSING PARALLELISM THROUGH
   DATA-TRIGGERED THREADS
SO IEEE MICRO
LA English
DT Article
AB UNLIKE THREADS IN PARALLEL PROGRAMS CREATED BY CONVENTIONAL PROGRAMMING, DATA-TRIGGERED THREADS ARE INITIATED WHEN A MEMORY VALUE IS CHANGED. BY EXPRESSING COMPUTATION THROUGH THESE THREADS, COMPUTATION IS EXECUTED ONLY WHEN THE DATA CHANGES AND IS SKIPPED WHENEVER THE DATA DOES NOT CHANGE. THE AUTHORS' MODEL ACHIEVES PERFORMANCE SPEEDUPS OF UP TO 5.9x, AVERAGING 45.6 PERCENT, WITH SPEC2000 BENCHMARKS.
C1 [Tseng, Hung-Wei; Tullsen, Dean M.] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Tseng, HW (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr,Mail Code 0404, La Jolla, CA 92093 USA.
EM h1tseng@cs.ucsd.edu
RI Tseng, Hsueh-Wen/AAD-4968-2020
OI Tseng, Hung-Wei/0000-0001-8383-5203; Tullsen, Dean/0000-0003-3174-9316
FU Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [1219059] Funding Source: National Science
   Foundation
CR Bodík R, 1999, ACM SIGPLAN NOTICES, V34, P64, DOI 10.1145/301631.301643
   Citron D, 1998, ACM SIGPLAN NOTICES, V33, P252, DOI 10.1145/291006.291056
   Huang JA, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P106, DOI 10.1109/HPCA.1999.744342
   Krishnaiyer R, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.888704
   Lepak KM, 2000, INT SYMP MICROARCH, P22, DOI 10.1109/MICRO.2000.898055
   Lepak KM, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P182, DOI 10.1109/ISCA.2000.854389
   Lipasti MH, 1996, ACM SIGPLAN NOTICES, V31, P138, DOI 10.1145/248209.237173
   MICHIE D, 1968, NATURE, V218, P19, DOI 10.1038/218019a0
   Sodani A, 1997, ACM COMP AR, P194, DOI 10.1145/384286.264200
   Tseng HW, 2011, INT S HIGH PERF COMP, P181, DOI 10.1109/HPCA.2011.5749727
   Tullsen D., 1996, 22 ANN COMPUTER MEAS, P819
NR 11
TC 4
Z9 5
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 38
EP 47
DI 10.1109/MM.2012.14
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200006
DA 2024-07-18
ER

PT J
AU Miguelez, IG
   Marojevic, V
   Bosch, AG
AF Gomez Miguelez, Ismael
   Marojevic, Vuk
   Gelonch Bosch, Antoni
TI RESOURCE MANAGEMENT FOR SOFTWARE-DEFINED RADIO CLOUDS
SO IEEE MICRO
LA English
DT Article
AB Software-defined radio (sdr) clouds combine sdr concepts with cloud computing technology for designing and managing future base stations. They provide a scalable solution for the evolution of wireless communications. The authors focus on the resource management implications and propose a hierarchical approach for dynamically managing the real-time computing constraints of wireless communications systems that run on the sdr cloud.
C1 [Gomez Miguelez, Ismael; Marojevic, Vuk; Gelonch Bosch, Antoni] Univ Politecn Cataluna, Dept Signal Theory & Commun, ES-08034 Barcelona, Spain.
C3 Universitat Politecnica de Catalunya
RP Marojevic, V (corresponding author), Univ Politecn Cataluna, Dept Signal Theory & Commun, C Jordi Girona 1-3, ES-08034 Barcelona, Spain.
EM marojevic@tsc.upc.edu
RI Gelonch-Bosch, Antoni/K-4894-2014; Gomez-Miguelez, Ismael/B-4006-2012
OI Gelonch-Bosch, Antoni/0000-0001-9216-1140; Gomez-Miguelez,
   Ismael/0000-0002-1325-3854
CR Akyildiz IF, 2006, COMPUT NETW, V50, P2127, DOI 10.1016/j.comnet.2006.05.001
   [Anonymous], 2010, IBM J. Res. Develop.
   Buracchini E, 2000, IEEE COMMUN MAG, V38, P138, DOI 10.1109/35.868153
   Buyya R, 2009, FUTURE GENER COMP SY, V25, P599, DOI 10.1016/j.future.2008.12.001
   Doulamis ND, 2007, IEEE T PARALL DISTR, V18, P1030, DOI 10.1109/TPDS.2007.1053
   Guo JQ, 2007, I C WIREL COMM NETW, P2988, DOI 10.1109/WICOM.2007.742
   Marojevic V., 2009, THESIS U POLITECNICA
   Marojevic V, 2008, IEEE T COMPUT, V57, P1399, DOI 10.1109/TC.2008.83
   Paulraj AJ, 2004, P IEEE, V92, P198, DOI 10.1109/JPROC.2003.821915
   Revés X, 2005, EURASIP J APPL SIG P, V2005, P2626, DOI 10.1155/ASP.2005.2626
   You X.-H., 2008, ICT SHAPING WORLD SC
NR 11
TC 26
Z9 26
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2012
VL 32
IS 1
BP 44
EP 53
DI 10.1109/MM.2011.81
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 885LY
UT WOS:000299781700006
DA 2024-07-18
ER

PT J
AU Komuro, T
   Iwashita, A
   Ishikawa, M
AF Komuro, Takashi
   Iwashita, Atsushi
   Ishikawa, Masatoshi
TI A QVGA-SIZE PIXEL-PARALLEL IMAGE PROCESSOR FOR 1,000-FPS VISION
SO IEEE MICRO
LA English
DT Article
AB MASSIVELY PARALLEL IMAGE PROCESSING WITH AS MANY PROCESSING ELEMENTS AS PIXELS CAN ACHIEVE REAL-TIME VISION WITH RATES AS HIGH AS 1,000 FRAMES PER SECOND. THE AUTHORS IMPLEMENTED A QVGA-SIZE PIXEL-PARALLEL IMAGE PROCESSOR FOR OBJECT IDENTIFICATION AND POSE ESTIMATION ON A SINGLE CHIP. BIT-SERIAL OPERATION AND DYNAMIC LOGIC REDUCE THE CIRCUIT AREA, AND PIPELINING ENABLES HIGH PROCESSING SPEED.
C1 [Komuro, Takashi] Univ Tokyo, Dept Informat Phys & Comp, Grad Sch Informat Sci & Technol, Bunkyo Ku, Tokyo 1138656, Japan.
C3 University of Tokyo
RP Komuro, T (corresponding author), Univ Tokyo, Dept Informat Phys & Comp, Grad Sch Informat Sci & Technol, Bunkyo Ku, 7-3-1 Hongo, Tokyo 1138656, Japan.
EM Takashi_Komuro@ipc.i.u-tokyo.ac.jp
RI Komuro, Takashi/B-2796-2012
OI Ishikawa, Masatoshi/0000-0002-6096-830X
CR Elad M, 2004, IEEE T SIGNAL PROCES, V52, P1814, DOI 10.1109/TSP.2004.828919
   Flusser J, 2003, IEEE T PATTERN ANAL, V25, P234, DOI 10.1109/TPAMI.2003.1177154
   Furukawa N, 2006, IEEE INT CONF ROBOT, P181, DOI 10.1109/ROBOT.2006.1641181
   HU M, 1962, IRE T INFORM THEOR, V8, P179, DOI 10.1109/tit.1962.1057692
   Ishii I, 2006, IEEE T ELECTRON DEV, V53, P1797, DOI 10.1109/TED.2006.878024
   MUKUNDAN R, 1993, PATTERN RECOGN LETT, V14, P199, DOI 10.1016/0167-8655(93)90072-L
   Namiki A, 2002, P IEEE, V90, P1178, DOI 10.1109/JPROC.2002.801447
   Oku H, 2005, REV SCI INSTRUM, V76, DOI 10.1063/1.1857632
   STANDLEY DL, 1991, IEEE J SOLID-ST CIRC, V26, P1853, DOI 10.1109/4.104177
   Sugiyama Y, 2005, IEEE J SOLID-ST CIRC, V40, P2816, DOI 10.1109/JSSC.2005.858475
   Tahri O, 2003, IEEE INT CONF ROBOT, P4276
   Watanabe Y, 2004, PROC SPIE, V5603, P234, DOI 10.1117/12.571049
NR 12
TC 20
Z9 20
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2009
VL 29
IS 6
BP 58
EP 67
DI 10.1109/MM.2009.89
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ER
UT WOS:000273096300008
DA 2024-07-18
ER

PT J
AU Lin, YD
   Lin, PC
   Lai, YC
   Liu, TY
AF Lin, Ying-Dar
   Lin, Po-Ching
   Lai, Yuan-Cheng
   Liu, Tai-Ying
TI HARDWARE-SOFTWARE CODESIGN FOR HIGH-SPEED SIGNATURE-BASED VIRUS SCANNING
SO IEEE MICRO
LA English
DT Article
AB HIGH-SPEED NETWORK CONTENT SECURITY APPLICATIONS OFTEN OFFLOAD SIGNATURE MATCHING TO HARDWARE. IN SUCH SYSTEMS, THE THROUGHPUT OF THE OVERALL SYSTEM, RATHER THAN THE HARDWARE ENGINE ALONE, IS SIGNIFICANT. THE AUTHORS OFFLOAD VIRUS SCANNING IN THE CLAMAV ANTIVIRUS PACKAGE TO THE BFAST* HARDWARE ENGINE. THEY FIND THAT THE DATA-PASSING PROCESSES SIGNIFICANTLY DEGRADE SYSTEM THROUGHPUT.
C1 [Lin, Po-Ching] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
   [Lin, Ying-Dar] Natl Chiao Tung Univ, Dept Comp & Informat Sci, Hsinchu 30050, Taiwan.
   [Lin, Po-Ching] Natl Chung Cheng Univ, Dept Comp & Informat Sci, Chiayi 621, Taiwan.
   [Lai, Yuan-Cheng] Natl Taiwan Univ Sci & Technol, Dept Informat Management, Taipei, Taiwan.
   [Liu, Tai-Ying] Avermedia, Taipei, Taiwan.
C3 National Chung Cheng University; National Yang Ming Chiao Tung
   University; National Chung Cheng University; National Taiwan University
   of Science & Technology
RP Lin, PC (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, 168 Univ Rd, Chiayi 621, Taiwan.
EM pclin@cs.ccu.edu.tw
FU Taiwan National Science Council's Program of Excellence; Cisco; Intel
FX This work was supported in part by the Taiwan National Science Council's
   Program of Excellence in Research, and in part by grants from Cisco and
   Intel.
CR AHO AV, 1975, COMMUN ACM, V18, P333, DOI 10.1145/360825.360855
   ALDWAIRI M, 2005, ACM SIGARCH COMPUTER, V33, P99
   Baker ZK, 2004, ANN IEEE SYM FIELD P, P135, DOI 10.1109/FCCM.2004.6
   Dharmapurikar S, 2004, IEEE MICRO, V24, P52, DOI 10.1109/MM.2004.1268997
   Erdogan O, 2005, GLOB TELECOMM CONF, P1767
   Halvorsen P, 2002, EUROMICRO CONF PROC, P138, DOI 10.1109/EURMIC.2002.1046146
   Handley M, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 10TH USENIX SECURITY SYMPOSIUM, P115
   Lin BS, 2008, INT J SEDIMENT RES, V23, P28, DOI 10.1016/S1001-6279(08)60003-7
   Lin PC, 2009, IEEE T VLSI SYST, V17, P1008, DOI 10.1109/TVLSI.2008.2012011
   LIU T, 2008, P 8 INT C INT SYST D, P121
   Tan Lin., 2006, ACM T ARCHIT CODE OP, V3, P3, DOI DOI 10.1145/1132462.1132464
   Tuck N, 2004, IEEE INFOCOM SER, P2628
   WU S, 1994, TR9417 U ANZ DEP COM
NR 13
TC 7
Z9 10
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2009
VL 29
IS 5
BP 56
EP 65
DI 10.1109/MM.2009.81
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 515XN
UT WOS:000271506300007
DA 2024-07-18
ER

PT J
AU Mansur, D
AF Mansur, Dan
TI A NEW 40-NM FPGA AND ASIC COMMON PLATFORM
SO IEEE MICRO
LA English
DT Article
ID STANDBY
AB Altera's stratix iv fpgas and hardcopy iv asics provide a 40-nm common platform that offers several innovative architectural improvements, including adaptive body bias and flexible 10-gbps transceivers. The resulting combination of high density, high performance, low power, and lower cost allows new and more complex systems previously unattainable with fpga-based designs.
C1 Altera Corp, San Jose, CA 95134 USA.
C3 Altera Corporation
RP Mansur, D (corresponding author), Altera Corp, 101 Innovat Dr, San Jose, CA 95134 USA.
EM dmansur@altera.com
CR Fallah F, 2005, IEICE T ELECTRON, VE88C, P509, DOI 10.1093/ietele/e88-c.4.509
   HUTTON H, 2004, LNCS, V3202, P135
   Hutton M., 2006, P C DES AUT TEST EUR, P64
   Kim KK, 2008, IEICE ELECTRON EXPR, V5, P556, DOI 10.1587/elex.5.556
   Pistorius J, 2007, I C FIELD PROG LOGIC, P423, DOI 10.1109/FPL.2007.4380683
NR 5
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2009
VL 29
IS 2
BP 46
EP 53
DI 10.1109/MM.2009.22
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 427UH
UT WOS:000264804100006
DA 2024-07-18
ER

PT J
AU Emma, PG
   Reohr, WR
   Meterelliyoz, M
AF Emma, Philip G.
   Reohr, William R.
   Meterelliyoz, Mesut
TI RETHINKING REFRESH: INCREASING AVAILABILITY AND REDUCING POWER IN DRAM
   FOR CACHE APPLICATIONS
SO IEEE MICRO
LA English
DT Article
AB CACHES USE DATA VERY DIFFERENTLY THAN MAIN MEMORY DOES, SO DRAM CACHES CAN HAVE DRAMATICALLY DIFFERENT REFRESH REQUIREMENTS. MAKING CANONICAL ASSUMPTIONS ABOUT RETENTION TIMES IN DRAM CAN BE DRASTIC OVERKILL WITHIN THE CACHE CONTEXT. USING STANDARD REFRESH RATES MAY BE UNNECESSARY, AND CAN BE A SIGNIFICANT WASTE OF CACHE UTILIZATION AND POWER. IN THIS ARTICLE, WE VIEW "RETENTION TIME'' IN A NEW WAY BY USING STATISTICAL POPULATIONS MORE APPROPRIATE FOR CACHES, AND WE SUGGEST USES OF A CACHE'S INHERENT ERROR-CONTROL MECHANISMS TO REDUCE REFRESH RATES BY SEVERAL ORDERS OF MAGNITUDE.
CR Barth J., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P486, DOI 10.1109/ISSCC.2007.373506
   BERGER JM, 1961, INFORM CONTROL, V4, P68, DOI 10.1016/S0019-9958(61)80037-5
   Iyer SS, 2005, IBM J RES DEV, V49, P333, DOI 10.1147/rd.492.0333
   KLEIN DA, 2007, Patent No. 7184352
   Matick RE, 2005, IBM J RES DEV, V49, P145, DOI 10.1147/rd.491.0145
   Nakagome Y, 2003, IBM J RES DEV, V47, P525, DOI 10.1147/rd.475.0525
   Reohr WR, 2006, IEEE INT SOC CONF, P303, DOI 10.1109/SOCC.2006.283903
   Taur Y, 1997, P IEEE, V85, P486, DOI 10.1109/5.573737
NR 8
TC 33
Z9 39
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2008
VL 28
IS 6
BP 47
EP 56
DI 10.1109/MM.2008.93
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 388CW
UT WOS:000261998900006
DA 2024-07-18
ER

PT J
AU Adve, SV
   Brooks, D
   Zilles, C
AF Adve, Sarita V.
   Brooks, David
   Zilles, Craig
TI Top Picks from the Computer Architecture Conferences of 2007
SO IEEE MICRO
LA English
DT Article
C1 [Adve, Sarita V.] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
   [Brooks, David] Harvard Univ, Cambridge, MA 02138 USA.
   [Zilles, Craig] Univ Illinois, Urbana, IL USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Harvard University; University of Illinois System; University of
   Illinois Urbana-Champaign
RP Adve, SV (corresponding author), Univ Illinois, Dept Comp Sci, 1304 W Springfield Ave, Urbana, IL 61801 USA.
EM sadve@cs.uiuc.edu; dbrooks@eecs.harvard.edu; zilles@cs.uiuc.edu
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 8
EP 11
DI 10.1109/MM.2008.6
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bridges, MJ
   Vachharajani, N
   Zhang, Y
   Jablin, T
   August, DI
AF Bridges, Matthew J.
   Vachharajani, Neil
   Zhang, Yun
   Jablin, Thomas
   August, David I.
TI Revisiting the sebuential programming model for the multicore era
SO IEEE MICRO
LA English
DT Article
ID DEADLOCK DETECTION
AB Automatic parallelization has thus far not been successful at extracting scalable parallelism from general programs. An aggressive automatic thread extraction framework, coupled with natural extensions to the sequential programming model that allow for a range of legal outcomes rather than forcing programmers to define a single legal program outcome, will let programmers achieve the performance of parallel programming VIA the simpler sequential model.
C1 [Bridges, Matthew J.; Vachharajani, Neil; Zhang, Yun; Jablin, Thomas; August, David I.] Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
C3 Princeton University
RP August, DI (corresponding author), Princeton Univ, Dept Comp Sci, 35 Olden St, Princeton, NJ 08544 USA.
EM august@princeton.edu
CR Bridges MJ, 2007, INT SYMP MICROARCH, P69
   Carlstrom B. D., 2006, PLDI 2006. Proceedings of the 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, P1, DOI 10.1145/1133981.1133983
   Corbett JC, 1996, IEEE T SOFTWARE ENG, V22, P161, DOI 10.1109/32.489078
   Emrath PerryA., 1988, Proceedings of the 1988 ACM SIGPLAN and SIGOPS Workshop on Parallel and Distributed Debugging, PADD '88, P89
   FRIGO M, 1998, PLDI 98, P212, DOI DOI 10.1145/277652.277725
   GORDON MI, 2002, P 10 INT C ARCH SUPP, P291
   HORWITZ S, 1990, ACM T PROGR LANG SYS, V12, P26, DOI [10.1145/77606.77608, 10.1145/960116.53994]
   Luecke GR, 2002, CONCURR COMP-PRACT E, V14, P911, DOI 10.1002/cpe.701
   Ottoni G, 2005, INT SYMP MICROARCH, P105
   RAMAN E, 2008, P INT S COD GEN OPT
   Rangan R, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P177, DOI 10.1109/PACT.2004.1342552
   Steffan JG, 2005, ACM T COMPUT SYST, V23, P253, DOI 10.1145/1082469.1082471
   Triantafyllis S, 2006, ACM SIGPLAN NOTICES, V41, P61, DOI 10.1145/1133981.1133989
   VACHHARAJANI N, 2007, PACT 07, P49
   Wang N, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P56
NR 15
TC 14
Z9 18
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 12
EP 20
DI 10.1109/MM.2008.13
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200003
DA 2024-07-18
ER

PT J
AU Shacham, A
   Bergman, K
AF Shacham, Assaf
   Bergman, Keren
TI Building ultralow-latency interconnection networks using photonic
   integration
SO IEEE MICRO
LA English
DT Article
ID SHARED-MEMORY; SYSTEMS; DESIGN
AB Ultralow-latency interconnection networks have become a necessity in modern high-performance computing systems. Recent advances in photonic integration technology are paving the way for a disruptive step in the design. Of these networks. We present spinet, an optical interconnection network architecture designed for implementation using photonic integration, providing an end-to-end photonic path while completely avoiding optical buffering. spinet resolves contentions through message dropping, but facilitates message recovery using a novel physical-layer acknowledgment protocol.
C1 Columbia Univ, Dept Elect Engn, New York, NY 10027 USA.
   Columbia Univ, New York, NY 10027 USA.
C3 Columbia University; Columbia University
RP Shacham, A (corresponding author), Columbia Univ, Dept Elect Engn, 500 W 120th St,1300 Mudd, New York, NY 10027 USA.
RI Shacham, Assaf/A-8949-2009
OI Shacham, Assaf/0009-0001-4171-462X
CR Dai DL, 1998, LECT NOTES COMPUT SC, V1417, P171
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Fang AW, 2006, OPT EXPRESS, V14, P9203, DOI 10.1364/OE.14.009203
   Gunn C, 2006, IEEE MICRO, V26, P58, DOI 10.1109/MM.2006.32
   Kodi AK, 2005, IEEE MICRO, V25, P41, DOI 10.1109/MM.2005.7
   LUIJTEN R, 2005, P SUP SC 05, P18
   MELIKSETIAN DS, 1993, P ACM SIGMETRICS C M, P183
   Miller DAB, 2000, P IEEE, V88, P728, DOI 10.1109/5.867687
   Nagarajan R, 2005, IEEE J SEL TOP QUANT, V11, P50, DOI 10.1109/JSTQE.2004.841721
   Pattavina A., 1998, Switching Theory: Architectures and Performance in Broadband ATM Networks, Vfirst
   Protic J, 1996, IEEE PARALL DISTRIB, V4, P63, DOI 10.1109/88.494605
   Shacham A, 2005, IEEE PHOTONIC TECH L, V17, P2742, DOI 10.1109/LPT.2005.859169
   Shacham A, 2005, J LIGHTWAVE TECHNOL, V23, P3066, DOI 10.1109/JLT.2005.856242
   SHACHAM A, 2006, P 13 ANN IEEE S HIGH, P147
   SHACHAM A, 2006, P OPT FIB COMM C OFC
   Small BA, 2005, IEEE PHOTONIC TECH L, V17, P2472, DOI 10.1109/LPT.2005.858142
   Sterbenz J., 2001, HIGH SPEED NETWORKIN
   Williams KA, 2005, IEEE J SEL TOP QUANT, V11, P78, DOI 10.1109/JSTQE.2004.841722
   Xia FN, 2007, NAT PHOTONICS, V1, P65, DOI 10.1038/nphoton.2006.42
   Xu QF, 2005, NATURE, V435, P325, DOI 10.1038/nature03569
   Xu QF, 2007, OPT EXPRESS, V15, P430, DOI 10.1364/OE.15.000430
   Yariv A, 2006, Photonics: Optical Electronics in Modern Communications, V6th
NR 22
TC 40
Z9 49
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2007
VL 27
IS 4
BP 6
EP 20
DI 10.1109/MM.2007.64
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 213GM
UT WOS:000249654900003
DA 2024-07-18
ER

PT J
AU Bink, A
   York, R
AF Bink, Arjan
   York, Richard
TI ARM996HS: The first licensable, clockless 32-bit processor core
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 18 Conference
CY AUG 20-22, 2006
CL Stanford Univ, Palo Alto, CA
HO Stanford Univ
ID CIRCUITS
AB Clockless implementations dramatically improve energy efficiency without requiring more area than conventional synchronous circuit designs. The clockless ARM996HS, developed through the tide design flow, consumes about one-third the power of comparable synchronous, clock-gated, ARM cores implementing the same ISA. The ARM996HS also generates low peak currents and produces very low electromagnetic emissions, and it is robust against variations in current; voltage, and temperature.
C1 Handshake Colut, NL-5656 AE Eindhoven, Netherlands.
RP Bink, A (corresponding author), Handshake Colut, High Tech Campus 12, NL-5656 AE Eindhoven, Netherlands.
CR FURBER SB, 1994, P IEEE COMP C COMPC, P476
   Garside J. D., 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), P162, DOI 10.1109/ASYNC.2000.836999
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   Martin AJ, 2003, IEEE DES TEST COMPUT, V20, P9, DOI 10.1109/MDT.2003.1246159
   Nielsen L. S., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P391, DOI 10.1109/92.335008
   Peeters A, 2001, INT SYMP ASYNCHRON C, P86, DOI 10.1109/ASYNC.2001.914072
   PEETERS AMG, 1996, THESIS EINDHOVEN U T
   te Beest F, 2005, INT SYMP ASYNCHRON C, P166
   TEBEEST FJ, 2003, THESIS TWENTE U
   TIERNO JA, 1994, IEEE DES TEST COMPUT, V11, P43, DOI 10.1109/54.282444
   van Gageldonk H, 1998, ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, P96, DOI 10.1109/ASYNC.1998.666497
   VANBERKEL K, 1991, P EUR C DES AUT EDAC, P384
   VANGAGELDONK H, 1998, THESIS EINDHOVEN U T
NR 13
TC 31
Z9 40
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2007
VL 27
IS 2
BP 58
EP 68
DI 10.1109/MM.2007.28
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 188II
UT WOS:000247913200008
DA 2024-07-18
ER

PT J
AU Agarwal, A
   Mukhopadhyay, S
   Raychowdhury, A
   Roy, K
   Kim, CH
AF Agarwal, A
   Mukhopadhyay, S
   Raychowdhury, A
   Roy, K
   Kim, CH
TI Leakage power analysis and reduction for nanoscale circuits
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 17 Conference
CY AUG, 2005
CL Stanford Univ, Stanford, CA
HO Stanford Univ
ID TECHNOLOGY
AB Leakage current in the nanometer regime has become a significant portion of power dissipation in CMOS circuits as threshold voltage, channel length, and gate oxide thickness scale downward. Various techniques are available to reduce leakage power in high-performance systems.
C1 Intel Corp, Circuit Res Lab, Santa Clara, CA 95051 USA.
   Purdue Univ, W Lafayette, IN 47907 USA.
   Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
C3 Intel Corporation; Purdue University System; Purdue University;
   University of Minnesota System; University of Minnesota Twin Cities
RP Mailstop JF2-04,2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM amit1.agarwal@intel.com
RI Mukhopadhyay, Saibal/C-5943-2009
CR Agarwal A, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P18
   Agarwal A, 2003, IEEE J SOLID-ST CIRC, V38, P319, DOI 10.1109/JSSC.2002.807414
   [Anonymous], 1998, Fundamentals of Modern VLSI Devices
   Antoniadis D., 1999, Well-tempered bulk-Si NMOSFET device
   Borkar S, 1999, IEEE MICRO, V19, P23, DOI 10.1109/40.782564
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Heo S, 2002, CONF PROC INT SYMP C, P137, DOI 10.1109/ISCA.2002.1003571
   Heo S, 2002, 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P316, DOI 10.1109/VLSIC.2002.1015114
   Itoh K, 1996, 1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, P132, DOI 10.1109/VLSIC.1996.507743
   Kao J, 1997, DES AUT CON, P409, DOI 10.1145/266021.266182
   Kao JT, 2000, IEEE J SOLID-ST CIRC, V35, P1009, DOI 10.1109/4.848210
   Karnik T, 2002, DES AUT CON, P486, DOI 10.1109/DAC.2002.1012674
   KAWAGUCHI H, 1998, P IEEE INTL SOL STAT, P111
   Keshavarzi A., 1999, P 8 NASA S VLSI DES, P231
   Ketkar M, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P375, DOI 10.1109/ICCAD.2002.1167561
   Kim CH, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P6
   Kim CH, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P251, DOI 10.1109/LPE.2002.1029614
   Kim CH, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P163, DOI 10.1109/DATE.2002.998265
   Kuroda T, 1996, ISSCC DIG TECH PAP I, V39, P166, DOI 10.1109/ISSCC.1996.488555
   Lee ZK, 1999, IEEE T ELECTRON DEV, V46, P1640, DOI 10.1109/16.777152
   Mizuno H, 1999, IEEE J SOLID-ST CIRC, V34, P1492, DOI 10.1109/4.799853
   Mukhopadhyay S, 2003, IEEE T VLSI SYST, V11, P716, DOI 10.1109/TVLSI.2003.816145
   MUTOH S, 1995, IEEE J SOLID-ST CIRC, V30, P847, DOI 10.1109/4.400426
   Narendra S, 2003, IEEE J SOLID-ST CIRC, V38, P696, DOI 10.1109/JSSC.2003.810054
   Nose K, 2001, PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P93, DOI 10.1109/CICC.2001.929731
   Sirisantana N, 2000, PR IEEE COMP DESIGN, P227, DOI 10.1109/ICCD.2000.878290
NR 27
TC 87
Z9 103
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2006
VL 26
IS 2
BP 68
EP 80
DI 10.1109/MM.2006.39
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 032SY
UT WOS:000236796200009
DA 2024-07-18
ER

PT J
AU Murmann, B
AF Murmann, B
TI Digitally assisted analog circuits
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 17 Conference
CY AUG, 2005
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB Today's interfaces between digital and "real world" analog signals rely mainly on complex analog circuit components that strictly limit achievable power efficiency and throughput. Digitally assisted analog circuits can exploit digital circuits' high density and low energy per computation to enable a new generation of interface electronics based on minimal-precision, low-complexity analog building blocks.
C1 Stanford Univ, Stanford, CA 94305 USA.
C3 Stanford University
RP Stanford Univ, 420 Via Palou Mall, Stanford, CA 94305 USA.
EM murmann@stanford.edu
RI Murmann, Boris/AFE-2313-2022
OI Murmann, Boris/0000-0003-3417-8782; Fanucci, Luca/0000-0001-5426-4974;
   Saponara, Sergio/0000-0001-6724-4219
CR Aggarwal A, 2003, GLOB TELECOMM CONF, P2385, DOI 10.1109/GLOCOM.2003.1258662
   [Anonymous], 2006, IEEE ISSCC FEB
   Borkar S, 1999, IEEE MICRO, V19, P23, DOI 10.1109/40.782564
   COPELAND MA, 1979, ELECTRON LETT, V15, P301, DOI 10.1049/el:19790214
   DENT AC, 1989, P IEE C ADV A D D A, P1
   GRACE CR, 2004, IEEE J SOLID-ST CIRC, V42, P1038
   Li JP, 2003, IEEE T CIRCUITS-II, V50, P531, DOI 10.1109/TCSII.2003.816921
   Murmann B, 2003, IEEE J SOLID-ST CIRC, V38, P2040, DOI 10.1109/JSSC.2003.819167
   Namgoong W, 2003, IEEE T WIREL COMMUN, V2, P502, DOI 10.1109/TWC.2003.811177
   OH Y, IN PRESS IEEE T CIRC
   Pamarti S, 2004, IEEE J SOLID-ST CIRC, V39, P49, DOI 10.1109/JSSC.2003.820858
   Ryu S. T., 2006, ISSCC DIG TECH PAPER, P216
   Zanikopoulos A, 2005, IEEE INT SYMP CIRC S, P4839, DOI 10.1109/ISCAS.2005.1465716
NR 13
TC 86
Z9 111
U1 6
U2 24
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2006
VL 26
IS 2
BP 38
EP 47
DI 10.1109/MM.2006.33
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 032SY
UT WOS:000236796200006
DA 2024-07-18
ER

PT J
AU Fromm, JB
   Skitol, RA
AF Fromm, JB
   Skitol, RA
TI Update on the antitrust ghost in the standard-setting machine
SO IEEE MICRO
LA English
DT Article
EM Jeff.Fromm@dbr.com; Robert.Skitol@dbr.com
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 77
EP 78
DI 10.1109/MM.2005.99
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300010
DA 2024-07-18
ER

PT J
AU Sankaralingam, K
   Nagarajan, R
   Liu, HM
   Kim, C
   Huh, J
   Burger, D
   Keckler, SW
   Moore, C
AF Sankaralingam, K
   Nagarajan, R
   Liu, HM
   Kim, C
   Huh, J
   Burger, D
   Keckler, SW
   Moore, C
TI Exploiting ILP, TLP, and DLP with the polymorphous trips architecture
SO IEEE MICRO
LA English
DT Article
AB THE TRIPS ARCHITECTURE SEEKS TO DELIVER SYSTEM-LEVEL CONFIGURABILITY TO APPLICATIONS AND RUNTIME SYSTEMS. IT DOES SO BY EMPLOYING THE CONCEPT OF POLYMORPHISM, WHICH PERMITS THE RUNTIME SYSTEM TO CONFIGURE THE HARDWARE EXECUTION RESOURCES TO MATCH THE MODE OF. EXECUTION AND DEMANDS OF THE COMPILER AND APPLICATION.
C1 Univ Texas, Dept Comp Sci, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Univ Texas, Dept Comp Sci, 1 Univ Stn C0500, Austin, TX 78712 USA.
EM skeckler@cs.utexas.edu
RI Huh, Jaehyuk/C-1716-2011
CR ESPASAA R, P INT S COMP ARCH IS, P281
   Hao E, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P191, DOI 10.1109/MICRO.1996.566461
   Khailany B, 2001, IEEE MICRO, V21, P35, DOI 10.1109/40.918001
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Mahlke S.A., 1992, Proceedings of the 25th Annual International Symposium on Microarchitecture, MICRO 25, P45, DOI [10.1109/MICRO.1992.696999, DOI 10.1109/MICRO.1992.696999]
   Mai K, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P161, DOI [10.1109/ISCA.2000.854387, 10.1145/342001.339673]
   Nagarajan R, 2001, INT SYMP MICROARCH, P40
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   SANKARALINGAM K, 2003, P 36 ANN INT S MICR
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
NR 10
TC 16
Z9 17
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 46
EP 51
DI 10.1109/MM.2003.1261386
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700008
DA 2024-07-18
ER

PT J
AU Claasen, TACM
AF Claasen, TACM
TI System on a chip: Changing IC design today and in the future
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Workshop on Electronics in the 21st Century: Trends and Challenges
CY 2001
CL ROME, ITALY
AB Market-related trends continue to drive innovation in the semiconductor industry. Today, they are particularly driving the design of systems on a chip, the new breed of complex, highly integrated systems.
C1 Philips Semicond, Technol & Strategy, NL-5600 JZ Eindhoven, Netherlands.
C3 Philips; Philips Research
RP Claasen, TACM (corresponding author), Philips Semicond, Technol & Strategy, POB 80021, NL-5600 JZ Eindhoven, Netherlands.
EM theo.claasen@philips.com
CR Claasen T. A. C. M., 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278), P22, DOI 10.1109/ISSCC.1999.759071
   Gawer A., 2002, PLATFORM LEADERSHIP
   Vermeulen B, 2002, INT TEST CONF P, P55, DOI 10.1109/TEST.2002.1041745
NR 3
TC 9
Z9 11
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2003
VL 23
IS 3
BP 20
EP 26
DI 10.1109/MM.2003.1209463
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 693NW
UT WOS:000183724500004
DA 2024-07-18
ER

PT J
AU Meindl, JD
AF Meindl, JD
TI Interconnect opportunities for gigascale integration
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Workshop on Electronics in the 21st Century: Trends and Challenges
CY 2001
CL ROME, ITALY
ID WIRE-LENGTH DISTRIBUTION; POWER DISSIPATION; GSI
AB During the past decade, interconnects have replaced transistors as the dominant determiner of chip performance. To sustain the historical rate of advance in performance, monolithic interconnect technology has rapidly evolved to keep pace with advances in transistor density and performance. New and radically different interconnect technologies will become increasingly important to future gigascale microsystems.
C1 Georgia Inst Technol, Microelect Res Ctr, Atlanta, GA 30332 USA.
   Georgia Inst Technol, Interconnect Focus Ctr, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology
RP Georgia Inst Technol, Microelect Res Ctr, Atlanta, GA 30332 USA.
EM james.meindl@mirc.gatech.edu
CR BAKOGLU HB, 1985, IEEE T ELECTRON DEV, V32, P903, DOI 10.1109/T-ED.1985.22046
   BIRKIR MS, IEEE INT SOL STAT CI, P372
   CHANG TY, 2001, IEEE IEDM, P681
   Davis JA, 1998, IEEE T ELECTRON DEV, V45, P580, DOI 10.1109/16.661219
   Davis JA, 2001, P IEEE, V89, P305, DOI 10.1109/5.915376
   Davis JA, 1998, IEEE T ELECTRON DEV, V45, P590, DOI 10.1109/16.661220
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Fitzgerald EA, 1998, MRS BULL, V23, P39, DOI 10.1557/S0883769400030256
   Giovane LM, 1998, MATER RES SOC SYMP P, V486, P45
   Joyner JW, 2002, IEEE INT INTERC TECH, P148, DOI 10.1109/IITC.2002.1014915
   Joyner JW, 2000, IEEE INT INTERC TECH, P126, DOI 10.1109/IITC.2000.854301
   Kimerling LC, 2000, APPL SURF SCI, V159, P8, DOI 10.1016/S0169-4332(00)00126-4
   Meindl J. D., 1983, International Electron Devices Meeting 1983. Technical Digest, P8
   MEINDL JD, 1995, P IEEE, V83, P619, DOI 10.1109/5.371970
   MEINDL JD, 2001, IEDM, P525
   Miller DAB, 2000, P IEEE, V88, P728, DOI 10.1109/5.867687
   Mule AV, 2001, IEEE INT INTERC TECH, P128, DOI 10.1109/IITC.2001.930037
   NAEEMI A, 2001, P IEEE INT SOLID STA, P280
   *SEM, 2001, 2001 INT TECHN ROADM
   Venkatesan R, 2001, IEEE T VLSI SYST, V9, P899, DOI 10.1109/92.974903
   Zarkesh-Ha P, 2000, IEEE T VLSI SYST, V8, P649, DOI 10.1109/92.902259
NR 21
TC 78
Z9 88
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2003
VL 23
IS 3
BP 28
EP 35
DI 10.1109/MM.2003.1209464
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 693NW
UT WOS:000183724500005
DA 2024-07-18
ER

PT J
AU Gupta, U
   Elgamal, M
   Hills, G
   Wei, GY
   Lee, HHS
   Brooks, D
   Wu, CJ
AF Gupta, Udit
   Elgamal, Mariam
   Hills, Gage
   Wei, Gu-Yeon
   Lee, Hsien-Hsin S.
   Brooks, David
   Wu, Carole-Jean
TI Architectural CO<sub>2</sub> Footprint Tool: Designing Sustainable
   Computer Systems With an Architectural Carbon Modeling Tool
SO IEEE MICRO
LA English
DT Article
DE Hardware; Carbon dioxide; Carbon footprint; Manufacturing; Carbon;
   Random access memory; Optimization
AB Given the performance and efficiency optimizations realized by the computer systems and architecture community over the last decades, the dominating source of computing's carbon footprint is shifting from operational emissions to embodied emissions. These embodied emissions are attributable to hardware manufacturing and infrastructure-related activities. Despite the rising embodied emissions, there is a distinct lack of architectural modeling tools to quantify and optimize the end-to-end carbon footprint of computing. This work proposes the Architectural CO2 Footprint Tool (ACT), < an architectural carbon footprint modeling framework, to enable carbon characterization and sustainability-driven early design space exploration. Using ACT, we demonstrate that optimizing hardware for carbon yields distinct solutions compared to optimizing for performance and efficiency. We construct use cases based on the three tenets of sustainable design-reduce, reuse, and recycle-to highlight future methods that enable strong performance and efficiency scaling in an environmentally sustainable manner.
C1 [Gupta, Udit] Cornell Tech, Elect & Comp Engn, Roosevelt Isl, NY 10044 USA.
   [Elgamal, Mariam; Hills, Gage] Harvard Univ, Elect Engn, Cambridge, MA 02138 USA.
   [Wei, Gu-Yeon] Harvard Univ, Elect Engn & Comp Sci, Cambridge, MA 02138 USA.
   [Lee, Hsien-Hsin S.] Intel, Cambridge, MA 02138 USA.
   [Brooks, David] Harvard Univ, Comp Sci, Cambridge, MA 02138 USA.
   [Wu, Carole-Jean] Meta, Cambridge, MA 02138 USA.
C3 Harvard University; Harvard University; Intel Corporation; Harvard
   University
RP Gupta, U (corresponding author), Cornell Tech, Elect & Comp Engn, Roosevelt Isl, NY 10044 USA.
EM ugupta@cornell.edu; mariamelgamal@g.harvard.edu;
   ghills@seas.harvard.edu; guyeon@seas.harvard.edu; sean.lee@intel.com;
   dbrooks@eecs.harvard.edu; carolejeanwu@meta.com
RI Lee, Hsien-Hsin S./AAI-4932-2020
CR Alcott B, 2005, ECOL ECON, V54, P9, DOI 10.1016/j.ecolecon.2005.03.020
   Andrae A. S., 2015, CHALLENGES, V6, P117
   [Anonymous], 2021, RED REUS REC
   [Anonymous], FAC SUST DAT 2019
   [Anonymous], 2021, 2020 ENV SUST REP
   AYRES RU, 1995, RESOUR CONSERV RECY, V14, P199, DOI 10.1016/0921-3449(95)00017-D
   Bardon MG, 2020, INT EL DEVICES MEET, DOI 10.1109/IEDM13553.2020.9372004
   Gupta U, 2022, CONF PROC INT SYMP C, P784, DOI 10.1145/3470496.3527408
   Gupta U, 2021, INT S HIGH PERF COMP, P854, DOI 10.1109/HPCA51647.2021.00076
   Jouppi NP, 2021, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA52012.2021.00010
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Wu CJ, 2022, Arxiv, DOI arXiv:2111.00364
NR 12
TC 2
Z9 2
U1 5
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 107
EP 117
DI 10.1109/MM.2023.3275139
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700013
DA 2024-07-18
ER

PT J
AU Xu, YN
   Yu, ZH
   Tang, D
   Cai, Y
   Huan, DD
   He, W
   Sun, NH
   Bao, YG
AF Xu, Yinan
   Yu, Zihao
   Tang, Dan
   Cai, Ye
   Huan, Dandan
   He, Wei
   Sun, Ninghui
   Bao, Yungang
TI Toward Developing High-Performance RISC-V Processors Using Agile
   Methodology
SO IEEE MICRO
LA English
DT Article
DE Program processors; Behavioral sciences; Chip scale packaging;
   Microarchitecture; Hardware; Analytical models; Layout
AB Agile chip design methodology has shown promise for sustaining the scaling of computing performance more efficiently. However, the practical application of this methodology has been limited by major obstacles. This article presents MinJie, an open source platform supporting agile hardware development flow. We demonstrate the usage and effectiveness of MinJie by building two generations of XiangShan, an open source RISC-V processor with industry-competitive performance. This article highlights the potential impact of MinJie and XiangShan in advancing the field of agile processor design and development as well as the potential for open source collaboration to democratize the field and drive innovation forward.
C1 [Xu, Yinan; Sun, Ninghui; Bao, Yungang] Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing 100190, Peoples R China.
   [Tang, Dan] Beijing Inst Open Source Chip, Beijing 100080, Peoples R China.
   [Cai, Ye] Shenzhen Univ, Shenzhen 518060, Peoples R China.
   [Huan, Dandan] Beijing VCore Technol, Beijing 100190, Peoples R China.
   [He, Wei] Peng Cheng Lab, Shenzhen, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Shenzhen University; Peng Cheng Laboratory
RP Xu, YN (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing 100190, Peoples R China.
EM xuyinan@ict.ac.cn; yuzihao@ict.ac.cn; tangdan@bosc.ac.cn;
   caiye@szu.edu.cn; huandandan@rvcore.com; hew@pcl.ac.cn; snh@ict.ac.cn;
   baoyg@ict.ac.cn
RI Liu, Zhe/KEJ-5299-2024; zhang, yingying/KGM-8162-2024; Liu,
   yuqing/KEI-3260-2024; lin, lin/KFB-9548-2024; Wang, Fei/KEH-6292-2024;
   Wang, Yifan/KDO-8319-2024; Yu, ZH/KBC-6889-2024
OI zhang, yingying/0000-0001-7479-3398; Bao, Yungang/0000-0001-6565-5276
FU Strategic Priority Research Program of Chinese Academy of Sciences
   [XDC05030200]; National Key Ramp;D Program of China [2022YFB4500403];
   National Natural Science Foundation of China [62090022, 62172388,
   62072433]; Youth Innovation Promotion Association of the Chinese Academy
   of Sciences [2020105]; Institute of Computing Technology (ICT)
   Innovation Grant [E261100]; Fundamental Research Funds for the Central
   Universities [DUT21RC(3)102, DUT21LAB302]
FX We give special thanks to our team members and col-laborators. This work
   was carried by the following coauthors: Guokai Chen, Lu Chen, Lingrui
   Gou, Yue Jin, Qianruo Li, Xin Li, Zuojun Li, Jiawei Lin, Tong Liu,
   Zhigang Liu, Jiazhan Tan, Huaqiang Wang, Huizhe Wang, Kaifan Wang,
   Chuanqi Zhang, Fawang Zhang, Linjuan Zhang, Zifei Zhang, Yangyang Zhao,
   Yaoyang Zhou, Yike Zhou, Jiangrui Zou, Zusong Li, Jiye Zhao, Zihao Chen,
   Qiyuan Quan, Xingwu Liu, Sa Wang, and Kan Shi. This work was supported
   in part by the Strategic Priority Research Program of Chinese Academy of
   Sciences (Grant XDC05030200), National Key R & amp;D Program of China
   (Grant 2022YFB4500403), National Natural Science Foundation of China
   (Grant 62090022, Grant 62172388, and Grant 62072433), Youth Innovation
   Promotion Association of the Chinese Academy of Sciences (Grant
   2020105), Institute of Computing Technology (ICT) Innovation Grant
   E261100, and Fundamental Research Funds for the Central Universities
   (Grant DUT21RC(3)102 and Grant DUT21LAB302).
CR Bao YG, 2020, IEEE MICRO, V40, P6, DOI 10.1109/MM.2020.3002606
   Fedotov A, 2018, DES AUT TEST EUROPE, P1568, DOI 10.23919/DATE.2018.8342265
   Kabylkas N., 2021, MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture, P667
   Kim D, 2018, I C FIELD PROG LOGIC, P76, DOI 10.1109/FPL.2018.00021
   Lee Y, 2016, IEEE MICRO, V36, P8, DOI 10.1109/MM.2016.11
   Liu CY, 2023, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, VOL 2, ASPLOS 2023, P427, DOI 10.1145/3575693.3575731
   Qin SS, 2021, ISSTA '21: PROCEEDINGS OF THE 30TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS, P580, DOI 10.1145/3460319.3464842
   Shi K, 2023, PROCEEDINGS OF THE 2023 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, FPGA 2023, P209, DOI 10.1145/3543622.3573187
   Skinner H, 2020, INT SYM PERFORM ANAL, P126, DOI 10.1109/ISPASS48437.2020.00028
   Torvalds L., 2001, JUST FUN STORY ACCID
   Xu YA, 2022, INT SYMP MICROARCH, P1178, DOI 10.1109/MICRO56248.2022.00080
   Yuan CF, 2021, COMMUN ACM, V64, P48, DOI 10.1145/3481606
NR 12
TC 2
Z9 2
U1 2
U2 17
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 98
EP 106
DI 10.1109/MM.2023.3273562
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700012
DA 2024-07-18
ER

PT J
AU Ha, M
   Ryu, J
   Choi, J
   Ko, K
   Kim, S
   Hyun, S
   Moon, D
   Koh, B
   Lee, H
   Kim, M
   Kim, H
   Park, K
AF Ha, Minho
   Ryu, Junhee
   Choi, Jungmin
   Ko, Kwangjin
   Kim, Sunwoong
   Hyun, Sungwoo
   Moon, Donguk
   Koh, Byungil
   Lee, Hokyoon
   Kim, Myoungseo
   Kim, Hoshik
   Park, Kyoung
TI Dynamic Capacity Service for Improving CXL Pooled Memory Efficiency
SO IEEE MICRO
LA English
DT Article
DE Memory management; Switches; Resource management; Scalability;
   Semantics; Performance evaluation; Engines
AB Compute Express Link (CXL) pooled memory is gaining attention from the industry as a viable memory disaggregation solution offering memory expansion and alleviating memory overprovisioning. One essential feature for the efficient use of the pooled memory is to dynamically allocate or release memory from the pool based on hosts' demands. We refer to this feature dynamic capacity service (DCS). This article introduces one of the industry's first DCS implementation for CXL pooled memory. We demonstrate fully functional DCS by implementing a field-programmable gate array-based CXL pooled memory prototype and full software stacks. Our experiment shows that DCS can substantially improve system memory utilization by dynamically allocating and releasing memory resources on demand. We also present the lessons learned from the DCS implementation.
C1 [Ha, Minho; Ryu, Junhee; Choi, Jungmin; Ko, Kwangjin; Kim, Sunwoong; Hyun, Sungwoo; Moon, Donguk; Koh, Byungil; Lee, Hokyoon; Kim, Myoungseo; Kim, Hoshik; Park, Kyoung] SK hynix Inc, Icheon, South Korea.
C3 SK Group; SK Hynix
RP Ha, M (corresponding author), SK hynix Inc, Icheon, South Korea.
EM minho1.ha@sk.com; junhee.ryu@sk.com; jungmin.choi@sk.com;
   kwangjin.ko@sk.com; sunwoong1.kim@sk.com; sungwoo.hyun@sk.com;
   donguk.moon@sk.com; byungil.koh@sk.com; hokyoon.lee@sk.com;
   myoungseo.kim@sk.com; hoshik.kim@sk.com; kyoung.park@sk.com
OI Moon, Donguk/0000-0002-5821-6803
CR Agarwal I., 2022, P HOT CHIPS, P1
   Calciu I, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P79, DOI 10.1145/3445814.3446713
   Chauhan M., 2022, P HOTCHIPS, P1
   Choi J., 2022, FLASH MEM SUMM, V12
   Compute Express Link Consortium, 2022, Compute Express Link Specification
   Gouk D, 2022, PROCEEDINGS OF THE 2022 USENIX ANNUAL TECHNICAL CONFERENCE, P287
   Guo ZY, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P417, DOI 10.1145/3503222.3507762
   Li HY, 2023, PHARMACOLOGY, V108, P111, DOI 10.1159/000527668
   Lim K, 2009, CONF PROC INT SYMP C, P267, DOI 10.1145/1555815.1555789
   Petersen P., 2020, COMPUTE EXPRESS LINK
   Toosi AN, 2018, FUTURE GENER COMP SY, V79, P765, DOI 10.1016/j.future.2017.05.042
   Truyen E, 2020, IEEE ACCESS, V8, P228420, DOI 10.1109/ACCESS.2020.3045768
NR 12
TC 1
Z9 1
U1 1
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 39
EP 47
DI 10.1109/MM.2023.3237756
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9VA9
UT WOS:000965299400001
DA 2024-07-18
ER

PT J
AU Nunez-Yanez, J
AF Nunez-Yanez, Jose
TI Fused Architecture for Dense and Sparse Matrix Processing in TensorFlow
   Lite
SO IEEE MICRO
LA English
DT Article
DE Sparse matrices; Computer architecture; Network architecture; Field
   programmable gate arrays; Parallel processing; Table lookup
AB In this article, we present a hardware architecture optimized for sparse and dense matrix processing in TensorFlow Lite and compatible with embedded-heterogeneous devices that integrate central processing unit and field-programmable gate array (FPGA) resources. The fused architecture for dense and sparse matrices design offers multiple configuration options that tradeoff parallelism and complexity, and uses a dataflow model to create four stages that read, compute, scale, and write results. All stages are designed to support TensorFlow Lite operations including asymmetric quantized activations, column-major matrix write, per-filter/per-axis bias values, and current scaling specifications. The configurable accelerator is integrated with the TensorFlow Lite inference engine running on the ARMv8 processor. We compare performance/power/energy with the state-of-the-art RUY software multiplication library showing up to 18x acceleration and 48x in dense and sparse modes, respectively. The sparse mode benefits from structural pruning to fully utilize the digital signal processing blocks present in the FPGA device.
C1 [Nunez-Yanez, Jose] Linkoping Univ, Energy Efficient & Adapt Hardware Architectures, S-58183 Linkoping, Sweden.
C3 Linkoping University
RP Nunez-Yanez, J (corresponding author), Linkoping Univ, Energy Efficient & Adapt Hardware Architectures, S-58183 Linkoping, Sweden.
EM j.l.nunez-yanez@bristol.ac.uk
OI Nunez-Yanez, Jose/0000-0002-5153-5481
FU Royal Society Industry fellowship [INF\192044]; EPSRC HOPWARE
   [EP040863\1]; Leverhurme trust international fellowship Highperformance
   video analytics with parallel heterogeneous neural networks
   [IF-2021-003]
FX This research was funded by the Royal Society Industry fellowship,
   INF\192044 Machine Intelligence at the Network Edge (MINET), EPSRC
   HOPWARE EP040863\1 and Leverhurme trust international fellowship
   Highperformance video analytics with parallel heterogeneous neural
   networks IF-2021-003.
CR Arfeen A., 2020, ADV NEURAL INFORM PR, V33, P18518
   David R., 2020, Proc. Mach. Learn. Syst, V3, P800, DOI [10.48550/ARXIV.2010.08678, DOI 10.48550/ARXIV.2010.08678]
   Duarte J, 2018, J INSTRUM, V13, DOI 10.1088/1748-0221/13/07/P07027
   Fox S, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P1, DOI 10.1109/ICFPT47387.2019.00009
   Guo KY, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3289185
   Huang ST, 2019, IEEE HIGH PERF EXTR
   Linghao Song, 2022, FPGA '22: Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, P65, DOI 10.1145/3490422.3502357
   Nunez-Yanez J., 2021, ARRAY, V12
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Wang EW, 2020, IEEE T COMPUT, V69, P1795, DOI 10.1109/TC.2020.2978817
   Xu Z, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101762
   Zhu CY, 2020, IEEE T VLSI SYST, V28, P1953, DOI 10.1109/TVLSI.2020.3002779
NR 13
TC 2
Z9 2
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 55
EP 66
DI 10.1109/MM.2022.3196705
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600016
DA 2024-07-18
ER

PT J
AU Kim, JH
   Kang, SH
   Lee, S
   Kim, H
   Ro, Y
   Lee, S
   Wang, D
   Choi, J
   So, J
   Cho, Y
   Song, J
   Cho, J
   Sohn, K
   Kim, NS
AF Kim, Jin Hyun
   Kang, Shin-Haeng
   Lee, Sukhan
   Kim, Hyeonsu
   Ro, Yuhwan
   Lee, Seungwon
   Wang, David
   Choi, Jihyun
   So, Jinin
   Cho, YeonGon
   Song, JoonHo
   Cho, Jeonghyeon
   Sohn, Kyomin
   Kim, Nam Sung
TI Aquabolt-XL HBM2-PIM, LPDDR5-PIM With In-Memory Processing, and AXDIMM
   With Acceleration Buffer
SO IEEE MICRO
LA English
DT Article
AB Processing-in-memory (PIM) has been proposed to improve the performance of bandwidth-intensive workloads as well as save energy due to reduced compute-memory data movement. To realize PIM, programmable computing units were integrated with memory cores on an HBM2 device to enable parallel processing and minimize data movement. A graphics processing unit (GPU) system equipped with Samsung Aquabolt-XL HBM2-PIM devices improved microkernel general matrix-vector multiplication and speech recognition applications by 8.9x and 3.5x, respectively, and reduced energy consumption by over 60%. In a Xilinx AlveoU280 system, microkernel GEMV and ADD workload performances improved by 2.8x, and long short- term memory workload improved by 2.54x. Simulations show that a performance gain of over 2.3x may be attained in a system with LP5-PIM for certain transformer-based speech recognition with an energy reduction of 86%. In addition, AXDIMM, a DIMM-level PIM with acceleration buffers, exhibits an 80% performance improvement and a 42.6% energy savings over a regular RDIMM system.
C1 [Kim, Jin Hyun; Kang, Shin-Haeng; Lee, Sukhan; Kim, Hyeonsu; Ro, Yuhwan; Choi, Jihyun; So, Jinin; Cho, Jeonghyeon] Samsung Elect, Hwaseong 443743, South Korea.
   [Lee, Seungwon; Cho, YeonGon; Song, JoonHo; Sohn, Kyomin] Samsung Adv Inst Technol, Suwon 16678, South Korea.
   [Wang, David] Samsung Semicond Inc, Memory Prod Planning, San Jose, CA 95134 USA.
   [Kim, Nam Sung] Univ Illinois, Elect & Comp Engn, Champaign, IL 61820 USA.
C3 Samsung; Samsung Electronics; Samsung; Samsung Electronics; Samsung
   Semiconductor (SSI); University of Illinois System; University of
   Illinois Urbana-Champaign
RP Kim, JH (corresponding author), Samsung Elect, Hwaseong 443743, South Korea.
EM kjh5555@samsung.com; shinhaeng2.kang@gmail.com; infinity1026@gmail.com;
   hyeonsu.chris.kim@gmail.com; yuhwanro@gmail.com; seungw.lee@samsung.com;
   dt.wang@samsung.com; reonisis@naver.com; jinin.so@samsung.com;
   yeongon.cho@samsung.com; joonho71.song@samsung.com; caleb1@samsung.com;
   kyomin.sohn@samsung.com; namsung1.kim@samsung.com
OI So, Jinin/0000-0002-7569-3505
CR [Anonymous], 2013, JESD235
   Ben Hur R, 2016, IEEE INT SYMP NANO, P171, DOI 10.1145/2950067.2950086
   Ke L, 2020, ANN I S COM, P790, DOI 10.1109/ISCA45697.2020.00070
   Kim JH, 2005, IEEE J SOLID-ST CIRC, V40, P89, DOI 10.1109/JSSC.2004.838007
   Kim J, 2016, IEEE HOT CHIP SYMP
   Kwon YC, 2021, ISSCC DIG TECH PAP I, V64, P350, DOI 10.1109/ISSCC42613.2021.9365862
   Lee S, 2021, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA52012.2021.00013
   Reuther A., 2019, IEEE HIGH PERF EXTR, DOI [DOI 10.1109/hpec.2019.8916327, 10.1109/HPEC.2019.8916327]
   STONE HS, 1970, IEEE T COMPUT, VC 19, P73, DOI 10.1109/TC.1970.5008902
   Wu Y., 2016, GOOGLES NEURAL MACHI
NR 10
TC 9
Z9 9
U1 2
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2022
VL 42
IS 3
BP 20
EP 30
DI 10.1109/MM.2022.3164651
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J8UV
UT WOS:000798189700005
DA 2024-07-18
ER

PT J
AU Lee, J
   Kim, J
   Jo, W
   Kim, S
   Kim, S
   Yoo, HJ
AF Lee, Juhyoung
   Kim, Jihoon
   Jo, Wooyoung
   Kim, Sangyeob
   Kim, Sangjin
   Yoo, Hoi-Jun
TI ECIM: Exponent Computing in Memory for an Energy-Efficient Heterogeneous
   Floating-Point DNN Training Processor
SO IEEE MICRO
LA English
DT Article
AB The authors propose a heterogeneous floating-point (FP) computing architecture to maximize energy efficiency by separately optimizing exponent processing and mantissa processing. The proposed exponent-computing-in-memory architecture and mantissa-free exponent-computing algorithm reduce the power consumption of both memory and FP MAC while resolving previous FP computing-in-memory processors' limitations. Also, a bfloat16 DNN training processor with proposed features and sparsity exploitation support is implemented and fabricated in 28-nm CMOS technology. It achieves 13.7-TFLOPS/W energy efficiency while supporting FP operations with CIM architecture.
C1 [Lee, Juhyoung; Kim, Jihoon; Jo, Wooyoung; Kim, Sangyeob; Kim, Sangjin; Yoo, Hoi-Jun] Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Lee, J (corresponding author), Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea.
EM juhyoung@kaist.ac.kr; jihoon0708@kaist.ac.kr; jobin2725@kaist.ac.kr;
   sangyeob.kim@kaist.ac.kr; sangjinkim@kaist.ac.kr; hjyoo@kaist.ac.kr
RI Kim, Sangyeob/HSE-6496-2023
OI Jo, Wooyoung/0000-0003-3598-3572; Lee, Juhyoung/0000-0002-2100-1024;
   Kim, Sangjin/0000-0001-6665-9973; Kim, JiHoon/0000-0002-4895-0369
FU Institute of Information & communications Technology Planning &
   Evaluation (IITP) - Korea government (MSIT) [2021-0-00871]
FX This work was supported by the Institute of Information & communications
   Technology Planning & Evaluation (IITP) grant funded by the Korea
   government (MSIT) (No. 2021-0-00871, Development of
   DRAMProcessing-In-Memory Chip for DNN Computing).
CR Biswas A, 2019, IEEE J SOLID-ST CIRC, V54, P217, DOI 10.1109/JSSC.2018.2880918
   Burgess N, 2019, P S COMP ARITHM, P88, DOI 10.1109/ARITH.2019.00022
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Hubara I, 2018, J MACH LEARN RES, V18
   Kalamkar Dhiraj., 2019, A study of bfloat16 for deep learning training
   Kim JH, 2021, IEEE J SOLID-ST CIRC, V56, P1093, DOI 10.1109/JSSC.2020.3039206
   Köster U, 2017, ADV NEUR IN, V30
   Wang JC, 2019, ISSCC DIG TECH PAP I, V62, P224, DOI 10.1109/ISSCC.2019.8662419
   Yue JS, 2021, ISSCC DIG TECH PAP I, V64, P238, DOI 10.1109/ISSCC42613.2021.9365958
NR 9
TC 6
Z9 7
U1 2
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 99
EP 107
DI 10.1109/MM.2021.3096236
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500018
DA 2024-07-18
ER

PT J
AU Faggin, F
AF Faggin, Federico
TI The Birth of the Microprocessor
SO IEEE MICRO
LA English
DT Article
C1 [Faggin, Federico] Federico & Elvia Faggin Fdn, Los Altos Hills, CA 94022 USA.
RP Faggin, F (corresponding author), Federico & Elvia Faggin Fdn, Los Altos Hills, CA 94022 USA.
EM fedefaggin@gmail.com
CR Faggin F., 1968, International electron devices meeting
   Faggin F., 2021, Silicon: From the Invention of the Microprocessor to the New Science of Consciousness
NR 2
TC 0
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 16
EP 19
DI 10.1109/MM.2021.3112302
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100004
DA 2024-07-18
ER

PT J
AU Paulino, N
   Bispo, J
   Ferreira, JC
   Cardoso, JMP
AF Paulino, Nuno
   Bispo, Joao
   Ferreira, Joao C.
   Cardoso, Joao M. P.
TI A Binary Translation Framework for Automated Hardware Generation
SO IEEE MICRO
LA English
DT Article
AB As applications move to the edge, efficiency in computing power and power/energy consumption is required. Heterogeneous computing promises to meet these requirements through application-specific hardware accelerators. Runtime adaptivity might be of paramount importance to realize the potential of hardware specialization, but further study is required on workload retargeting and offloading to reconfigurable hardware. This article presents our framework for the exploration of both offloading and hardware generation techniques. The framework is currently able to process instruction sequences from MicroBlaze, ARMv8, and riscv32imaf binaries, and to represent them as Control and Dataflow Graphs for transformation to implementations of hardware modules. We illustrate the framework's capabilities for identifying binary sequences for hardware translation with a set of 13 benchmarks.
C1 [Paulino, Nuno] Inst Engn Sistemas & Computadores Tecnol & Cienci, P-4200465 Porto, Portugal.
   [Bispo, Joao; Ferreira, Joao C.; Cardoso, Joao M. P.] Univ Porto, Fac Engn, P-4200465 Porto, Portugal.
C3 Universidade do Porto
RP Paulino, N (corresponding author), Inst Engn Sistemas & Computadores Tecnol & Cienci, P-4200465 Porto, Portugal.
RI ferreira, joao/JJE-8433-2023; Ferreira, Joao C./B-9589-2008; Cardoso,
   Joao MP/C-5552-2008; Bispo, João/C-6682-2008; Paulino,
   Nuno/AAB-3333-2019
OI Ferreira, Joao C./0000-0001-7471-3888; Cardoso, Joao
   MP/0000-0002-7353-1799; Bispo, João/0000-0002-3017-9449; Paulino,
   Nuno/0000-0001-5547-0323
FU Fundac~ao para a Ci<^>encia e Tecnologia (FCT)
   [PTDC/EEI-HAC/30848/2017]; Fundação para a Ciência e a Tecnologia
   [PTDC/EEI-HAC/30848/2017] Funding Source: FCT
FX This work was supported by the PEPCC project, "PTDC/EEI-HAC/30848/2017,"
   financed by Fundac~ao para a Ci<^>encia e Tecnologia (FCT).
CR Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Conte TM, 2017, COMPUTER, V50, P20, DOI 10.1109/MC.2017.8
   Fatehi E, 2014, INT CONFER PARA, P113, DOI 10.1145/2628071.2628093
   Galuzzi C, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/1968502.1968509
   Liu LB, 2020, ACM COMPUT SURV, V52, DOI 10.1145/3357375
   Nigam R, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P804, DOI 10.1145/3445814.3446712
   Paulin N, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3369764
   Paulino NMC, 2019, IEEE T VLSI SYST, V27, P116, DOI 10.1109/TVLSI.2018.2874079
   Peters Tim., 1992, Livermore Loops coded in C
   Podobas A, 2020, IEEE ACCESS, V8, P146719, DOI 10.1109/ACCESS.2020.3012084
   Pouchet L., 2021, POLYBENCHC POLYHEDRA
   Trimberger SM, 2015, P IEEE, V103, P318, DOI 10.1109/JPROC.2015.2392104
NR 12
TC 2
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2021
VL 41
IS 4
BP 15
EP 22
DI 10.1109/MM.2021.3088670
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TF2LI
UT WOS:000670543100004
DA 2024-07-18
ER

PT J
AU Riera, M
   Arnau, JM
   González, A
AF Riera, Marc
   Arnau, Jose-Maria
   Gonzalez, Antonio
TI CGPA: Coarse-Grained Pruning of Activations for Energy-Efficient RNN
   Inference
SO IEEE MICRO
LA English
DT Article
AB Recurrent neural networks (RNNs) perform element-wise multiplications across the activations of gates. We show that a significant percentage of activations are saturated and propose coarse-grained pruning of activations (CGPA) to avoid the computation of entire neurons, based on the activation values of the gates. We show that CGPA can be easily implemented on top of a TPU-like architecture with negligible area overhead, resulting in 12% speedup and 12% energy savings on average for a set of widely used RNNs.
C1 [Riera, Marc] Univ Politecn Cataluna, Barcelona, Spain.
   [Arnau, Jose-Maria] Univ Politecn Cataluna, ARCO ARchitecture & COmpilers Res Grp, Barcelona, Spain.
   [Gonzalez, Antonio] Univ Politecn Cataluna, Comp Architecture Dept, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Universitat Politecnica de
   Catalunya; Universitat Politecnica de Catalunya
RP Riera, M (corresponding author), Univ Politecn Cataluna, Barcelona, Spain.
EM mriera@ac.upc.edu; jarnau@ac.upc.edu; antonio@ac.upc.edu
RI Riera, Marc/Q-4503-2019
OI Riera, Marc/0000-0002-2768-5703
FU CoCoUnit ERC Advanced Grant of the EUs Horizon 2020 program [833057];
   Spanish State Research Agency [TIN2016-75344-R]; Spanish Ministry of
   Education [FPU15/02294]
FX This work was supported in part by the CoCoUnit ERC Advanced Grant of
   the EUs Horizon 2020 program under Grant 833057, in part by the Spanish
   State Research Agency under Grant TIN2016-75344-R (AEI/FEDER, EU), and
   in part by the Spanish Ministry of Education under Grant FPU15/02294.
CR Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Amodei D, 2016, PR MACH LEARN RES, V48
   Ardakani A, 2017, IEEE GLOB CONF SIG, P1325, DOI 10.1109/GlobalSIP.2017.8309176
   Cho K., 2014, ARXIV14061078
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Panayotov V, 2015, INT CONF ACOUST SPEE, P5206, DOI 10.1109/ICASSP.2015.7178964
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Samajdar Ananda., 2018, Scale-sim: Systolic cnn accelerator simulator
   Wu Y., 2016, GOOGLES NEURAL MACHI
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zaremba W., 2014, RECURRENT NEURAL NET, P1, DOI DOI 10.1016/S0893-6080(96)00073-1
NR 12
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 36
EP 45
DI 10.1109/MM.2019.2929742
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Leon, V
   Zervakis, G
   Xydis, S
   Soudris, D
   Pekmestzi, K
AF Leon, Vasileios
   Zervakis, Georgios
   Xydis, Sotirios
   Soudris, Dimitrios
   Pekmestzi, Kiamal
TI Walking through the Energy-Error Pareto Frontier of Approximate
   Multipliers
SO IEEE MICRO
LA English
DT Article
AB In this article, we target approximate computing for arithmetic circuits, focusing on the most complex and power-hungry units: hardware multipliers. Driven by the lack of a clear solution on the energy-error efficiency of existing approximate multiplication new, efficient, and easily applied approximation design, as well as explore the current state-of-the-art design space. We show that the proposed approximation scheme can be equally applied at design time to enable synthesis of customized approximate multiplier circuits and at runtime to support dynamic approximation tuning scenarios. We achieve significant gains-up to 69-percent energy and 64-percent area savings with respect to accurate designs-by proposing hybrid approximation performed by two independent techniques that reduce both the depth (through perforation) and the width (through rounding) of the partial product's accumulation tree. The corresponding runtime approximation solution delivers energy gains of up to 47 percent, introducing negligible area. More importantly, we show that design solutions configured through the proposed approach form the Pareto frontier of the energy-error space when considering direct quantitative comparisons with existing state of the art.
C1 [Leon, Vasileios; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Athens, Greece.
   [Zervakis, Georgios] Natl Tech Univ Athens, Field Digital & Microprocessor Syst Design, Athens, Greece.
   [Xydis, Sotirios] Natl Tech Univ Athens, Athens, Greece.
   [Pekmestzi, Kiamal] Natl Tech Univ Athens, Dept Elect & Comp Engn, Athens, Greece.
C3 National Technical University of Athens; National Technical University
   of Athens; National Technical University of Athens; National Technical
   University of Athens
RP Leon, V (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Athens, Greece.
EM vleon@microlab.ntua.gr; zervakis@microlab.ntua.gr;
   sxydis@microlab.ntua.gr; dsoudris@microlab.ntua.gr;
   pekmes@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014; Soudris, Dimitrios/O-8843-2019; Xydis,
   Sotirios/AAM-8015-2021; Leon, Vasileios/Z-3171-2019
OI Soudris, Dimitrios/0000-0002-6930-6847; Leon,
   Vasileios/0000-0003-0503-8246
CR Chippa VK, 2013, DES AUT CON
   Esmaeilzadeh H., 2013, IEEE MICRO
   Han J, 2013, PROC EUR TEST SYMP
   Hashemi S., 2015, INT C COMP AID DES I
   Imani M., 2017, DES AUT C DAC
   Jiang H., 2016, IEEE T COMPUTERS
   Jiao X., 2017, DESIGN AUTOMATION TE
   Leon V., 2018, IEEE T VERY LARGE SC
   Liu Weiqiang, 2017, IEEE T COMPUTERS
   Ragavan R, 2017, DES AUT TEST EUROPE, P476, DOI 10.23919/DATE.2017.7927036
   Schulte M. J., 1993, WORKSH VLSI SIGN PRO
   Venkataramani S., 2013, INT S MICR
   Weste N., 2010, CMOS VLSI DESIGN CIR
   Zendegani R., 2017, IEEE T VERY LARGE SC
   Zervakis G., 2016, IEEE T VERY LARGE SC
NR 15
TC 39
Z9 40
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2018
VL 38
IS 4
BP 40
EP 49
DI 10.1109/MM.2018.043191124
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ1QK
UT WOS:000441410600006
DA 2024-07-18
ER

PT J
AU Trippel, C
   Manerkar, YA
   Lustig, D
   Pellauer, M
   Martonosi, M
AF Trippel, Caroline
   Manerkar, Yatin A.
   Lustig, Daniel
   Pellauer, Michael
   Martonosi, Margaret
TI Full-Stack Memory Model Verification with TriCheck
SO IEEE MICRO
LA English
DT Article
AB Memory consistency models (MCMs) govern inter-module interactions in a shared memory system and are defined at the various layers of the hardware-software stack. TriCheck is the first tool for full-stack MCM verification. Using TriCheck, we uncovered under-specifications in the draft RISC-V instruction set architecture (ISA) and identified flaws in previously "proven-correct" C11 compiler mappings.
C1 [Trippel, Caroline; Manerkar, Yatin A.] Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
   [Lustig, Daniel; Pellauer, Michael] Nvidia, Santa Clara, CA USA.
   [Martonosi, Margaret] Princeton Univ, Comp Sci, Princeton, NJ 08544 USA.
C3 Princeton University; Nvidia Corporation; Princeton University
RP Trippel, C (corresponding author), Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
EM ctrippel@princeton.edu; manerkar@princeton.edu; dlustig@nvidia.com;
   mpellauer@nvidia.com; mrm@princeton.edu
OI Martonosi, Margaret/0000-0001-9683-8032
FU Center for Future Architectures Research (C-FAR) [HR0011-13-3-0002];
   Semiconductor Research Corporation (SRC) STARnet program -
   Microelectronics Advanced Research Corporation (MARCO); Semiconductor
   Research Corporation (SRC) STARnet program - DARPA; NSF [CCF-1117147,
   CCF-1253700]
FX This work was supported in part by the Center for Future Architectures
   Research (C-FAR) under the grant HR0011-13-3-0002, the Semiconductor
   Research Corporation (SRC) STARnet program (sponsored by
   Microelectronics Advanced Research Corporation (MARCO) and DARPA), and
   the NSF under grants CCF-1117147 and CCF-1253700.
CR Adve SV, 1996, COMPUTER, V29, P66, DOI 10.1109/2.546611
   Alglave J, 2014, ACM T PROGR LANG SYS, V36, DOI 10.1145/2627752
   [Anonymous], 2011, CORT A9 MPCORE PROGR
   [Anonymous], 2008, 29 C PROGR LANG DES
   Asanovic K., 2016, The Rocket Chip Generator
   Boehm H. J., 2017, P0668R0 REVISING C M
   Collier WilliamW., 1992, Reasoning about Parallel Architectures
   Gharachorloo Kourosh, 1996, THESIS
   Gharachorloo Kourosh, 1990, 17 INT S COMP ARCH I
   Lahav Ori, 2016, MPISWS2016011
   LAMPORT L, 1979, IEEE T COMPUT, V28, P690, DOI 10.1109/TC.1979.1675439
   Manerkar YatinA., 2016, CoRR
   Trippel C., 2017, P 22 INT C ARCH SUPP, P119, DOI DOI 10.1145/3093337.3037719
   Waterman Andrew, 2016, RISC 5 INSTRUCTION S
NR 14
TC 2
Z9 2
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 58
EP 68
DI 10.1109/MM.2018.032271062
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500008
DA 2024-07-18
ER

PT J
AU Davies, M
   Srinivasa, N
   Lin, TH
   Chinya, G
   Cao, YQ
   Choday, SH
   Dimou, G
   Joshi, P
   Imam, N
   Jain, S
   Liao, YY
   Lin, CK
   Lines, A
   Liu, RK
   Mathaikutty, D
   Mccoy, S
   Paul, A
   Tse, J
   Venkataramanan, G
   Weng, YH
   Wild, A
   Yang, Y
   Wang, H
AF Davies, Mike
   Srinivasa, Narayan
   Lin, Tsung-Han
   Chinya, Gautham
   Cao, Yongqiang
   Choday, Sri Harsha
   Dimou, Georgios
   Joshi, Prasad
   Imam, Nabil
   Jain, Shweta
   Liao, Yuyun
   Lin, Chit-Kwan
   Lines, Andrew
   Liu, Ruokun
   Mathaikutty, Deepak
   Mccoy, Steve
   Paul, Arnab
   Tse, Jonathan
   Venkataramanan, Guruguhanathan
   Weng, Yi-Hsin
   Wild, Andreas
   Yang, Yoonseok
   Wang, Hong
TI Loihi: A Neuromorphic Manycore Processor with On-Chip Learning
SO IEEE MICRO
LA English
DT Article
AB Loihi is a 60-mm(2) chip fabricated in Intel's 14-nm process that advances the state-of-the-art modeling of spiking neural networks in silicon. It integrates a wide range of novel features for the field, such as hierarchical connectivity, dendritic compartments, synaptic delays, and, most importantly, programmable synaptic learning rules. Running a spiking convolutional form of the Locally Competitive Algorithm, Loihi can solve LASSO optimization problems with over three orders of magnitude superior energy-delay product compared to conventional solvers running on a CPU isoprocess/voltage/area. This provides an unambiguous example of spike-based computation, outperforming all known conventional solutions.
C1 [Davies, Mike; Lin, Tsung-Han; Chinya, Gautham; Cao, Yongqiang; Choday, Sri Harsha; Joshi, Prasad; Imam, Nabil; Jain, Shweta; Liao, Yuyun; Lin, Chit-Kwan; Lines, Andrew; Liu, Ruokun; Mathaikutty, Deepak; Mccoy, Steve; Paul, Arnab; Tse, Jonathan; Venkataramanan, Guruguhanathan; Weng, Yi-Hsin; Wild, Andreas; Yang, Yoonseok; Wang, Hong] Intel Corp, Intel Labs, Santa Clara, CA 95054 USA.
   [Srinivasa, Narayan] Eta Compute, Westlake Village, CA 91362 USA.
   [Dimou, Georgios] Reduced Energy Microsyst, San Francisco, CA USA.
C3 Intel Corporation
RP Davies, M (corresponding author), Intel Corp, Intel Labs, Santa Clara, CA 95054 USA.
EM mike.da-vies@intel.com; physynapse@gmail.com; tsung-han.lin@intel.com;
   gautham.n.chinya@intel.com; yongqiang.cao@intel.com;
   sri.harsha.choday@intel.com; geor-gios.d.dimou@gmail.com;
   pra-sad.joshi@intel.com; na-bil.imam@intel.com; shweta.jain@intel.com;
   yuyun.liao@in-tel.com; chit-kwan.lin@intel.com; andrew.lines@intel.com;
   harry.liu@intel.com; deepak.a.mathaikutty@intel.com;
   ste-ven.mccoy@intel.com; arnab.paul@intel.com; jon.tse@intel.com;
   guruguhanathan.venkataramanan@intel.com; yi-hsin.weng@intel.com;
   an-dreas.wild@intel.com; yoonseok.yang@intel.com; hong.wang@intel.com
RI Yang, Yoon Seok/AGQ-1174-2022
OI Yang, Yoon Seok/0000-0001-6819-9974
CR Beck A, 2009, SIAM J IMAGING SCI, V2, P183, DOI 10.1137/080716542
   Buesing L, 2011, PLOS COMPUT BIOL, V7, DOI 10.1371/journal.pcbi.1002211
   Florian RV, 2007, NEURAL COMPUT, V19, P1468, DOI 10.1162/neco.2007.19.6.1468
   Gjorgjieva J, 2011, P NATL ACAD SCI USA, V108, P19383, DOI 10.1073/pnas.1105933108
   Izhikevich EM, 2006, NEURAL COMPUT, V18, P245, DOI 10.1162/089976606775093882
   Lin T. - H., 2017, LOCAL INFORM FEEDBAC
   Merolla PA, 2014, SCIENCE, V345, P668, DOI 10.1126/science.1254642
   Neftci EO, 2017, FRONT NEUROSCI-SWITZ, V11, DOI 10.3389/fnins.2017.00324
   Ponulak F, 2013, FRONT COMPUT NEUROSC, V7, DOI 10.3389/fncom.2013.00098
   Ponulak F, 2010, NEURAL COMPUT, V22, P467, DOI 10.1162/neco.2009.11-08-901
   Qiao N, 2015, FRONT NEUROSCI-SWITZ, V9, DOI 10.3389/fnins.2015.00141
   Seo JS, 2011, IEEE CUST INTEGR CIR
   Shapero S, 2014, INT J NEURAL SYST, V24, DOI 10.1142/S0129065714400012
   Tang P. T. P., 2017, SPARSE CODING SPIKIN
NR 14
TC 1828
Z9 2011
U1 35
U2 260
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2018
VL 38
IS 1
BP 82
EP 99
DI 10.1109/MM.2018.112130359
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FX8KL
UT WOS:000426342200009
HC Y
HP N
DA 2024-07-18
ER

PT J
AU Gandhi, J
   Karakostas, V
   Ayar, F
   Cristal, A
   Hill, MD
   McKinley, KS
   Nemirovsky, M
   Swift, MM
   Ünsal, OS
AF Gandhi, Jayneel
   Karakostas, Vasileios
   Ayar, Furkan
   Cristal, Adrian
   Hill, Mark D.
   McKinley, Kathryn S.
   Nemirovsky, Mario
   Swift, Michael M.
   Unsal, Osman S.
TI RANGE TRANSLATIONS FOR FAST VIRTUAL MEMORY
SO IEEE MICRO
LA English
DT Article
AB Modern workloads suffer high execution-time overhead due to page-based virtual memory. The authors introduce range translations that map arbitrary-sized virtual memory ranges to contiguous physical memory pages while retaining the flexibility of paging. A range translation reduces address translation to a range lookup that delivers near-zero virtual memory overhead.
C1 [Gandhi, Jayneel; Hill, Mark D.; Swift, Michael M.] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
   [Karakostas, Vasileios; Cristal, Adrian; Unsal, Osman S.] Barcelona Supercomp Ctr, Comp Architecture Parallel Paradigms Grp, Barcelona, Spain.
   [Ayar, Furkan] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Cristal, Adrian] Barcelona Supercomp Ctr, Spanish Natl Res Council CISC IIIA, Barcelona, Spain.
   [Hill, Mark D.] Univ Wisconsin, Madison, WI 53706 USA.
   [Hill, Mark D.] Univ Wisconsin, Comp Sci, Madison, WI 53706 USA.
   [Hill, Mark D.] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
   [McKinley, Kathryn S.] Microsoft, Redmond, WA USA.
   [Nemirovsky, Mario] ICREA, Barcelona, Spain.
C3 University of Wisconsin System; University of Wisconsin Madison;
   Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya; Barcelona Supercomputer
   Center (BSC-CNS); Consejo Superior de Investigaciones Cientificas
   (CSIC); CSIC - Instituto de Investigacion en Inteligencia Artificial
   (IIIA); Universitat Politecnica de Catalunya; Barcelona Supercomputer
   Center (BSC-CNS); University of Wisconsin System; University of
   Wisconsin Madison; University of Wisconsin System; University of
   Wisconsin Madison; University of Wisconsin System; University of
   Wisconsin Madison; Microsoft; ICREA
RP Gandhi, J (corresponding author), Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
EM jayneel@cs.wisc.edu; vasilis.karakostas@bsc.es; frkn.ayar@gmail.com;
   adrian.cristal@bsc.es; markhill@cs.wisc.edu; mckinley@microsoft.com;
   mario.nemirovsky@bsc.es; swift@cs.wisc.edu; osman.unsal@bsc.es
RI Cristal, Adrian/AAL-9102-2020; UNSAL, OSMAN S/B-9161-2016
OI Gandhi, Jayneel/0000-0003-1696-400X
FU European Union (FEDER funds) [TIN2012-34557]; European Union [318693];
   National Science Foundation [CCF-1218323, CNS-1302260, CCF-1438992];
   Google; University of Wisconsin; Spanish MEC; ICREA Funding Source:
   Custom; Division Of Computer and Network Systems; Direct For Computer &
   Info Scie & Enginr [1302260] Funding Source: National Science Foundation
FX Jayneel Gandhi and Vasileios Karakostas were the lead authors of this
   article. This work is supported in part by the European Union (FEDER
   funds) under contract TIN2012-34557, the European Union's Seventh
   Framework Programme (FP7/2007- 2013) under the ParaDIME project (GA no.
   318693), the National Science Foundation (CCF-1218323, CNS-1302260, and
   CCF-1438992), Google, and the University of Wisconsin (Kellett Award and
   named professorship to Mark D. Hill). Karakostas is also supported by an
   FPU research grant from the Spanish MEC. Hill has a significant
   financial interest in AMD.
CR Albayraktaroglu K, 2005, INT SYM PERFORM ANAL, P2, DOI 10.1109/ISPASS.2005.1430554
   Basu A., 2013, P 40 ANN INT S COMPU, P237, DOI 10.1145/2508148.2485943
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Corbet Jonathan, 2011, Transparent huge pages in 2.6.38
   Gandhi Jayneel, 2014, ACM SIGARCH Computer Architecture News, V42, P20, DOI [10.1145/2669594.2669599, DOI 10.1145/2669594.2669599]
   Gorman Mel, 2010, HUGE PAGES 1
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Karakostas V, 2016, INT S HIGH PERF COMP, P631, DOI 10.1109/HPCA.2016.7446100
   Karakostas V, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P66, DOI 10.1145/2749469.2749471
   TALLURI M, 1994, SIGPLAN NOTICES, V29, P171, DOI 10.1145/195470.195531
NR 10
TC 18
Z9 31
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 118
EP 126
DI 10.1109/MM.2016.10
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500017
DA 2024-07-18
ER

PT J
AU Wang, SY
   Lebeck, AR
   Dwyer, C
AF Wang, Siyang
   Lebeck, Alvin R.
   Dwyer, Chris
TI NANOSCALE RESONANCE ENERGY TRANSFER-BASED DEVICES FOR PROBABILISTIC
   COMPUTING
SO IEEE MICRO
LA English
DT Article
ID DISTRIBUTIONS
AB Despite the theoretical advances in probabilistic computing, A fundamental mismatch persists between the deterministic hardware that traditional computers use and the stochastic nature of probabilistic algorithms. The authors propose resonance energy transfer (RET) between chromophores as an enabling technology for probabilistic computing functional units. RET networks can implement efficient samplers with arbitrary probability distributions and have great potential for accelerating probabilistic algorithms.
C1 [Wang, Siyang; Lebeck, Alvin R.; Dwyer, Chris] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27706 USA.
   [Lebeck, Alvin R.; Dwyer, Chris] Duke Univ, Dept Comp Sci, Durham, NC 27706 USA.
C3 Duke University; Duke University
RP Wang, SY (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27706 USA.
EM siyang.wang@duke.edu; alvy@cs.duke.edu; c.dwyer@duke.edu
CR [Anonymous], 2003, Introductory Quantum Mechanics
   [Anonymous], 2014, ARXIV14024914
   [Anonymous], 2012, MACHINE LEARNING PRO
   Baeg JC, 2013, IEEE T BIOMED CIRC S, V7, P349, DOI 10.1109/TBCAS.2012.2212437
   Bobbio A, 2003, PERFORM EVALUATION, V54, P1, DOI 10.1016/S0166-5316(03)00044-0
   Cox D.R, 1955, MATH P CAMBRIDGE PHI, V51, P313, DOI DOI 10.1017/S0305004100030231
   Hargart F, 2013, APPL PHYS LETT, V102, DOI 10.1063/1.4774392
   Hargart F., 2013, APPL PHYS LETT, V102, P011
   Korkmaz P., 2007, THESIS
   Kümmell T, 2009, PROC SPIE, V7211, DOI 10.1117/12.808165
   LaBoda C, 2014, ACCOUNTS CHEM RES, V47, P1816, DOI 10.1021/ar500054u
   Mohammadi A, 2013, COMPUTATION STAT, V28, P683, DOI 10.1007/s00180-012-0323-3
   Mottaghi MD, 2013, ADV MATER, V25, P3593, DOI 10.1002/adma.201301141
   Olsson M., 1998, THE EMPHT PROGRAMME
   Osogami T., 2003, A closed-form solution for mapping general distributions to minimal ph distributions
   Palubiak D, 2011, IEEE SENS J, V11, P2401, DOI 10.1109/JSEN.2011.2123090
   Pistol C, 2007, NANOTECHNOLOGY, V18, DOI 10.1088/0957-4484/18/12/125305
   Pistol C, 2010, SMALL, V6, P843, DOI 10.1002/smll.200901996
   Pistol C, 2008, IEEE MICRO, V28, P7, DOI 10.1109/MM.2008.91
   Plataniotis K.N., 2000, ADV SIGNAL PROCESSIN, P3
   Rochas A, 2004, SENSOR ACTUAT A-PHYS, V110, P124, DOI 10.1016/j.sna.2003.08.003
   Trivedi Kishor S, 2008, Probability & statistics with reliability, queuing and computer science applications
   Valeur B., 2002, MOL FLUORESCENCE PRI
NR 23
TC 14
Z9 19
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2015
VL 35
IS 5
BP 72
EP 84
DI 10.1109/MM.2015.124
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV7MZ
UT WOS:000364459300009
DA 2024-07-18
ER

PT J
AU Chen, G
   Wu, B
   Li, D
   Shen, X
AF Chen, Guoyang
   Wu, Bo
   Li, Dong
   Shen, Xipeng
TI ENABLING PORTABLE OPTIMIZATIONS OF DATA PLACEMENT ON GPU
SO IEEE MICRO
LA English
DT Article
AB A new software framework, called porple, makes it possible to automatically enhance data placement across GPUs. Through porple, a GPU program's data is placed appropriately on memory on the fly, customized to the input dataset. When new memory systems arrive, porple adapts the placements accordingly. Experiments on three types of GPU systems show that porple consistently finds optimal or near-optimal placement.
C1 [Chen, Guoyang; Shen, Xipeng] N Carolina State Univ, Dept Comp Sci, Raleigh, NC 27695 USA.
   [Wu, Bo] Colorado Sch Mines, Dept Elect Engn & Comp Sci, Golden, CO 80401 USA.
   [Li, Dong] Univ Calif Merced, Dept Elect Engn & Comp Sci, Merced, CA USA.
C3 North Carolina State University; Colorado School of Mines; University of
   California System; University of California Merced
RP Chen, G (corresponding author), N Carolina State Univ, Dept Comp Sci, Raleigh, NC 27695 USA.
EM gchen11@ncsu.edu; bwu@mines.edu; dli35@ucmerced.edu; xshen5@ncsu.edu
OI Shen, Xipeng/0000-0003-3599-8010
CR Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chen GY, 2014, INT SYMP MICROARCH, P88, DOI 10.1109/MICRO.2014.20
   Danalis A., 2010, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, P63, DOI [10.1145/1735688.1735702, DOI 10.1145/1735688.1735702]
   Hong S, 2009, CONF PROC INT SYMP C, P152, DOI 10.1145/1555815.1555775
   Jang B, 2011, IEEE T PARALL DISTR, V22, P105, DOI 10.1109/TPDS.2010.107
   Zhang Y., 2012, P 10 INT S COD GEN O
NR 6
TC 3
Z9 3
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2015
VL 35
IS 4
BP 16
EP 24
DI 10.1109/MM.2015.53
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CP0VN
UT WOS:000359594300004
DA 2024-07-18
ER

PT J
AU Langguth, J
   Sourouri, M
   Lines, GT
   Baden, SB
   Cai, X
AF Langguth, Johannes
   Sourouri, Mohammed
   Lines, Glenn Terje
   Baden, Scott B.
   Cai, Xing
TI SCALABLE HETEROGENEOUS CPU-GPU COMPUTATIONS FOR UNSTRUCTURED TETRAHEDRAL
   MESHES
SO IEEE MICRO
LA English
DT Article
AB Multicore CPUs can be combined with GPUs to perform computations over 3D unstructured meshes on heterogeneous CPU-GPU clusters. The authors explain how to unlock the CPUs' computing power without slowing down other tasks related to data movement. By solving the representative diffusion equation using the cell-centered finite volume method, the authors demonstrate that combining the computing capacity of CPUs and GPUs delivers a performance advantage over the GPU-only approach.
C1 [Baden, Scott B.] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
C3 University of California System; University of California San Diego
EM langguth@simula.no; mohamso@simula.no; glennli@simula.no;
   baden@eng.ucsd.edu; xingca@simula.no
OI Lines, Glenn Terje/0000-0002-5512-8525; Cai, Xing/0000-0003-3706-4414
FU STFC; Rolls-Royce; Mitsubishi Heavy Industries
FX We thank Julius Guccione at the University of California, San Francisco,
   for providing segmented surfaces from cMRI images, which we used as our
   test cases. We thank Filippo Spiga at the University of Cambridge for
   his support in running experiments on Wilkes. This work used the Wilkes
   GPU cluster at the University of Cambridge High Performance Computing
   Service, provided by Dell, Nvidia, and Mellanox, and partly funded by
   the STFC, with industrial sponsorship from Rolls-Royce and Mitsubishi
   Heavy Industries. We thank the Texas Advanced Computing Center at UT
   Austin for providing HPC resources that contributed to our research.
   Scott Baden dedicates his portion of this work to Ingela Brising
   (1943-2015).
CR [Anonymous], 2010, NVID GPUDIRECT TECHN
   Catalyurek U. V., 1995, P INT C HIGH PERF CO
   Catalyurek Umit V., 2001, 15 INT PARALLEL DIST, P118, DOI [10.1109/IPDPS.2001.925093, DOI 10.1109/IPDPS.2001.925093]
   Humphrey A., 2012, P C EXTR SCI ENG DIS
   Langguth J, 2015, J PARALLEL DISTR COM, V76, P120, DOI 10.1016/j.jpdc.2014.10.005
   Langguth J., 2013, P 3 WORKSH IRR APPL
   Langguth J, 2014, INT C PAR DISTRIB SY, P191, DOI 10.1109/PADSW.2014.7097808
   McCalpin JD., 1995, IEEE COMPUTER SOC TE, P19
   Sanders Peter, 2013, Experimental Algorithms 12th International Symposium, SEA 2013. Proceedings, P164, DOI 10.1007/978-3-642-38527-8_16
   Shimokawabe Takashi., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, SC '11, p3:1, DOI 10.1145/2063384.2063388
   Si H., 2007, Tetgen. a quality tetrahedral mesh generator and three-dimensional delaunay triangulator
   Vazquez F., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1146, DOI 10.1109/CIT.2010.208
   Wen M, 2014, CLUSTER COMPUT, V17, P359, DOI 10.1007/s10586-013-0300-9
   Yue XQ, 2014, PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON NUCLEAR ENGINEERING - 2013, VOL 5
NR 14
TC 11
Z9 12
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2015
VL 35
IS 4
BP 6
EP 15
DI 10.1109/MM.2015.70
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CP0VN
UT WOS:000359594300003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Schulte, MJ
   Ignatowski, M
   Loh, GH
   Beckmann, BM
   Brantley, WC
   Gurumurthi, S
   Jayasena, N
   Paul, I
   Reinhardt, SK
   Rodgers, G
AF Schulte, Michael J.
   Ignatowski, Mike
   Loh, Gabriel H.
   Beckmann, Bradford M.
   Brantley, William C.
   Gurumurthi, Sudhanva
   Jayasena, Nuwan
   Paul, Indrani
   Reinhardt, Steven K.
   Rodgers, Gregory
TI ACHIEVING EXASCALE CAPABILITIES THROUGH HETEROGENEOUS COMPUTING
SO IEEE MICRO
LA English
DT Article
AB This article provides an overview of AMD's vision for exascale computing. The authors envision exascale computing nodes that compose integrated CPUs and GPUs, along with the hardware and software support to enable scientists to effectively run their scientific experiments on an exascale system. The authors discuss the challenges in building a heterogeneous exascale system and describe ongoing research efforts to realize AMD's exascale vision.
C1 [Schulte, Michael J.; Ignatowski, Mike; Loh, Gabriel H.; Beckmann, Bradford M.; Brantley, William C.; Gurumurthi, Sudhanva; Jayasena, Nuwan; Paul, Indrani; Reinhardt, Steven K.; Rodgers, Gregory] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA.
C3 Advanced Micro Devices
RP Schulte, MJ (corresponding author), Adv Micro Devices Inc, Sunnyvale, CA 94088 USA.
EM michael.schulte@amd.com; mike.ignatowski@amd.com; gabriel.loh@amd.com;
   brad.beckmann@amd.com; bill.brantley@amd.com;
   sudhanva.gurumurthi@amd.com; nuwan.jayasena@amd.com;
   indrani.paul@amd.com; steve.reinhardt@amd.com; gregory.rodgers@amd.com
RI Paul, Indrani/HLW-8545-2023
OI Paul, Indrani/0000-0001-6976-3725
CR [Anonymous], 2014, LLNLPROP652542
   Fang B, 2014, INT SYM PERFORM ANAL, P221, DOI 10.1109/ISPASS.2014.6844486
   Fildes J., 2008, BBC NEWS
   Hechtman BA, 2014, INT S HIGH PERF COMP, P189, DOI 10.1109/HPCA.2014.6835930
   Hower DR, 2014, ACM SIGPLAN NOTICES, V49, P427, DOI 10.1145/2541940.2541981
   HSA Foundation, 2014, INT S COMP ARCH TUT
   Jerger NE, 2014, INT SYMP MICROARCH, P458, DOI 10.1109/MICRO.2014.61
   Meswani MR, 2015, INT S HIGH PERF COMP, P126, DOI 10.1109/HPCA.2015.7056027
   Paul Indrani., 2013, P 40 ANN INT S COMPU, P285, DOI [10.1145/2485922.2485947, DOI 10.1145/2485922.2485947]
   Power Jason, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P457, DOI 10.1145/2540708.2540747
   Sridharan V., 2015, P 12 INT C ARCH SUPP, V43, P297
   Wadden J, 2014, CONF PROC INT SYMP C, P73, DOI 10.1109/ISCA.2014.6853227
   Zhang D., 2014, P 23 INT S HIGH PERF
NR 13
TC 57
Z9 70
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2015
VL 35
IS 4
BP 26
EP 36
DI 10.1109/MM.2015.71
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CP0VN
UT WOS:000359594300005
DA 2024-07-18
ER

PT J
AU Karpuzcu, UR
   Kim, NS
   Torrellas, J
AF Karpuzcu, Ulya R.
   Kim, Nam Sung
   Torrellas, Josep
TI COPING WITH PARAMETRIC VARIATION AT NEAR-THRESHOLD VOLTAGES
SO IEEE MICRO
LA English
DT Article
AB Near-Threshold Voltage Computing (NTC) promises improved energy efficiency but is more sensitive to parametric variation than conventional, Super-Threshold Voltage Computing (STC). In this article, the authors introduce an architectural model of parameter variation for NTC, show the shortcomings of adapting state-of-the-art STC techniques for variation mitigation to NTC, and discuss how to tailor variation mitigation to NTC.
C1 [Karpuzcu, Ulya R.] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
   [Kim, Nam Sung] Univ Wisconsin Madison, Dept Elect & Comp Engn, Madison, WI USA.
   [Torrellas, Josep] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Illinois System; University of Illinois Urbana-Champaign
RP Karpuzcu, UR (corresponding author), 4-174 Keller Hall,200 Union St SE, Minneapolis, MN 55455 USA.
EM ukarpuzc@umn.edu
FU Intel; Advanced Micro Devices; IBM; National Science Foundation
   [CCF-095360, CCF-1012759]; DOE ASCR [DE-FC02-10ER2599]; KMEST
   [2012M3A6A6054194]; DARPA under UHPC [HR0011-10-3-0007,
   HR0011-12-2-0019]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [1016262] Funding Source:
   National Science Foundation
FX This work was supported in part by generous grants from Intel, Advanced
   Micro Devices, IBM, the National Science Foundation (CCF-095360 and
   CCF-1012759), DOE ASCR under award number DE-FC02-10ER2599, KMEST
   (2012M3A6A6054194), and DARPA under UHPC contract number
   HR0011-10-3-0007 and under cooperative agreement HR0011-12-2-0019. Nam
   Sung Kim has a financial interest in AMD.
CR Bienia C., 2008, TR81108 PRINC U COMP
   Chang L, 2008, IEEE J SOLID-ST CIRC, V43, P956, DOI 10.1109/JSSC.2007.917509
   Chang L, 2010, P IEEE, V98, P215, DOI 10.1109/JPROC.2009.2035451
   Chen GK, 2007, IEEE IC CAD, P660, DOI 10.1109/ICCAD.2007.4397341
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Jain S., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P66, DOI 10.1109/ISSCC.2012.6176932
   Karpuzcu U. R., 2012, DSN 2012, P1
   Karpuzcu UR, 2013, INT S HIGH PERF COMP, P542, DOI 10.1109/HPCA.2013.6522348
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Markovic D, 2010, P IEEE, V98, P237, DOI 10.1109/JPROC.2009.2035453
   Sarangi SR, 2008, IEEE T SEMICONDUCT M, V21, P3, DOI 10.1109/TSM.2007.913186
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Sinkar A.A., 2013, IEEE T VLSI SYSTEMS
   Sun X, 2011, IEEE T ELECTRON DEV, V58, P3294, DOI 10.1109/TED.2011.2161479
   Taylor MB, 2012, DES AUT CON, P1131
   Teodorescu R, 2008, CONF PROC INT SYMP C, P363, DOI 10.1109/ISCA.2008.40
   Torrellas J., 2012, Parameter variation at near threshold voltage: The power efficiency versus resilience tradeoff
   Tschanz JW, 2002, IEEE J SOLID-ST CIRC, V37, P1396, DOI 10.1109/JSSC.2002.803949
NR 18
TC 32
Z9 40
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2013
VL 33
IS 4
BP 6
EP 14
DI 10.1109/MM.2013.71
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199RZ
UT WOS:000323014300003
DA 2024-07-18
ER

PT J
AU Feehrer, J
   Jairath, S
   Loewenstein, P
   Sivaramakrishnan, R
   Smentek, D
   Turullols, S
   Vahidsafa, A
AF Feehrer, John
   Jairath, Sumti
   Loewenstein, Paul
   Sivaramakrishnan, Ram
   Smentek, David
   Turullols, Sebastian
   Vahidsafa, Ali
TI THE ORACLE SPARC T5 16-CORE PROCESSOR SCALES TO EIGHT SOCKETS
SO IEEE MICRO
LA English
DT Article
AB The oracle sparc T5 processor more than doubles the throughput of the sparc T4 processor, while increasing per-thread performance, scalability, power efficiency, and I/O bandwidth. the authors detail the improvements and new features leading to this latest oracle sparc processor.
C1 [Feehrer, John; Jairath, Sumti; Loewenstein, Paul; Smentek, David; Turullols, Sebastian; Vahidsafa, Ali] Oracle, Santa Clara, CA 95054 USA.
   [Sivaramakrishnan, Ram] Oracle, Hardware, Santa Clara, CA 95054 USA.
C3 Oracle; Oracle
RP Turullols, S (corresponding author), Oracle, Floor 3,4120 Network Circle, Santa Clara, CA 95054 USA.
EM sebastian.turullols@oracle.com
CR Shah M, 2012, IEEE MICRO, V32, P8, DOI 10.1109/MM.2012.1
   Shin J.L., 2012, P IEEE INT SOL STAT, P60
   Turullols S., 2012, HOT CHIPS
NR 3
TC 26
Z9 31
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2013
VL 33
IS 2
BP 48
EP 57
DI 10.1109/MM.2013.49
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 117UF
UT WOS:000316977900007
DA 2024-07-18
ER

PT J
AU So, HKH
   Chen, JY
   Yiu, BYS
   Yu, ACH
AF So, Hayden K. -H.
   Chen, Junying
   Yiu, Billy Y. S.
   Yu, Alfred C. H.
TI MEDICAL ULTRASOUND IMAGING: TO GPU OR NOT TO GPU?
SO IEEE MICRO
LA English
DT Article
C1 [So, Hayden K. -H.] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China.
   [Yiu, Billy Y. S.; Yu, Alfred C. H.] Univ Hong Kong, Med Engn Program, Hong Kong, Hong Kong, Peoples R China.
C3 University of Hong Kong; University of Hong Kong
RP So, HKH (corresponding author), Univ Hong Kong, Dept Elect & Elect Engn, Room 516,Chow Yei Ching Bldg, Hong Kong, Hong Kong, Peoples R China.
EM hso@eee.hku.hk
RI Yu, Alfred C. H./ISU-1421-2023; So, Hayden/C-1585-2009; Yiu, Billy Y.
   S/JUV-2970-2023
OI So, Hayden/0000-0002-6514-0237; Yiu, Billy Y. S/0000-0002-4852-0529; Yu,
   Alfred Cheuk Hang/0000-0002-8604-0219
FU Hong Kong Innovation and Technology Fund [ITS/492/09, InP/211/10];
   Research Grants Council of Hong Kong [GRF 716510]
FX This work is supported in part by the Hong Kong Innovation and
   Technology Fund (ITS/492/09 and InP/211/10) and the Research Grants
   Council of Hong Kong (project GRF 716510).
CR [Anonymous], 2009, ULTRASOUND CLIN
   Bierig SM, 2009, J DIAGN MED SONOG, V25, P138, DOI 10.1177/8756479309336240
   Burd T., 2002, ENERGY EFFICIENT MIC
   Chang LW, 2009, IEEE T ULTRASON FERR, V56, P1856, DOI 10.1109/TUFFC.2009.1261
   Garland M, 2008, IEEE MICRO, V28, P13, DOI 10.1109/MM.2008.57
   Jensen JA, 2006, ULTRASONICS, V44, pE5, DOI 10.1016/j.ultras.2006.07.017
   Jeong JS, 2000, ULTRASON, P1759, DOI 10.1109/ULTSYM.2000.921662
   Karadayi K., 2009, IEEE Reviews in Biomedical Engineering, V2, P23, DOI DOI 10.1109/RBME.2009.2034132
   KISS G, 2009, P IEEE INT ULTR S IU, P1403
   Montaldo G, 2009, IEEE T ULTRASON FERR, V56, P489, DOI 10.1109/TUFFC.2009.1067
   Moore CL, 2011, NEW ENGL J MED, V364, P749, DOI 10.1056/NEJMra0909487
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   NIKOLOV SI, 2003, P IEEE ULTR S, V2, P1824
   Owens JD, 2008, P IEEE, V96, P879, DOI 10.1109/JPROC.2008.917757
   Prager RW, 2010, P I MECH ENG H, V224, P193, DOI 10.1243/09544119JEIM586
   Romero D., 2009, 2009 IEEE International Ultrasonics Symposium, P1334, DOI 10.1109/ULTSYM.2009.5441790
   Synnevåg JF, 2007, IEEE T ULTRASON FERR, V54, P1606, DOI 10.1109/TUFFC.2007.431
   Synnevåg JF, 2009, IEEE T ULTRASON FERR, V56, P1868, DOI 10.1109/TUFFC.2009.1263
   Wang SG, 2008, IEEE T ULTRASON FERR, V55, P2221, DOI 10.1109/TUFFC.921
   Wells PNT, 2006, PHYS MED BIOL, V51, pR83, DOI 10.1088/0031-9155/51/13/R06
   Whittingham TA, 2007, PROG BIOPHYS MOL BIO, V93, P84, DOI 10.1016/j.pbiomolbio.2006.07.004
   Wolbarst AB, 2006, RADIOLOGY, V238, P16, DOI 10.1148/radiol.2381041602
   Yiu BYS, 2011, IEEE T ULTRASON FERR, V58, P1698, DOI 10.1109/TUFFC.2011.1999
NR 23
TC 70
Z9 75
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2011
VL 31
IS 5
BP 54
EP 65
DI 10.1109/MM.2011.65
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 833KJ
UT WOS:000295883700007
DA 2024-07-18
ER

PT J
AU Johnson, DR
   Johnson, MR
   Kelm, JH
   Tuohy, W
   Lumetta, SS
   Patel, SJ
AF Johnson, Daniel R.
   Johnson, Matthew R.
   Kelm, John H.
   Tuohy, William
   Lumetta, Steven S.
   Patel, Sanjay J.
TI RIGEL: A 1,024-CORE SINGLE-CHIP ACCELERATOR ARCHITECTURE
SO IEEE MICRO
LA English
DT Article
ID SHARED-MEMORY
AB Rigel is a single-chip accelerator architecture with 1,024 independent processing cores targeted at a broad class of data-and task-parallel computation. This article discusses rigel's motivation, evaluates its performance scalability as well as power and area requirements, and explores memory systems in the context of 1,024-core single-chip accelerators. The authors also consider future opportunities and challenges for large-scale designs.
C1 [Johnson, Daniel R.] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA.
   [Lumetta, Steven S.; Patel, Sanjay J.] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign
RP Johnson, DR (corresponding author), Univ Illinois, Coordinated Sci Lab, 1306 W Main St, Urbana, IL 61801 USA.
EM djohns53@illinois.edu
CR [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], 2009, INT TECHNOLOGY ROADM
   [Anonymous], 2009, NVIDIA's Next Generation CUDA Compute Architecture: Fermi
   Borkar Shekhar., 2007, Proceedings of the 44th annual Design Automation Conference (DAC '07), P746, DOI DOI 10.1109/DAC.2007.375263
   FIROOZSHAHIAN A, 2009, P 36 INT S COMP ARCH, P406
   Gschwind Michael., 2006, P 3 C COMPUTING FRON, P1
   GUSTAFSON JL, 1988, COMMUN ACM, V31, P532, DOI 10.1145/42411.42415
   Hennessy J, 1999, P IEEE, V87, P418, DOI 10.1109/5.747863
   KELM JH, 2010, P 37 ANN INT S COMP, P429
   KELM JH, 2009, P INT C PAR ARCH COM, P77
   Kelm JH, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P99, DOI 10.1145/1854273.1854291
   Kelm JH, 2009, CONF PROC INT SYMP C, P140, DOI 10.1145/1555815.1555774
   Kurian G, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P477, DOI 10.1145/1854273.1854332
   Laudon J, 1997, ACM COMP AR, P241, DOI 10.1145/384286.264206
   LILJA DJ, 1993, COMPUT SURV, V25, P303, DOI 10.1145/158439.158907
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Rixner S, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P3, DOI 10.1109/MICRO.1998.742118
   Seiler L, 2008, ACM T GRAPHIC, V27, DOI 10.1145/1360612.1360617
   Shin Jinuk Luke, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P98, DOI 10.1109/ISSCC.2010.5434030
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   VANGAL S, 2007, P IEEE INT SOL STAT, P98
   Zebchuk Jason, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P423, DOI 10.1145/1669112.1669166
NR 22
TC 21
Z9 29
U1 1
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2011
VL 31
IS 4
BP 30
EP 41
DI 10.1109/MM.2011.40
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 798TF
UT WOS:000293234400005
DA 2024-07-18
ER

PT J
AU Romanescu, BF
   Lebeck, AR
   Sorin, DJ
AF Romanescu, Bogdan F.
   Lebeck, Alvin R.
   Sorin, Daniel J.
TI ADDRESS TRANSLATION AWARE MEMORY CONSISTENCY
SO IEEE MICRO
LA English
DT Article
AB Computer systems with virtual memory are susceptible to design bugs and runtime faults in their address translation systems. Detecting bugs and faults requires a clear specification of correct behavior. A new framework for address translation aware memory consistency models addresses this need.
C1 [Romanescu, Bogdan F.; Lebeck, Alvin R.; Sorin, Daniel J.] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Lebeck, Alvin R.; Sorin, Daniel J.] Duke Univ, Dept Comp Sci, Durham, NC 27708 USA.
C3 Duke University; Duke University
RP Sorin, DJ (corresponding author), Duke Univ, Dept Elect & Comp Engn, Box 90291, Durham, NC 27708 USA.
EM sorin@ee.duke.edu
FU Semiconductor Research Corporation [2009-HJ-1881]; National Science
   Foundation [CCR-0444516]
FX This work was supported in part by Semiconductor Research Corporation
   contract 2009-HJ-1881 and the National Science Foundation grant
   CCR-0444516. For their helpful feedback on this work, we thank Anne
   Bracy, Dave Christie, Landon Cox, Stephan Diestelhorst, Anita Lungu,
   Milo Martin, and Albert Meixner. We thank Trey Cain and Cathy May for
   help in understanding issues specific to the Power ISA. An earlier
   version of this paper was published at ASPLOS 2010.<SUP>13</SUP>
CR *ADV MICR DEV, 2006, PUBL
   *ADV MICR DEV, 2008, 41322 ADV MICR DEV
   Adve SV, 1996, COMPUTER, V29, P66, DOI 10.1109/2.546611
   Arvind, 2006, CONF PROC INT SYMP C, P29
   HILL MD, 1999, P 11 ACM S PAR ALG A, P138
   *IBM, 2006, IBM POWERPC 750FX 75
   *INT, 2008, 315593021 INT
   *INT, 2007, 309222016 INT
   LAMPORT L, 1979, IEEE T COMPUT, V28, P690, DOI 10.1109/TC.1979.1675439
   Manson Jeremy., 2005, Proceedings of the 32Nd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL'05, P378, DOI DOI 10.1145/1040305.1040336
   Martin MMK, 2003, CONF PROC INT SYMP C, P182, DOI 10.1109/ISCA.2003.1206999
   ROMANESCU BF, 2010, P 15 INT C ARCH SUPP, P323
   TELLER PJ, 1990, COMPUTER, V23, P26, DOI 10.1109/2.55498
NR 13
TC 5
Z9 6
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 109
EP 118
DI 10.1109/MM.2010.99
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200012
DA 2024-07-18
ER

PT J
AU Kaxiras, S
   Keramidas, G
AF Kaxiras, Stefanos
   Keramidas, Georgios
TI SARC COHERENCE: SCALING DIRECTORY CACHE COHERENCE IN PERFORMANCE AND
   POWER
SO IEEE MICRO
LA English
DT Article
AB The SARC project seeks to improve power scalability of shared-memory chip multiprocessors (CMPS) by making directory coherence more efficient in both power and performance. The authors describe how they eliminate two major sources of inefficiency for directory coherence protocols: invalidation traffic on writes and directory indirection for finding the writer.
C1 [Keramidas, Georgios] ISI, GR-26504 Patras, Greece.
   [Kaxiras, Stefanos] Uppsala Univ, Dept Informat Technol, Uppsala, Sweden.
C3 Uppsala University
RP Keramidas, G (corresponding author), ISI, Patras Sci Pk SA,Stadiou str, GR-26504 Patras, Greece.
EM keramidas@ece.upatras.gr
CR Acacio M., 2002, P 2002 ACMIEEE C SUP, P1
   AGARWAL A, 1988, P 15 INT S COMP ARCH, P280
   COX AL, 1993, P 20 ANN INT S COMP, P98
   GHARACHORLOO K, 1992, J PARALLEL DISTR COM, V15, P399, DOI 10.1016/0743-7315(92)90052-O
   Hill M.D., 1990, ACM SIGARCH COMPUTER, V18, P18, DOI DOI 10.1145/121973.121975
   Kaxiras S, 2001, ACM COMP AR, P240, DOI 10.1109/ISCA.2001.937453
   Kaxiras S, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P161, DOI 10.1109/HPCA.1999.744359
   Kaxiras S, 2000, P 6 INT S HIGH PERF, P156
   KAXIRAS S, 2009, P WORKSH PROGR ISS M
   KAXIRAS S, 2010, POWER SCALABLE COHER
   LEBECK AR, 1995, ACM COMP AR, P48, DOI 10.1109/ISCA.1995.524548
   LENOSKI D, 1992, COMPUTER, V25, P63, DOI 10.1109/2.121510
   Ramirez A, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.79
   SINGH JP, 1998, PARALLEL COMPUTER AR
   STENSTROM P, 1993, CONF PROC INT SYMP C, P109
NR 15
TC 33
Z9 44
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2010
VL 30
IS 5
BP 54
EP 65
DI 10.1109/MM.2010.82
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 682AD
UT WOS:000284366400006
DA 2024-07-18
ER

PT J
AU Pistol, C
   Chongchitmate, W
   Dwyer, C
   Lebeck, AR
AF Pistol, Constantin
   Chongchitmate, Wutichai
   Dwyer, Christopher
   Lebeck, Alvin R.
TI ARCHITECTURAL IMPLICATIONS OF NANOSCALE-INTEGRATED SENSING AND COMPUTING
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB The authors explore nanoscale sensor processor (nsp) architectures their design includes a simple accumulator-based instruction-set architecture, sensors. Limited memory, and instruction-fused sensing using nsp technology based on optical resonance energy transfer logic helps them decrease the design's size, their smallest design is about the size of the largest-known virus.
C1 [Lebeck, Alvin R.] Duke Univ, Dept Comp Sci, Durham, NC 27708 USA.
C3 Duke University
RP Lebeck, AR (corresponding author), Duke Univ, Dept Comp Sci, D308 LSRC,Box 90129, Durham, NC 27708 USA.
EM alvy@cs.dukeedu
CR Abelson H, 2000, COMMUN ACM, V43, P74, DOI 10.1145/332833.332842
   de Silva AP, 2004, CHEM-EUR J, V10, P574, DOI 10.1002/chem.200305054
   Endy D, 2005, NATURE, V438, P449, DOI 10.1038/nature04342
   Golding I, 2005, CELL, V123, P1025, DOI 10.1016/j.cell.2005.09.031
   Hill J., 2000, Proc. 9 th International Conference on Architectural Support for Programming Languages and Operating Systems, P93, DOI DOI 10.1145/356989.356998
   Lakowicz J.R., 2004, PRINCIPLES FLUORESCE, VSecond
   Patolsky F, 2004, P NATL ACAD SCI USA, V101, P14017, DOI 10.1073/pnas.0406159101
   Pistol C, 2009, ACM SIGPLAN NOTICES, V44, P13, DOI 10.1145/1508284.1508247
   Pistol C, 2008, IEEE MICRO, V28, P7, DOI 10.1109/MM.2008.91
   Suzan-Monti M, 2006, VIRUS RES, V117, P145, DOI 10.1016/j.virusres.2005.07.011
   Vo-Dinh T, 1999, ANAL CHEM, V71, P358, DOI 10.1021/ac980043m
   ZHAI B, 2006, P S VLSI CIRC, P154, DOI DOI 10.1109/VLSIC.2006.1705356
NR 12
TC 4
Z9 6
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 110
EP 120
DI 10.1109/MM.2010.9
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Holt, J
   Agarwal, A
   Brehmer, S
   Domeika, M
   Griffin, P
   Schirrmeister, F
AF Holt, Jim
   Agarwal, Anant
   Brehmer, Suen
   Domeika, Max
   Griffin, Patrick
   Schirrmeister, Frank
TI SOFTWARE STANDARDS FOR THE MULTICORE ERA
SO IEEE MICRO
LA English
DT Article
AB Systems architects commonly use multiple cores to improve system performance. Unfortunately, multicore hardware is evolving faster than software technologies. New multicore software standards are necessary in light of the new challenges and capabilities that embedded multicore systems provide. The newly released multicore communications API standard targets small-footprint, highly efficient intercore and interchip communications.
C1 [Holt, Jim] Freescale Semicond, Networking Syst Div, Multicore Design Evaluat Team, Austin, TX 78729 USA.
   [Agarwal, Anant] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
   [Agarwal, Anant] MIT, Comp Sci & Artificial Intelligence Lab, Cambridge, MA 02139 USA.
C3 NXP Semiconductors; Freescale Semiconductor; Massachusetts Institute of
   Technology (MIT); Massachusetts Institute of Technology (MIT)
RP Holt, J (corresponding author), Freescale Semicond, Networking Syst Div, Multicore Design Evaluat Team, 7700 W Parmer Lane,MD PL51, Austin, TX 78729 USA.
EM jim.holt@freescale.com
CR ADHIANTO L, 2006, P 12 INT C PAR DISTR, P3
   [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], 10031 IEEE
   Biberstein M, 2008, INT SYM PERFORM ANAL, P213, DOI 10.1109/ISPASS.2008.4510753
   CHUNG IH, 2006, P 20 INT PAR DISTR P
   Cownie J., 1999, Recent Advances in Parallel Virtual Machine and Message Passing Interface. 6th European PVM/MPI User's Group Meeting. Proceedings (Lecture Notes in Computer Science Vol.1697), P51
   CREEGER M, 2005, ACM QUEUE, V3, P63
   Domeika M, 2008, SOFTWARE DEVELOPMENT FOR EMBEDDED MULTI-CORE SYSTEMS: A PRACTICAL GUIDE FOR USING EMBEDDED INTEL ARCHITECTURE, P1
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   *FREESC SEM, P4080 QORLQ P4080 CO
   Geer D, 2005, COMPUTER, V38, P11, DOI 10.1109/MC.2005.160
   Hwu WM, 2008, IEEE DES TEST COMPUT, V25, P312, DOI 10.1109/MDT.2008.110
   *INT, 2008, INT MICR NEH
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   Multicore Association, 2008, MULT COMM API SPEC
   *OBJ MAN GROUP, 2008, CORBA 3 1 SPEC
   OpenMP Architecture Review Board, 2008, OPENMP API SPEC PAR
   Pham DC, 2006, IEEE J SOLID-ST CIRC, V41, P179, DOI 10.1109/JSSC.2005.859896
   ROJANSKY S, 1997, LINUX J         1001
   *TIPC WORK GROUP, 2006, TIPC 1 5 1 6 PROT SP
   Vermeulen B, 2008, IEEE DES TEST COMPUT, V25, P258, DOI 10.1109/MDT.2008.81
NR 21
TC 18
Z9 19
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2009
VL 29
IS 3
BP 40
EP 50
DI 10.1109/MM.2009.48
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456UP
UT WOS:000266877200006
DA 2024-07-18
ER

PT J
AU Gurumurthi, S
   Stan, MR
   Sankar, S
AF Gurumurthi, Sudhanva
   Stan, Mircea R.
   Sankar, Sriram
TI USING INTRADISK PARALLELISM TO BUILD ENERGY-EFFICIENT STORAGE SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB SERVER STORAGE SYSTEMS USE NUMEROUS DISKS TO ACHIEVE HIGH PERFORMANCE, THEREBY CONSUMING A SIGNIFICANT AMOUNT OF POWER. INTRADISK PARALLELISM CAN SIGNIFICANTLY REDUCE SUCH SYSTEMS' POWER CONSUMPTION BY LETTING DISK DRIVES EXPLOIT PARALLELISM IN THE I/O REQUEST STREAM. BY DOING SO, IT'S POSSIBLE TO MATCH, AND EVEN SURPASS, A STORAGE ARRAY'S PERFORMANCE FOR THESE WORKLOADS USING A SINGLE, HIGH-CAPACITY DISK DRIVE.
C1 [Gurumurthi, Sudhanva] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22904 USA.
   [Stan, Mircea R.] Univ Virginia, Charles L Brown Dept Elect & Comp Engn, Charlottesville, VA 22904 USA.
C3 University of Virginia; University of Virginia
RP Gurumurthi, S (corresponding author), Univ Virginia, Dept Comp Sci, Charlottesville, VA 22904 USA.
RI Stan, Mircea/L-6219-2019
OI Stan, Mircea/0000-0003-0577-9976
FU US National Science Foundation [CCF-0643925, CNS-0551630]; Marco IFC
FX This research was supported in part by the US National Science
   Foundation Career award CCF-0643925, NSF grant CNS-0551630, a Marco IFC
   grant, and gifts from HP and Google.
CR AULT M, 2005, TUNING DISK ARCHITEC
   Bohn RE, 1999, J OPER MANAG, V18, P41, DOI 10.1016/S0272-6963(99)00014-5
   Ganger G., 1999, DISKSIM SIMULATION E
   Gantz John., 2007, EXPANDING DIGITAL UN
   Gurumurthi S, 2005, CONF PROC INT SYMP C, P38, DOI 10.1109/ISCA.2005.24
   HAMPTON S, 1996, 9602 U CAL INF STOR
   KRYDER MH, 2006, P COMP STOR NETW WOR
   Sankar S, 2008, CONF PROC INT SYMP C, P303, DOI 10.1109/ISCA.2008.11
   SATO I, 1990, IEEE T COMPON HYBR, V13, P1006, DOI 10.1109/33.62542
   Shasha D.E., 2003, Database Tuning: Principles, Experiments, and Troubleshooting Techniques
   Youssef R., 1995, THESIS CARNEGIE MELL
   Zhang Y, 2007, DES AUT CON, P865, DOI 10.1109/DAC.2007.375285
NR 12
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 50
EP 61
DI 10.1109/MM.2009.21
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700007
DA 2024-07-18
ER

PT J
AU Emma, P
AF Emma, Philip
TI Supercharging your creative skills
SO IEEE MICRO
LA English
DT Article
EM pemma@us.ibm.com
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2007
VL 27
IS 2
BP 88
EP +
DI 10.1109/MM.2007.41
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 188II
UT WOS:000247913200011
DA 2024-07-18
ER

PT J
AU Park, YJ
   Zhang, Z
   Lee, G
AF Park, Yong-Joon
   Zhang, Zhao
   Lee, Gyungho
TI Microarchitectural protection against stack-based buffer overflow
   attacks
SO IEEE MICRO
LA English
DT Article
AB Although researchers have proposed several software approaches to preventing buffer overflow attacks, adversaries still extensively exploit this vulnerability. A microarchitecture-based, software-transparent mechanism offers protection against stack-based buffer overflow attacks with moderate hardware cost and negligible performance overhead.
C1 Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA.
   Univ Illinois, Chicago, IL USA.
C3 Iowa State University; University of Illinois System; University of
   Illinois Chicago; University of Illinois Chicago Hospital
RP Zhang, Z (corresponding author), Iowa State Univ, Dept Elect & Comp Engn, 2215 Coover Hall, Ames, IA 50011 USA.
EM zzhang@iastate.edu
RI Lee, Gyungho/Q-9973-2019
CR [Anonymous], 2003, P NETW DISTR SYST SE
   *BULB KIL3R, 2000, BYP STACKGUARD STACK, V11
   Chiueh TC, 2001, INT CON DISTR COMP S, P409, DOI 10.1109/ICDSC.2001.918971
   CORLISS ML, 2004, P WORKSH ARCH SUPP S, P65
   Cowan C, 1998, PROCEEDINGS OF THE SEVENTH USENIX SECURITY SYMPOSIUM, P63
   Crandall JR, 2004, INT SYMP MICROARCH, P221
   Edward Suh G., 2004, P 11 INT C ARCHITECT, P85
   Frantzen M, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 10TH USENIX SECURITY SYMPOSIUM, P55
   Lee R.B., 2003, Proceedings of SPC, P237
   Merkle R. C., 1980, Proceedings of the 1980 Symposium on Security and Privacy, P122
   PARK YJ, 2004, P 1 C COMP FRONT COM, P335
   Pyo C., 2002, Proc. Int. Conf. Information Comm. Security, P25
   Skadron K, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P259, DOI 10.1109/MICRO.1998.742787
   SMITH JE, 1988, IEEE T COMPUT, V37, P562, DOI 10.1109/12.4607
   Xu J., 2002, P 2 WORKSH EV ARCH S
   YE D, 2004, P WORKSH ARCH SUPP S, P73
NR 16
TC 12
Z9 16
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2006
VL 26
IS 4
BP 62
EP 71
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 074DC
UT WOS:000239791900009
DA 2024-07-18
ER

PT J
AU Andrews, J
   Baker, N
AF Andrews, J
   Baker, N
TI Xbox 360 system architecture
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 17 Conference
CY AUG, 2005
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB This article covers the XBOX 360' s high-level technical requirements, A short system overview, and details of the CPU and the GPU. The authors describe their architectural trade-offs and summarize the system's software programming support.
C1 Microsoft Corp, Xbox Console Architecture Grp, Mountain View, CA 94043 USA.
C3 Microsoft
RP Andrews, J (corresponding author), Microsoft Corp, Xbox Console Architecture Grp, 1065 La Avenida St, Mountain View, CA 94043 USA.
EM jeffrey.andrews@microsoft.com
CR Gray Kris., 2003, Microsoft DirectX 9 Programmable Graphics Pipeline
   Hennessey JohnL., 2002, COMPUTER ARCHITECTUR
   *IBM CORP, 2003, POWERPC MICR FAM ALT
   LUNA FD, 2003, INTRO 3D GAME PROGRA
   *MSDN DX9 SDK DOC, 2005, DIRECT3D OV
   *MSDN DX9 SDK DOC, 2005, HLSL SHAD OV
   *MSDN DX9 SDK DOC, 2005, PIX OV
   SILHA E, 2005, POWERPC OPERATING EN
   SILHA E, 2005, POWERPC VIRTUAL ENV
   SILHA E, 2005, POWERPC USER INSTRUC
   St-Laurent S., 2005, COMPLETE EFFECT HLSL
NR 11
TC 48
Z9 60
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2006
VL 26
IS 2
BP 25
EP 37
DI 10.1109/MM.2006.45
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 032SY
UT WOS:000236796200005
DA 2024-07-18
ER

PT J
AU Emma, P
AF Emma, P
TI Patents: To file or not to file?
SO IEEE MICRO
LA English
DT Article
EM pemma@us.ibm.com
NR 0
TC 2
Z9 2
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 79
EP 81
DI 10.1109/MM.2005.124
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300011
DA 2024-07-18
ER

PT J
AU Hammond, L
   Carlstrom, BD
   Wong, V
   Chen, M
   Kozyrakis, C
   Olukotun, K
AF Hammond, L
   Carlstrom, BD
   Wong, V
   Chen, M
   Kozyrakis, C
   Olukotun, K
TI Transactional coherence and consistency: Simplifying parallel hardware
   and software
SO IEEE MICRO
LA English
DT Article
AB TCC SIMPLIFIES PARALLEL HARDWARE AND SOFTWARE DESIGN BY ELIMINATING THE NEED FOR CONVENTIONAL CACHE COHERENCE AND CONSISTENCY MODELS AND LETTING PROGRAMMERS PARALLELIZE A WIDE RANGE OF APPLICATIONS WITH A SIMPLE, LOCK-FREE TRANSACTIONAL MODEL.
C1 Stanford Univ, Stanford, CA 94305 USA.
C3 Stanford University
RP Stanford Univ, Gates Bldg 3A-302, Stanford, CA 94305 USA.
EM kunle@stanford.edu
OI Olukotun, Kunle/0000-0002-8779-0636
CR Chen MK, 2003, CONF PROC INT SYMP C, P434, DOI 10.1109/ISCA.2003.1207020
   Hamm L.L., 2004, PRELIMINARY ION EXCH, P1, DOI [10.2172/827202, DOI 10.2172/827202]
   Hammond L, 2004, CONF PROC INT SYMP C, P102
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Martinez-Miranda J., 2002, P 3 WORKSH AG BAS SI, P18
   Rajwar Ravi., 2002, Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-X, P5, DOI [10.1145/605397.605399, DOI 10.1145/605397.605399]
NR 6
TC 27
Z9 48
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 92
EP 103
DI 10.1109/MM.2004.91
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900013
DA 2024-07-18
ER

PT J
AU Sethumadhavan, S
   Desikan, R
   Burger, D
   Moore, CR
   Keckler, SW
AF Sethumadhavan, S
   Desikan, R
   Burger, D
   Moore, CR
   Keckler, SW
TI Scalable hardware memory disambiguation for high-ILP processors
SO IEEE MICRO
LA English
DT Article
AB POWER IS A MAJOR PROBLEM FOR SCALING THE HARDWARE NEEDED TO SUPPORT MEMORY DISAMBIGUATION IN FUTURE OUT-OF-ORDER ARCHITECTURES. IN CURRENT MACHINES, THE TRADITIONAL DETECTION OF MEMORY ORDERING VIOLATIONS REQUIRES FREQUENT ASSOCIATIVE SEARCHES OF STATE PROPORTIONAL TO THE INSTRUCTION WINDOW SIZE. A NEW CLASS OF SOLUTIONS YIELDS AN ORDER-OF-MAGNITUDE REDUCTION IN THE ENERGY REQUIRED TO PROPERLY ORDER LOADS AND STORES FOR WINDOWS OF HUNDREDS TO THOUSANDS OF IN-FLIGHT INSTRUCTIONS.
C1 Univ Texas, Dept Comp Sci, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Univ Texas, Dept Comp Sci, 1 Univ Stn C0500, Austin, TX 78712 USA.
EM dburger@cs.utexas.edu
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Burger D, 2004, COMPUTER, V37, P44, DOI 10.1109/MC.2004.65
   Cain HW, 2004, CONF PROC INT SYMP C, P90
   CHOWDHURY MF, 2000, Patent No. 6484254
   CRISTAL A, 2004, ACM SIGARCH COMPUTER, V32, P3
   Fan L, 2000, IEEE ACM T NETWORK, V8, P281, DOI 10.1109/90.851975
   FEISTE KA, 2002, Patent No. 6349382
   Franklin M, 1996, IEEE T COMPUT, V45, P552, DOI 10.1109/12.509907
   HUGHES WA, 2003, Patent No. 6549990
   Lebeck AR, 2002, CONF PROC INT SYMP C, P59, DOI 10.1109/ISCA.2002.1003562
   Moshovos A, 1997, INT SYMP MICROARCH, P235, DOI 10.1109/MICRO.1997.645814
   PARK I, 2003, P 36 ANN S MICR MICR, P387
   Patt Y. N., 1985, Proceedings of the 18th Annual Workshop on Microprogramming (Cat. No.85CH2232-7), P109, DOI 10.1145/18927.18917
   PAWAR R, 1999, Patent No. 6006326
   PEIR JK, 2002, P 16 INT C SUP, P189
   ROTH A, 2004, MSCIS0408 U PENNS
   Sethumadhavan S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P399
NR 18
TC 8
Z9 10
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 118
EP 127
DI 10.1109/MM.2004.87
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900016
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lai, WY
   Lea, CT
AF Lai, WY
   Lea, CT
TI A programmable state machine architecture for packet processing
SO IEEE MICRO
LA English
DT Article
AB THOUGH COMPLEX AND EXPENSIVE, PACKET PROCESSORS ARE PROGRAMMABLE AND CAN EASILY HANDLE PROTOCOL CHANGES. THEY ARE THUS INCREASINGLY ATTRACTIVE FOB PROTOCOL PROCESSING.
C1 Hong Kong Univ Sci & Technol, Dept Elect Engn, Kowloon, Hong Kong, Peoples R China.
C3 Hong Kong University of Science & Technology
RP Lea, CT (corresponding author), Hong Kong Univ Sci & Technol, Dept Elect Engn, Kowloon, Hong Kong, Peoples R China.
EM jee-lea@ust.hk
OI Lea, Chin-Tau/0000-0003-2792-760X
CR ALEXANDER P, 2001, APPL PROGRAMMABLE MU
   GWENNAP L, 2000, EE TIMES        0619
   Hennessy John L., 1997, Computer Organization and Design: The Hardware/Software Interface, VSecond
   Paulin PG, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P420, DOI 10.1109/DATE.2001.915058
   SHERMAN D, 2001, EE TIMES        1123
   SHIMONISHI H, P 2001 IEEE WORKSH H
NR 6
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2003
VL 23
IS 4
BP 32
EP 42
DI 10.1109/MM.2003.1225965
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 715NP
UT WOS:000184978900010
DA 2024-07-18
ER

PT J
AU Sangiovanni-Vincentelli, A
AF Sangiovanni-Vincentelli, A
TI Electronic-system design in the automobile industry
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Workshop on Electronics in the 21st Century: Trends and Challenges
CY 2001
CL ROME, ITALY
AB Electronic components are now essential to control a car's movements and chemical, mechanical, and electrical processes; to provide entertainment and communication" and to ensure safety. A new, platform-based methodology can revolutionize the way a car is designed.
C1 Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley
RP Sangiovanni-Vincentelli, A (corresponding author), Univ Calif Berkeley, 515 Cory Hall, Berkeley, CA 94720 USA.
RI Sangiovanni-Vincentelli, Alberto/S-3822-2019; Sangiovanni-Vincentelli,
   Alberto/F-5742-2018
OI Sangiovanni-Vincentelli, Alberto/0000-0003-1298-8389
CR BOMBARDA G, 2000, 200001C049 SAE
   FERRARI A, 2000, 200001C050 SAE
   Giusto P, 2002, PR IEEE COMP DESIGN, P370, DOI 10.1109/ICCD.2002.1106796
   JONES H, 2003, MONTHLY REPORT SEMIC
NR 4
TC 16
Z9 19
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2003
VL 23
IS 3
BP 8
EP 18
DI 10.1109/MM.2003.1209462
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 693NW
UT WOS:000183724500003
DA 2024-07-18
ER

PT J
AU Nickolls, J
   Madar, LJ
   Johnson, S
   Rustagi, V
   Unger, K
   Choudhury, M
AF Nickolls, J
   Madar, LJ
   Johnson, S
   Rustagi, V
   Unger, K
   Choudhury, M
TI Calisto: A low-power single-chip multiprocessor communications platform
SO IEEE MICRO
LA English
DT Article
AB THE CONVERGENCE OF VOICE, DATA, AND MULTIMEDIA TRANSPORT WITH TRADITIONAL TELEPHONY DEMANDS RELIABLE AND HIGH-QUALITY VOICE OVER PACKET SERVICES. CALISTO LEVERAGES. MULTIPROCESSOR PARALLELISM AND LOW-POWER INTEGRATION TO ENABLE MULTICHANNEL COMMUNICATIONS GATEWAYS THAT SUPPORT SUCH VOP SERVICES.
RP Nickolls, J (corresponding author), NVIDIA Corp, 2701 San Tomas Expressway, Santa Clara, CA 95050 USA.
CR *BROADC CORP, 2001, BCM1500 VOP PROD BRI
   Douskalis B., 2000, IP TELEPHONY INTEGRA
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   NICKOLLS J, 2001, MICROPROCESSOR FORUM, P1
   RUSSELL RM, 1978, COMMUN ACM, V21, P63, DOI 10.1145/359327.359336
   Wawrzynek J, 1996, COMPUTER, V29, P79, DOI 10.1109/2.485896
   Wright DavidJ., 2001, VOICE PACKET NETWORK
NR 8
TC 9
Z9 10
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2003
VL 23
IS 2
BP 29
EP 43
DI 10.1109/MM.2003.1196113
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 670VE
UT WOS:000182429200008
DA 2024-07-18
ER

PT J
AU Naithani, A
   Ainsworth, S
   Jones, TM
   Eeckhout, L
AF Naithani, Ajeya
   Ainsworth, Sam
   Jones, Timothy M.
   Eeckhout, Lieven
TI Vector Runahead for Indirect Memory Accesses
SO IEEE MICRO
LA English
DT Article
AB Vector runahead delivers extremely high memory-level parallelism even for the chains of dependent memory accesses with complex intermediate address computation, which conventional runahead techniques fundamentally cannot handle and, therefore, have ignored. It does this by rearchitecting runahead to use speculative data-level parallelism, rather than work skipping, as its primary form of extracting more memory-level parallelism in runahead mode than a true execution can, which we hope will bring about an entirely new dimension for high-performance processors.
C1 [Naithani, Ajeya; Eeckhout, Lieven] Univ Ghent, B-9000 Ghent, Belgium.
   [Ainsworth, Sam] Univ Edinburgh, Syst & Hardware Secur, Edinburgh EH8 9AB, Midlothian, Scotland.
   [Jones, Timothy M.] Univ Cambridge, Comp Architecture & Compilat, Cambridge CB3 0FD, England.
C3 Ghent University; University of Edinburgh; University of Cambridge
RP Naithani, A (corresponding author), Univ Ghent, B-9000 Ghent, Belgium.
EM ajeya.naithani@ugent.be; sam.ainsworth@ed.ac.uk;
   timothy.jones@cicam.ac.uk; lieven.eeckhout@ugent.be
RI Naithani, Ajeya/IWM-1190-2023
OI Naithani, Ajeya/0000-0002-8291-4230; Jones, Timothy/0000-0002-4114-7661;
   Ainsworth, Sam/0000-0002-3726-0055
FU EPSRC [EP/P020011/1] Funding Source: UKRI
CR Ainsworth S, 2019, ACM T COMPUT SYST, V36, DOI 10.1145/3319393
   Ainsworth S, 2018, ACM SIGPLAN NOTICES, V53, P578, DOI [10.1145/3296957.3173189, 10.1145/3173162.3173189]
   [Anonymous], 2006, Tech. rep.
   Ayers G, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P513, DOI 10.1145/3373376.3378498
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   CHEN TF, 1992, SIGPLAN NOTICES, V27, P51, DOI 10.1145/143371.143486
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Naithani A, 2020, INT S HIGH PERF COMP, P397, DOI 10.1109/HPCA47549.2020.00040
   Vicarte JRS, 2021, CONF PROC INT SYMP C, P347, DOI 10.1109/ISCA52012.2021.00035
   Yu JY, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P954, DOI 10.1145/3352460.3358274
   Yu XY, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P178, DOI 10.1145/2830772.2830807
NR 12
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 116
EP 123
DI 10.1109/MM.2022.3163132
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400012
OA Green Accepted, Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Henning, JL
AF Henning, John L.
TI How Many VAXes Fit in the Palms of Your Hands?
SO IEEE MICRO
LA English
DT Article
C1 [Henning, John L.] Oracle, Nashua, NH 03062 USA.
C3 Oracle
RP Henning, JL (corresponding author), Oracle, Nashua, NH 03062 USA.
EM john.henning@oracle.com
OI Henning, John/0000-0001-5063-4915
CR [Anonymous], 1986, VAX HARDW HDB, V1, pA
   Carlton A., 1992, SPEC NEWSLETT, V4
   HART RC, 1982, COMMUNICATION
   Henning J. L, 2009, P SPEC BENCHM WORKSH
   Henning J. L., 2007, ACM SIGARCH Comput. Archit. News, V35, P65
   Intel Corporation, INT XEON GOLD 6354 P
   SPEC, 2017, WHAT ARESPECSPEED SP
   Standard Performance Evaluation Corporation, SPEC CPU 2017 DOC IN
   WEICKER RP, 1990, COMPUTER, V23, P65, DOI 10.1109/2.62094
   WEICKER RP, 1988, SIGPLAN NOTICES, V23, P49, DOI 10.1145/47907.47911
NR 10
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 140
EP 143
DI 10.1109/MM.2021.3112911
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100024
DA 2024-07-18
ER

PT J
AU Starke, WJ
   Thompto, BW
   Stuecheli, JA
   Moreira, JE
AF Starke, William J.
   Thompto, Brian W.
   Stuecheli, Jeff A.
   Moreira, Jose E.
TI IBM's POWER10 Processor
SO IEEE MICRO
LA English
DT Article
AB The IBM POWER10 processor represents the 10th generation of the POWER family of enterprise computing engines. It is built on a balance of computation and bandwidth, delivered by powerful processing cores and intrachip interconnect, respectively. Multiple system interconnect infrastructures support configurations with up to 16 processor chips and up to 1920 simultaneous threads of execution, as well as an expansive memory system with up to 2 Petabytes of addressing space. Cross-system memory sharing and coherent accelerator attach are also supported. The POWER10 processing core has been significantly enhanced over its POWER9 predecessor, including the addition of an all-new matrix math engine. Throughput gains from POWER9 to POWER10 average 30% at the core level and three-fold at the socket level. Those gains can reach ten- or twenty-fold at the socket level for matrix-intensive computations.
C1 [Starke, William J.; Thompto, Brian W.; Stuecheli, Jeff A.; Moreira, Jose E.] IBM Corp, Armonk, NY 10504 USA.
C3 International Business Machines (IBM)
RP Starke, WJ (corresponding author), IBM Corp, Armonk, NY 10504 USA.
EM wstarke@us.ibm.com; bthompto@us.ibm.com; jeffas@us.ibm.com;
   jmoreira@usibm.com
RI Moreira, Jose/KMX-4138-2024
OI Starke, William/0000-0002-5668-585X; Thompto, Brian/0000-0002-6899-545X
CR [Anonymous], 2019, INT TEST CONF P
   Hanson WA, 2020, IBM J RES DEV, V64, DOI 10.1147/JRD.2019.2960220
   IBM Corporation, 2020, POW ISA VERS 3 1
   Sadasivam SK, 2017, IEEE MICRO, V37, P40, DOI 10.1109/MM.2017.40
   Starke WJ, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2014.2376131
   Stuecheli J., 2019, P IEEE HOT CHIPS 31, P1
   Tagliavini G, 2018, DES AUT TEST EUROPE, P1051, DOI 10.23919/DATE.2018.8342167
NR 7
TC 14
Z9 15
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 7
EP 14
DI 10.1109/MM.2021.3058632
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200003
DA 2024-07-18
ER

PT J
AU Balkind, J
   Chang, TJ
   Jackson, PJ
   Tziantzioulis, G
   Li, A
   Gao, F
   Lavrov, A
   Chirkov, G
   Tu, JZ
   Shahrad, M
   Wentzlaff, D
AF Balkind, Jonathan
   Chang, Ting-Jung
   Jackson, Paul J.
   Tziantzioulis, Georgios
   Li, Ang
   Gao, Fei
   Lavrov, Alexey
   Chirkov, Grigory
   Tu, Jinzheng
   Shahrad, Mohammad
   Wentzlaff, David
TI OpenPiton at 5: A Nexus for Open and Agile Hardware Design
SO IEEE MICRO
LA English
DT Article
DE Tools; Open source software; Field programmable gate arrays; Hardware;
   IP networks; Solid modeling; Computer architecture
AB For five years, OpenPiton has provided hardware designs, build and verification scripts, and other infrastructure to enable efficient, detailed research into manycores and systems-on-chip. It enables open-source hardware development through its open design and support of a plethora of open simulators and CAD tools. OpenPiton was first designed to perform cutting-edge computer architecture research at Princeton University and opening it up to the public has led to thousands of downloads and numerous academic publications spanning many subfields within computing. In this article, we share some of the lessons learned during the development of OpenPiton, provide examples of how OpenPiton has been used to efficiently test novel research ideas, and discuss how OpenPiton has evolved due to its open development and feedback from the open-source community.
C1 [Balkind, Jonathan] Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
   [Chang, Ting-Jung; Jackson, Paul J.; Tziantzioulis, Georgios; Li, Ang; Gao, Fei; Lavrov, Alexey; Chirkov, Grigory; Tu, Jinzheng; Shahrad, Mohammad; Wentzlaff, David] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
C3 Princeton University; Princeton University
RP Balkind, J (corresponding author), Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
EM jbalkind@princeton.edu; tingjung@princeton.edu; pjj@princeton.edu;
   georgios.tziantzioulis@princeton.edu; angl@princeton.edu;
   feig@princeton.edu; alavrov@princeton.edu; gchirkov@princeton.edu;
   jinzheng@princeton.edu; mshahrad@princeton.edu; wentzlaf@princeton.edu
RI Gao, Fei/JEZ-5554-2023; Shahrad, Mohammad/J-3387-2019
OI Shahrad, Mohammad/0000-0002-8214-9583; Li, Ang/0000-0002-7458-063X;
   Chirkov, Grigory/0000-0002-9313-3085
FU National Science Foundation [CNS-1823222, CCF-1453112]; Air Force
   Research Laboratory (AFRL) [FA8650-18-2-7846, FA8650-18-2-7852,
   FA8650-18-2-7862]; Defense Advanced Research Projects Agency (DARPA)
   [FA8650-18-2-7846, FA8650-18-2-7852, FA8650-18-2-7862]
FX This work was supported in part by the National Science Foundation under
   Grant CNS-1823222 and Grant CCF-1453112; and in part by the Air Force
   Research Laboratory (AFRL) and Defense Advanced Research Projects Agency
   (DARPA) under Agreement FA8650-18-2-7846, Agreement FA8650-18-2-7852,
   and Agreement FA8650-18-2-7862. The U.S. Government is authorized to
   reproduce and distribute reprints for Governmental purposes
   notwithstanding any copyright notation thereon. The views and
   conclusions contained herein are those of the authors and should not be
   interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of Air Force Research
   Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA),
   NSF, or the U.S. Government. The authors would like to thank all
   contributors to OpenPiton for making the platform what it is today.
CR [Anonymous], P DAC
   Balasubramanian R, 2015, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2764908
   Balkind J, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P699, DOI 10.1145/3373376.3378479
   Huang BY, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3282444
   Huang TW, 2015, ICCAD-IEEE ACM INT, P895
   McKeown M, 2018, INT S HIGH PERF COMP, P762, DOI 10.1109/HPCA.2018.00070
   McKeown M, 2014, INT SYMP MICROARCH, P432, DOI 10.1109/MICRO.2014.43
   Neto W. L., 2019, 2019 ieee/acm international conference on computer-aided design (iccad), P1
   Nguyen TM, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P507, DOI 10.1109/MICRO.2018.00048
   Tan C, 2019, PR IEEE COMP DESIGN, P437, DOI 10.1109/ICCD46524.2019.00068
   Zhou YQ, 2016, CONF PROC INT SYMP C, P532, DOI 10.1109/ISCA.2016.53
NR 11
TC 8
Z9 13
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 22
EP 31
DI 10.1109/MM.2020.2997706
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800004
OA hybrid
DA 2024-07-18
ER

PT J
AU Suggs, D
   Subramony, M
   Bouvier, D
AF Suggs, David
   Subramony, Mahesh
   Bouvier, Dan
TI The AMD "Zen 2" Processor
SO IEEE MICRO
LA English
DT Article
DE Security; Microarchitecture; Bandwidth; Engines; Servers; Clocks;
   Throughput
AB The "Zen 2" processor is designed to meet the needs of diverse markets spanning server, desktop, mobile, and workstation. The core delivers significant performance and energy-efficiency improvements over "Zen" by microarchitectural changes including a new TAGE branch predictor, a double-size op cache, and a double-width floating-point unit. Building upon the core design, a modular chiplet approach provides flexibility and scalability up to 64 cores per socket with a total of 256 MB of L3 cache.
C1 [Suggs, David; Subramony, Mahesh; Bouvier, Dan] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA.
C3 Advanced Micro Devices
RP Suggs, D (corresponding author), Adv Micro Devices Inc, Sunnyvale, CA 94088 USA.
CR Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Suggs D., 2019, HOT CHIPS, V31
NR 2
TC 46
Z9 53
U1 2
U2 22
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2020
VL 40
IS 2
SI SI
BP 45
EP 51
DI 10.1109/MM.2020.2974217
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KX9IU
UT WOS:000522189700007
DA 2024-07-18
ER

PT J
AU Ahmad, M
   Dogan, H
   Joao, JA
   Khan, O
AF Ahmad, Masab
   Dogan, Halit
   Joao, Jose A.
   Khan, Omer
TI In-Hardware Moving Compute to Data Model to Accelerate Thread
   Synchronization on Large Multicores
SO IEEE MICRO
LA English
DT Article
AB In this article, the moving computation to data model (MC2D) is proposed to accelerate thread synchronization by pinning shared data to dedicated cores, and utilize in-hardware core-to-core messaging to communicate critical code execution. The MC2D model optimizes shared data locality by eliminating unnecessary data movement, and alleviates contended synchronization using nonblocking communication between threads. This article evaluates task-parallel algorithms under their synchronizationcentric classification to demonstrate that the effectiveness of the MC2D model to exploit performance correlates with the number and frequency of synchronizations. The evaluation on Tilera TILE-Gx72 multicore shows that the MC2D model delivers highest performance scaling gains for ordered and unordered algorithms that expose significant synchronizations due to task and data level dependencies. The MC2D model is also shown to deliver at par performance with the traditional atomic operations based model for highly data parallel algorithms from the unordered category.
C1 [Ahmad, Masab; Dogan, Halit] Univ Connecticut, Storrs, CT 06269 USA.
   [Joao, Jose A.] Arm Res, Architecture Grp, Austin, TX USA.
   [Khan, Omer] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT USA.
C3 University of Connecticut; University of Connecticut
RP Ahmad, M (corresponding author), Univ Connecticut, Storrs, CT 06269 USA.
EM masab.ahmad@uconn.edu; halitdoganeem@gmail.com; jjoao@ieee.org;
   khan@uconn.edu
RI dogan, halit/AAK-3828-2021
FU National Science Foundation [CNS-1718481]; Semiconductor Research
   Corporation (SRC); NXP Semiconductors
FX This work was supported in part by the National Science Foundation under
   Grant CNS-1718481. This research was also partially supported by the
   Semiconductor Research Corporation (SRC), and NXP Semiconductors. The
   authors wish to thank C. Hughes of Intel and B. Kahne of NXP for their
   continued support and feedback.
CR Ahmad M, 2015, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2015.11
   [Anonymous], 2010, P INT C ADV NEUR INF
   [Anonymous], 2012, P 2012 USENIX C ANN
   Dhulipala L, 2017, PROCEEDINGS OF THE 29TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES (SPAA'17), P293, DOI 10.1145/3087556.3087580
   Dogan H, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3300208
   Dogan H, 2018, PR IEEE COMP DESIGN, P496, DOI 10.1109/ICCD.2018.00080
   Dogan H, 2017, INT PARALL DISTRIB P, P254, DOI 10.1109/IPDPS.2017.116
   Hassaan MA, 2015, ACM SIGPLAN NOTICES, V50, P457, DOI [10.1145/2694344.2694363, 10.1145/2775054.2694363]
   Iandola F.N., 2016, PROC INT C LEARN
   Nguyen D, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P456, DOI 10.1145/2517349.2522739
   Sermanet P, 2011, 2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), P2809, DOI 10.1109/IJCNN.2011.6033589
   Yu XY, 2014, PROC VLDB ENDOW, V8, P209, DOI 10.14778/2735508.2735511
NR 12
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 83
EP 92
DI 10.1109/MM.2019.2955079
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000012
DA 2024-07-18
ER

PT J
AU Datta, S
   Dutta, S
   Grisafe, B
   Smith, J
   Srinivasa, S
   Ye, HC
AF Datta, Suman
   Dutta, Sourav
   Grisafe, Benjamin
   Smith, Jeff
   Srinivasa, Srivatsa
   Ye, Huacheng
TI Back-End-of-Line Compatible Transistors for Monolithic 3-D Integration
SO IEEE MICRO
LA English
DT Article
AB The manufacturers of high-performance logic have been ardent champions of Moore's Law, which has resulted in exponential increase in aerial transistor density to 100 million transistors per square millimeter of silicon real estate. However, it is the memory chip makers who have taken the first step toward escaping the confines of scaling within the horizontal plane and have embraced the vertical or the third dimension. The dynamic random access memory manufacturers have adopted stacked capacitors that tower above the silicon plane that hosts the access and peripheral transistors, whereas the NAND flash memory technologists can stack 128 layers of charge trap flash cells on top of each other in a monolithic fashion. To enable monolithic three-dimensional (M3D) integration of high-performance logic, one needs to solve the fundamental challenge of low temperature (<400 degrees C) in situ synthesis of high mobility n-type and p-type semiconductor thin films that can be utilized for fabrication of back-end-of-line (BEOL) compatible complementary MOS transistors under the constraint of limited thermal budget. This article discusses recent progress in the selection and optimization of semiconductor materials for BEOL compatible transistors to enable sequential M3D integration for a range of applications.
C1 [Datta, Suman; Srinivasa, Srivatsa] Univ Notre Dame, Notre Dame, IN 46556 USA.
   [Dutta, Sourav] Univ Notre Dame, Dept Elect Engn, Notre Dame, IN 46556 USA.
   [Grisafe, Benjamin; Smith, Jeff; Ye, Huacheng] Univ Notre Dame, Elect Engn, Notre Dame, IN 46556 USA.
   [Srinivasa, Srivatsa] Penn State Univ, Dept Comp Sci & Engn, State Coll, PA USA.
C3 University of Notre Dame; University of Notre Dame; University of Notre
   Dame; Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University
RP Datta, S (corresponding author), Univ Notre Dame, Notre Dame, IN 46556 USA.
EM sdatta@nd.edu; sdutta4@nd.edu; bgrisafe@nd.edu; sxr5403@cse.psu.edu;
   hye1@nd.edu
RI Ye, Huacheng/IXN-8775-2023
OI Ye, Huacheng/0000-0003-3800-1335; Datta, Suman/0000-0001-6044-5173;
   Grisafe, Benjamin/0000-0002-4271-3071
FU ASCENT; CRISP - DARPA; Semiconductor Research Corporation
FX This work was supported in part by ASCENT and in part by CRISP, two of
   six centers in the Joint University Microelectronics Program sponsored
   by DARPA and Semiconductor Research Corporation.
CR [Anonymous], 2011, P INT EL DEV M WASH
   Chau R, 2004, IEEE ELECTR DEVICE L, V25, P408, DOI 10.1109/LED.2004.828570
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Doyle BS, 2003, IEEE ELECTR DEVICE L, V24, P263, DOI 10.1109/LED.2003.810888
   Gorden M, 1965, Electronics, V38, P114, DOI [DOI 10.1109/N-SSC.2006.4785860, DOI 10.1109/JPROC.1998.658762]
   Hautier G, 2013, NAT COMMUN, V4, DOI 10.1038/ncomms3292
   Naito T, 2010, S VLSI TECH, P219, DOI 10.1109/VLSIT.2010.5556234
   Shulaker MM, 2017, NATURE, V547, P74, DOI 10.1038/nature22994
   Srinivasa S, 2018, IEEE T VLSI SYST, V26, P671, DOI 10.1109/TVLSI.2017.2787562
   Thompson SE, 2004, IEEE ELECTR DEVICE L, V25, P191, DOI 10.1109/LED.2004.825195
   Zhang ZP, 2015, P IEEE, V103, P1197, DOI 10.1109/JPROC.2015.2433954
NR 11
TC 76
Z9 86
U1 5
U2 30
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2019
VL 39
IS 6
BP 8
EP 15
DI 10.1109/MM.2019.2942978
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JO8FU
UT WOS:000497811100003
DA 2024-07-18
ER

PT J
AU Zuo, PF
   Hua, Y
   Zhao, M
   Zhou, W
   Guo, YC
AF Zuo, Pengfei
   Hua, Yu
   Zhao, Ming
   Zhou, Wen
   Guo, Yuncheng
TI Write Deduplication and Hash Mode Encryption for Secure Nonvolatile Main
   Memory
SO IEEE MICRO
LA English
DT Article
AB For nonvolatile main memory (NVMM), both security and endurance are important. However, the diffusion property of memory encryption renders existing bit-level write reduction techniques ineffective. This paper proposes DeWrite, a line-level write reduction technique to enhance the endurance and performance of secure NVMM. Moreover, DeWrite leverages a new encryption technique, i.e., hash mode encryption, and exploits opportunistic parallelism between encryption and deduplication operations to efficiently synergize deduplication and encryption for space and time savings.
C1 [Zuo, Pengfei; Hua, Yu; Zhou, Wen; Guo, Yuncheng] Huazhong Univ Sci & Technol, Wuhan, Hubei, Peoples R China.
   [Zhao, Ming] Arizona State Univ, Tempe, AZ USA.
C3 Huazhong University of Science & Technology; Arizona State University;
   Arizona State University-Tempe
RP Zuo, PF (corresponding author), Huazhong Univ Sci & Technol, Wuhan, Hubei, Peoples R China.
EM pfzuo@hust.edu.cn; csyhua@hust.edu.cn; mingzhao@asu.edu;
   zhouwen@hust.edu.cn; ycguo@hust.edu.cn
FU National Natural Science Foundation of China [61772212]
FX This work was supported by the National Natural Science Foundation of
   China under Grant 61772212.
CR [Anonymous], 2018, IBM Z SYSTEMS MICROP
   Awad A, 2016, ACM SIGPLAN NOTICES, V51, P263, DOI 10.1145/2954679.2872377
   Chhabra S, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P177, DOI 10.1145/2024723.2000086
   Douceur JR, 2002, INT CON DISTR COMP S, P617, DOI 10.1109/ICDCS.2002.1022312
   Hu X, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P494, DOI 10.1109/MICRO.2018.00047
   Qureshi M. K., 2009, P ANN INT S COMP ARC, P494
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Swami S., 2016, P 53 ACM EDAC IEEE D, P1
   Young V, 2015, ACM SIGPLAN NOTICES, V50, P33, DOI [10.1145/2775054.2694387, 10.1145/2694344.2694387]
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
   Zuo P., 2018, 2018 IEEE 29 ANN, p1?7
   Zuo PF, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P442, DOI 10.1109/MICRO.2018.00043
NR 12
TC 2
Z9 2
U1 3
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2019
VL 39
IS 1
SI SI
BP 44
EP 51
DI 10.1109/MM.2018.2886176
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN6UC
UT WOS:000460320500007
DA 2024-07-18
ER

PT J
AU Chung, E
   Fowers, J
   Ovtcharov, K
   Papamichael, M
   Caulfield, A
   Massengill, T
   Liu, M
   Lo, D
   Alkalay, S
   Haselman, M
   Abeydeera, M
   Adams, L
   Angepat, H
   Boehn, C
   Chiou, D
   Firestein, O
   Forin, A
   Gatlin, KS
   Ghandi, M
   Heil, S
   Holohan, K
   El Husseini, A
   Juhasz, T
   Kagi, K
   Kovvuri, RK
   Lanka, S
   van Megen, F
   Mukhortov, D
   Patel, P
   Perez, B
   Rapsang, AG
   Reinhardt, SK
   Rouhani, BD
   Sapek, A
   Seera, R
   Shekar, S
   Sridharan, B
   Weisz, G
   Woods, L
   Xiao, PY
   Zhang, D
   Zhao, R
   Burger, D
AF Chung, Eric
   Fowers, Jeremy
   Ovtcharov, Kalin
   Papamichael, Michael
   Caulfield, Adrian
   Massengill, Todd
   Liu, Ming
   Lo, Daniel
   Alkalay, Shlomi
   Haselman, Michael
   Abeydeera, Maleen
   Adams, Logan
   Angepat, Hari
   Boehn, Christian
   Chiou, Derek
   Firestein, Oren
   Forin, Alessandro
   Gatlin, Kang Su
   Ghandi, Mahdi
   Heil, Stephen
   Holohan, Kyle
   El Husseini, Ahmad
   Juhasz, Tamas
   Kagi, Kara
   Kovvuri, Ratna K.
   Lanka, Sitaram
   van Megen, Friedel
   Mukhortov, Dima
   Patel, Prerak
   Perez, Brandon
   Rapsang, Amanda Grace
   Reinhardt, Steven K.
   Rouhani, Bita Darvish
   Sapek, Adam
   Seera, Raja
   Shekar, Sangeetha
   Sridharan, Balaji
   Weisz, Gabriel
   Woods, Lisa
   Xiao, Phillip Yi
   Zhang, Dan
   Zhao, Ritchie
   Burger, Doug
TI Serving DNNs in Real Time at Datacenter Scale with Project Brainwave
SO IEEE MICRO
LA English
DT Article
AB To meet the computational demands required of deep learning, cloud operators are turning toward specialized hardware for improved efficiency and performance. Project Brainwave, Microsoft's principal infrastructure for AI serving in real time, accelerates deep neural network (DNN) inferencing in major services such as Bing's intelligent search features and Azure. Exploiting distributed model parallelism and pinning over low-latency hardware microservices, Project Brainwave serves state-of-the-art, pre-trained DNN models with high efficiencies at low batch sizes. A high-performance, precision-adaptable FPGA soft processor is at the heart of the system, achieving up to 39.5 teraflops (Tflops) of effective performance at Batch 1 on a state-of-the-art Intel Stratix 10 FPGA.
C1 [Chung, Eric; Fowers, Jeremy; Ovtcharov, Kalin; Papamichael, Michael; Caulfield, Adrian; Massengill, Todd; Liu, Ming; Lo, Daniel; Alkalay, Shlomi; Haselman, Michael; Abeydeera, Maleen; Adams, Logan; Angepat, Hari; Boehn, Christian; Chiou, Derek; Firestein, Oren; Forin, Alessandro; Gatlin, Kang Su; Ghandi, Mahdi; Heil, Stephen; Holohan, Kyle; El Husseini, Ahmad; Juhasz, Tamas; Kagi, Kara; Kovvuri, Ratna K.; Lanka, Sitaram; van Megen, Friedel; Mukhortov, Dima; Patel, Prerak; Perez, Brandon; Rapsang, Amanda Grace; Reinhardt, Steven K.; Rouhani, Bita Darvish; Sapek, Adam; Seera, Raja; Shekar, Sangeetha; Sridharan, Balaji; Weisz, Gabriel; Woods, Lisa; Xiao, Phillip Yi; Zhang, Dan; Zhao, Ritchie; Burger, Doug] Microsoft Corp, Redmond, WA 98052 USA.
C3 Microsoft
RP Chung, E (corresponding author), Microsoft Corp, Redmond, WA 98052 USA.
EM erchung@mi-crosoft.com; jfowers@mi-crosoft.com; kaovt@microsoft.com;
   papamix@mi-crosoft.com; acaulfie@microsoft.com; toddma@microsoft.com;
   mliu@microsoft.com; dlo@microsoft.com; salkalay@mi-crosoft.com;
   mikehase@microsoft.com; maleen@csail.mit.edu;
   logan.adams@mi-crosoft.com; haangepa@mi-crosoft.com;
   cboehn@mi-crosoft.com; dechiou@microsoft.com; orenf@mi-crosoft.com;
   san-drof@microsoft.com; kagat-lin@microsoft.com;
   mahdi.ghandi@microsoft.com; ste-phen.heil@microsoft.com;
   kyle.holohan@mi-crosoft.com; ah-madhu@exchange.microsoft.com;
   tajuhasz@mi-crosoft.com; v-kakagi@mi-crosoft.com;
   ratnakv@mi-crosoft.com; slanka@microsoft.com;
   frie-drich.van.megen@microsoft.com; dmit-rymu@microsoft.com;
   prepatel@microsoft.com; brandon.perez@mi-crosoft.com;
   agrace@microsoft.com; ste-ver@microsoft.com; bita@ucsd.edu;
   adamsap@mi-crosoft.com; ra-jas@microsoft.com; sshekar@microsoft.com;
   balba@mi-crosoft.com; ga-briel.weisz@microsoft.com;
   lisa.woods@mi-crosoft.com; phxiao@mi-crosoft.com;
   zhang.dan@microsoft.com; rz252@cornell.edu; dburger@mi-crosoft.com
RI Zhao, Ritchie/AEA-0740-2022; Abeydeera, Maleen/AAA-3278-2019
FU Intel
FX Many collaborators and partners contributed to the research, support,
   deployment, and uses of Project Brainwave. We thank Mike Andrewartha,
   Anthony Aue, Gregg Baeckler, Jing Bai, Jeff Baxter, Sebastian Blohm, Ted
   Briggs, Luis Castillo, Qingzheng Chen, Steve Clayton, Jacob Devlin,
   Yuanyuan Ding, Pavel Dournov, Mario Drumond, Alexander Gaunt, Atul
   Gupta, Daniel Hartl, Matt Humphrey, Alok Jain, Matthew Johnson, Max
   Kalinin, Qifa Ke, Caleb Kierum, Aaron Landy, Martin Langhammer, Jack
   Lavier, Zhuowei Li, David Liu, Robert Kirchgessner, Michael Lazos,
   Jingwen Lu, Rangan Majumder, Arul Menezes, Oana Nicolov, James Olson,
   Kaan Ozel, Jongse Park, Maharshi Patel, Anjana Parthasarathy, Alex
   Prodan, Andrew Putnam, Saravanakumar Rajmohan, Ransom Richardson,
   Srikanth Shoroff, Ashvin Supekar, Mir Rosenberg, Victor Ruhle, Guenther
   Schmuelling, David Shih, Jamie Shotton, Xia Song, Shawn Swilley, Daniel
   Tarlow, Blaise Tine, Saurabh Tiwary, Ryota Tomioka, Raja Venugopal,
   Colin Versteeg, Anya Vinogradsky, Dimitrios Vytiniotis, Tong Wang,
   Yestin Wang, Weihu Wang, Ted Way, Sam Webster, Alex Wetmore, Yiping
   Zhou, and many others. We are especially grateful for the strong
   executive support from David Ku, Peter Lee, Richard Qian, Jordi Ribas,
   Harry Shum, and Joseph Sirosh. We thank Intel for its excellent
   partnership and support for Project Brainwave.
CR [Anonymous], 2014, P 41 ANN INT S COMP
   [Anonymous], 2016, TENSORFLOW SYSTEM LA
   Caulfield A., 2016, 49 ANN IEEE ACM INT
   Chen Y., 2014, 47 ANN IEEE ACM INT
   Guo KY, 2016, IEEE HOT CHIP SYMP
   Jouppi N.P., 2017, 44 ANN INT S COMPUTE
   Ouyang J, 2014, IEEE HOT CHIP SYMP
   Seide F., 2016, P 22 ACM SIGKDD INT
NR 8
TC 184
Z9 240
U1 0
U2 18
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2018
VL 38
IS 2
BP 8
EP 20
DI 10.1109/MM.2018.022071131
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD8BG
UT WOS:000430736600001
DA 2024-07-18
ER

PT J
AU Watson, RNM
   Norton, RM
   Woodruff, J
   Moore, SW
   Neumann, PG
   Anderson, J
   Chisnall, D
   Davis, B
   Laurie, B
   Roe, M
   Dave, NH
   Gudka, K
   Joannou, A
   Markettos, AT
   Maste, E
   Murdoch, SJ
   Rothwell, C
   Son, SD
   Vadera, M
AF Watson, Robert N. M.
   Norton, Robert M.
   Woodruff, Jonathan
   Moore, Simon W.
   Neumann, Peter G.
   Anderson, Jonathan
   Chisnall, David
   Davis, Brooks
   Laurie, Ben
   Roe, Michael
   Dave, Nirav H.
   Gudka, Khilan
   Joannou, Alexandre
   Markettos, A. Theodore
   Maste, Ed
   Murdoch, Steven J.
   Rothwell, Colin
   Son, Stacey D.
   Vadera, Munraj
TI FAST PROTECTION-DOMAIN CROSSING IN THE CHERI CAPABILITY-SYSTEM
   ARCHITECTURE
SO IEEE MICRO
LA English
DT Article
AB Capability hardware enhanced risc instructions (cheri) supplement the memory management unit (mmu) with instruction-set architecture (isa) extensions that implement a capability-system model in each address space. The authors propose isa support for sealed capabilities, hardware-assisted checking during protection-domain switching, a lightweight capability flowcontrol model, and fast register clearing, while retaining the flexibility of a software-defined protection-domain transition model.
C1 [Watson, Robert N. M.; Norton, Robert M.; Woodruff, Jonathan; Chisnall, David; Joannou, Alexandre; Markettos, A. Theodore; Vadera, Munraj] Univ Cambridge, Comp Lab, Cambridge CB2 1TN, England.
   [Moore, Simon W.] Univ Cambridge, Comp Lab, Comp Engn, Cambridge CB2 1TN, England.
   [Neumann, Peter G.] SRI Int, Comp Sci Lab, Menlo Pk, CA USA.
   [Anderson, Jonathan] Mem Univ, Dept Elect & Comp Engn, St John, NF, Canada.
   [Chisnall, David; Roe, Michael; Maste, Ed; Rothwell, Colin; Son, Stacey D.] Univ Cambridge, Cambridge CB2 1TN, England.
   [Davis, Brooks; Son, Stacey D.] SRI Int, Menlo Pk, CA USA.
   [Laurie, Ben; Dave, Nirav H.] Google, London, England.
   [Gudka, Khilan] Univ Cambridge, Secur Grp, Comp Lab, Cambridge CB2 1TN, England.
   [Murdoch, Steven J.] UCL, Informat Secur Res Grp, London WC1E 6BT, England.
C3 University of Cambridge; University of Cambridge; SRI International;
   Memorial University Newfoundland; University of Cambridge; SRI
   International; Google Incorporated; University of Cambridge; University
   of London; University College London
RP Watson, RNM (corresponding author), Univ Cambridge, Comp Lab, Cambridge CB2 1TN, England.
EM robert.watson@cl.cam.ac.uk; robert.norton@cl.cam.ac.uk;
   jonathan.woodruff@cl.cam.ac.uk; simon.moore@cl.cam.ac.uk;
   neumann@csl.sri.com; jonathan.anderson@mun.ca;
   david.chisnall@cl.cam.ac.uk; brooks@csl.sri.com; benl@google.com;
   roe@cl.cam.ac.uk; niravhdave@gmail.com; khilan.gudka@cl.cam.ac.uk;
   alexandre.joannou@cl.cam.ac.uk; theo.markettos@cl.cam.ac.uk;
   emaste@FreeBSD.org; s.murdoch@ucl.ac.uk; colin.rothwell@cl.cam.ac.uk;
   sson@me.com; munraj.vadera@gmail.com
RI Davis, Brooks/HZL-3687-2023; Anderson, Jonathan/AAE-2506-2019
OI Anderson, Jonathan/0000-0002-7352-6463; Woodruff,
   Jonathan/0000-0003-3971-2681; Murdoch, Steven/0000-0002-8744-1575;
   Norton, Robert/0000-0002-6095-6405; Chisnall, David/0000-0001-6060-0153
FU DARPA; US Air Force Research Laboratory [FA8750-10-C-0237,
   FA8750-11-C0249]; EPSRC [EP/K008528/1, EP/K503757/1]; EPSRC/ARM
   [13220009, MRS2011-031]; Isaac Newton Trust; UK Higher Education
   Innovation Fund; Thales E-Security; Google; EPSRC [EP/K008528/1] Funding
   Source: UKRI
FX We thank Ross Anderson, Ruslan Bukin, Gregory Chadwick, Steve Hand,
   Wojciech Koszek, Bob Laddaga, Patrick Lincoln, Ilias Marinos, Andrew W.
   Moore, Alan Mujumdar, Prashanth Mundkur, Philip Paeps, Howie Shrobe, Stu
   Wagner, and Bjoern Zeeb, as well as our anonymous reviewers, for their
   feedback and assistance. This work is part of the CTSRD and MRC2
   projects sponsored by DARPA and the US Air Force Research Laboratory,
   under contracts FA8750-10-C-0237 and FA8750-11-C0249. The views,
   opinions, and findings in this article are those of the authors and
   should not be interpreted as representing the official views or
   policies, either expressed or implied, of the Department of Defense or
   the US Government. We also acknowledge the EPSRC REMS Programme Grant
   (EP/K008528/1), the EPSRC Impact Acceleration Account (EP/K503757/1),
   the EPSRC/ARM iCASE studentship (13220009), a Microsoft studentship
   (MRS2011-031), the Isaac Newton Trust, the UK Higher Education
   Innovation Fund, Thales E-Security, and Google.
CR [Anonymous], 1979, The Cambridge CAP computer and its operating system
   [Anonymous], 1984, Capability-Based Computer Systems
   [Anonymous], 1980, SRI INT
   CARTER NP, 1994, SIGPLAN NOTICES, V29, P319, DOI 10.1145/195470.195579
   Chisnall D, 2015, ACM SIGPLAN NOTICES, V50, P117, DOI [10.1145/2694344.2694367, 10.1145/2775054.2694367]
   DENNIS JB, 1966, COMMUN ACM, V9, P143, DOI 10.1145/365230.365252
   Dhawan U, 2015, ACM SIGPLAN NOTICES, V50, P487, DOI [10.1145/694344.2694383, 10.1145/2775054.2694383]
   Karger P. A., 1987, P IEEE S SEC PRIV, DOI [10.1109/SP.1987.10011, DOI 10.1109/SP.1987.10011]
   Klein G., 2009, COMMUN ACM, V53, P107
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   McKusick M.K., 2014, DESIGN IMPLEMENTATIO
   Provos N., 2003, P 12 C USENIX SEC S, V12, P16
   Reis C, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P219
   SALTZER JH, 1974, COMMUN ACM, V17, P388, DOI 10.1145/361011.361067
   Vilanova L, 2014, CONF PROC INT SYMP C, P469, DOI 10.1109/ISCA.2014.6853202
   Watson R. N., 2010, USENIX SEC S, V46, P2
   Watson RNM, 2015, P IEEE S SECUR PRIV, P20, DOI 10.1109/SP.2015.9
   Witchel E, 2002, ACM SIGPLAN NOTICES, V37, P304, DOI 10.1145/605432.605429
   Woodruff J, 2014, CONF PROC INT SYMP C, P457, DOI 10.1109/ISCA.2014.6853201
   WULF W, 1974, COMMUN ACM, V17, P337, DOI 10.1145/355616.364017
NR 20
TC 27
Z9 29
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2016
VL 36
IS 5
BP 38
EP 49
DI 10.1109/MM.2016.84
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6DW
UT WOS:000390422200006
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Lee, Y
   Waterman, A
   Cook, H
   Zimmer, B
   Keller, B
   Puggelli, A
   Kwak, J
   Jevtic, R
   Bailey, S
   Blagojevic, M
   Chiu, PF
   Avizienis, R
   Richards, B
   Bachrach, J
   Patterson, D
   Alon, E
   Nikolic, B
   Asanovic, K
AF Lee, Yunsup
   Waterman, Andrew
   Cook, Henry
   Zimmer, Brian
   Keller, Ben
   Puggelli, Alberto
   Kwak, Jaehwa
   Jevtic, Ruzica
   Bailey, Stevo
   Blagojevic, Milovan
   Chiu, Pi-Feng
   Avizienis, Rimas
   Richards, Brian
   Bachrach, Jonathan
   Patterson, David
   Alon, Elad
   Nikolic, Borivoje
   Asanovic, Krste
TI AN AGILE APPROACH TO BUILDING RISC-V MICROPROCESSORS
SO IEEE MICRO
LA English
DT Article
ID DESIGN
AB THE AUTHORS ADOPTED AN AGILE HARDWARE DEVELOPMENT METHODOLOGY FOR 11 RISC-V MICROPROCESSOR TAPE-OUTS ON 28-NM AND 45-NM CMOS PROCESSES. THIS ENABLED SMALL TEAMS TO QUICKLY BUILD ENERGY-EFFICIENT, COST-EFFECTIVE, AND COMPETITIVE HIGH-PERFORMANCE MICROPROCESSORS. THE AUTHORS PRESENT A CASE STUDY OF ONE PROTOTYPE FEATURING A RISC-V VECTOR MICROPROCESSOR INTEGRATED WITH SWITCHED-CAPACITOR DC-DC CONVERTERS AND AN ADAPTIVE CLOCK GENERATOR IN A 28-NM, FULLY DEPLETED SILICON-ON-INSULATOR PROCESS.
C1 [Lee, Yunsup; Waterman, Andrew; Cook, Henry; Keller, Ben; Kwak, Jaehwa; Bailey, Stevo; Chiu, Pi-Feng; Avizienis, Rimas; Bachrach, Jonathan; Alon, Elad; Asanovic, Krste] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Zimmer, Brian] Circuits Res Grp Nvidia, Santa Clara, CA USA.
   [Puggelli, Alberto] Lion Semicond, San Francisco, CA USA.
   [Jevtic, Ruzica] Univ Antonio Nebrija, Madrid, Spain.
   [Blagojevic, Milovan] STMicroelectronics, CIFRE Program, Berkeley Wireless Res Ctr, San Francisco, CA USA.
   [Blagojevic, Milovan] Inst Super Elect Paris, Paris, France.
   [Richards, Brian] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Patterson, David] Univ Calif Berkeley, Comp Sci, Berkeley, CA 94720 USA.
   [Nikolic, Borivoje] Univ Calif Berkeley, Engn, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley;
   Universidad Antonio de Nebrija; STMicroelectronics; University of
   California System; University of California Berkeley; University of
   California System; University of California Berkeley; University of
   California System; University of California Berkeley
RP Lee, Y; Waterman, A; Cook, H; Keller, B; Kwak, J; Bailey, S; Chiu, PF; Avizienis, R; Bachrach, J; Alon, E; Asanovic, K (corresponding author), Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.; Zimmer, B (corresponding author), Circuits Res Grp Nvidia, Santa Clara, CA USA.; Puggelli, A (corresponding author), Lion Semicond, San Francisco, CA USA.; Jevtic, R (corresponding author), Univ Antonio Nebrija, Madrid, Spain.; Blagojevic, M (corresponding author), STMicroelectronics, CIFRE Program, Berkeley Wireless Res Ctr, San Francisco, CA USA.; Blagojevic, M (corresponding author), Inst Super Elect Paris, Paris, France.; Richards, B (corresponding author), Univ Calif Berkeley, Berkeley, CA 94720 USA.; Patterson, D (corresponding author), Univ Calif Berkeley, Comp Sci, Berkeley, CA 94720 USA.; Nikolic, B (corresponding author), Univ Calif Berkeley, Engn, Berkeley, CA 94720 USA.
EM yunsup@eecs.berkeley.edu; waterman@eecs.berkeley.edu;
   hcook@eecs.berkeley.edu; brianzimmer@gmail.com;
   bkeller@eecs.berkeley.edu; alberto.puggelli@gmail.com;
   jhkwak@eecs.berkeley.edu; rjevtic21@gmail.com;
   stevo.bailey@eecs.berkeley.edu; milovan.blagojevic@st.com;
   pfchiu@eecs.berkeley.edu; rimas@eecs.berkeley.edu;
   richards@eecs.berkeley.edu; jrb@pobox.com; pattrsn@eecs.berkeley.edu;
   elad@eecs.berkeley.edu; bora@eecs.berkeley.edu; krste@berkeley.edu
RI Nikolic, Borivoje/C-3701-2009; Keller, Ben/IYJ-9712-2023
OI Nikolic, Borivoje/0000-0003-2324-1715; Jevtic,
   Ruzica/0000-0002-5261-5491
FU BWRC; ASPIRE; DARPA PERFECT Award [HR0011-12-2-0016]; STARnet C-FAR;
   Intel ARO; AMD; SRC/TxACE; Marie Curie FP7; NSF GRFP; Nvidia graduate
   fellowship
FX We thank Tom Burd, James Dunn, Olivier Thomas, and Andrei Vladimirescu
   for their contributions and STMicroelectronics for the fabrication
   donation. This work was funded in part by BWRC, ASPIRE, DARPA PERFECT
   Award number HR0011-12-2-0016, STARnet C-FAR, Intel ARO, AMD, SRC/TxACE,
   Marie Curie FP7, NSF GRFP, and an Nvidia graduate fellowship.
CR Asanovic K., 2014, MICROPROCESSOR REPOR
   Bachrach J, 2012, DES AUT CON, P1212
   Beck K., 2001, Agile manifesto
   Le HP, 2011, IEEE J SOLID-ST CIRC, V46, P2120, DOI 10.1109/JSSC.2011.2159054
   Kwak J., 2015, PROC IEEE ASIAN SOLI, DOI [10.1109/ASSCC.2015.7387471, DOI 10.1109/ASSCC.2015.7387471]
   Lee Y, 2014, PROC EUR SOLID-STATE, P199, DOI 10.1109/ESSCIRC.2014.6942056
   Merritt R., 2015, EE Times
   Patil V., 2015, P 19 INT S VLSI DES, DOI [10.1109/ISVDAT.2015.7208116, DOI 10.1109/ISVDAT.2015.7208116]
   Shacham O, 2010, IEEE MICRO, V30, P9, DOI 10.1109/MM.2010.81
   Sun C, 2015, NATURE, V528, P534, DOI 10.1038/nature16454
   Waterman A., 2014, Tech. Rep. UCB/EECS-2014-54, V1
   Zimmer B, 2015, SYMP VLSI CIRCUITS, DOI 10.1109/VLSIC.2015.7231305
NR 12
TC 64
Z9 75
U1 1
U2 54
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2016
VL 36
IS 2
BP 8
EP 20
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK7PJ
UT WOS:000375117900003
DA 2024-07-18
ER

PT J
AU Sourdis, I
   Khan, DA
   Malek, A
   Tzilis, S
   Smaragdos, G
   Strydis, C
AF Sourdis, Ioannis
   Khan, Danish Anis
   Malek, Alirad
   Tzilis, Stavros
   Smaragdos, Georgios
   Strydis, Christos
TI RESILIENT CHIP MULTIPROCESSORS WITH MIXED-GRAINED RECONFIGURABILITY
SO IEEE MICRO
LA English
DT Article
AB THE AUTHORS' CHIP MULTIPROCESSOR (CMP) DESIGN MIXES COARSE- AND FINE-GRAINED RECONFIGURABILITY TO INCREASE CORE AVAILABILITY OF SAFETY-CRITICAL EMBEDDED SYSTEMS IN THE PRESENCE OF HARD ERRORS. THE AUTHORS IDENTIFIED WHICH GRANULARITY MIXES MAXIMIZE FAULT TOLERANCE AND MINIMIZE PERFORMANCE AND ENERGY OVERHEADS. THEIR APPROACH CAN TOLERATE 3 TIMES MORE HARD ERRORS THAN CORE REDUNDANCY AND 1.5 TIMES MORE THAN A COARSE-GRAINED SOLUTION.
C1 [Sourdis, Ioannis; Malek, Alirad; Tzilis, Stavros] Chalmers, Dept Comp Sci & Engn, Gothenburg, Sweden.
   [Khan, Danish Anis] Chalmers, Gothenburg, Sweden.
   [Smaragdos, Georgios; Strydis, Christos] Erasmus MC, Neurosci Dept, Utrecht, Netherlands.
C3 Chalmers University of Technology; Chalmers University of Technology;
   Erasmus University Rotterdam; Erasmus MC
RP Sourdis, I; Malek, A; Tzilis, S (corresponding author), Chalmers, Dept Comp Sci & Engn, Gothenburg, Sweden.; Khan, DA (corresponding author), Chalmers, Gothenburg, Sweden.; Smaragdos, G; Strydis, C (corresponding author), Erasmus MC, Neurosci Dept, Utrecht, Netherlands.
EM sourdis@chalmers.se; danishak@gmail.com; aliradm@chalmers.se;
   tzilis@chalmers.se; g.smaragdos@erasmusmc.nl; c.strydis@erasmusmc.nl
RI Strydis, Christos/AAM-1472-2021
OI Smaragdos, Georgios/0000-0001-7969-9827; Strydis,
   Christos/0000-0002-0935-9322
FU European Commission Seventh Framework Programme under the DeSyRe
   [287611]; EMC2 Projects [621429]
FX This work has been supported by the European Commission Seventh
   Framework Programme under the DeSyRe (grant agreement 287611) and the
   EMC2 Projects (grant agreement 621429). We thank Sally McKee for her
   help and valuable comments.
CR Aggarwal N, 2007, CONF PROC INT SYMP C, P470, DOI 10.1145/1273440.1250720
   Bernick D, 2005, I C DEPEND SYS NETWO, P12, DOI 10.1109/DSN.2005.70
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   DeHon A, 2005, IEEE DES TEST COMPUT, V22, P306, DOI 10.1109/MDT.2005.94
   Fair ML, 2004, IBM J RES DEV, V48, P519, DOI 10.1147/rd.483.0519
   Gupta S, 2011, IEEE T COMPUT, V60, P5, DOI 10.1109/TC.2010.205
   Huang W.-J., 2001, 9 ANN IEEE S FIELD P, P137
   LaFrieda C, 2007, I C DEPEND SYS NETWO, P317, DOI 10.1109/DSN.2007.100
   Malek A., 2014, P IEEE INT S DEF FAU, P141
   Malek A., 2016, ACM T EMBED IN PRESS
   Palframan DJ, 2013, IEEE MICRO, V33, P26, DOI 10.1109/MM.2013.72
   Pellegrini A, 2012, CONF PROC INT SYMP C, P344, DOI 10.1109/ISCA.2012.6237030
   Romanescu BF, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P43, DOI 10.1145/1454115.1454124
   Shamshiri S, 2011, IEEE T COMPUT, V60, P1246, DOI 10.1109/TC.2011.32
   SHYAM S, 2006, P 12 INT C ARCH SUPP, P73
   Tzilis S., 2014, P IEEE INT S DEF FAU, P216
   Vasilikos V, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435240
   Wagner I, 2006, DES AUT CON, P344, DOI 10.1109/DAC.2006.229283
NR 18
TC 7
Z9 8
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2016
VL 36
IS 1
BP 35
EP 45
DI 10.1109/MM.2015.7
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DG8US
UT WOS:000372359700012
DA 2024-07-18
ER

PT J
AU Passas, G
   Katevenis, M
   Pnevmatikatos, D
AF Passas, Giorgos
   Katevenis, Manolis
   Pnevmatikatos, Dionisios
TI THE COMBINED INPUT-OUTPUT QUEUED CROSSBAR ARCHITECTURE FOR HIGH-RADIX
   ON-CHIP SWITCHES
SO IEEE MICRO
LA English
DT Article
AB High-radix, single-chip routers have emerged as efficient building blocks for interconnection networks. a novel vlsi microarchitecture includes deep crossbar pipelining to cope with wire delay, a cross-scheduler architecture to reduce wiring complexity, and catalytic custom gate placement within standard electronic design automation flows. the authors use this architecture to promote combined i/o queuing (cioq) for high-radix on-chip switches, compare cioq with swizzle switch prototypes, and demonstrate high-radix crossbars' potential for system-on-chip interconnects.
C1 [Passas, Giorgos; Katevenis, Manolis; Pnevmatikatos, Dionisios] Fdn Res & Technol, Athens, Greece.
RP Passas, G (corresponding author), Fdn Res & Technol, Athens, Greece.
EM gpassas81@gmail.com; kateveni@ics.forth.gr; pnevmati@ics.forth.gr
OI Pnevmatikatos, Dionisios/0000-0003-3533-2761
CR Abel F, 2003, IEEE MICRO, V23, P10, DOI 10.1109/MM.2003.1179894
   Abeyratne N, 2013, INT S HIGH PERF COMP, P496
   Duato J, 2005, INT S HIGH PERF COMP, P108, DOI 10.1109/HPCA.2005.1
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Jerger NE, 2008, CONF PROC INT SYMP C, P229, DOI 10.1109/ISCA.2008.12
   Kim J, 2005, CONF PROC INT SYMP C, P420, DOI 10.1109/ISCA.2005.35
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   McKeown N, 1997, IEEE MICRO, V17, P26, DOI 10.1109/40.566194
   Minkenberg C, 2003, ACM SIGCOMM COMP COM, V33, P119, DOI 10.1145/774763.774782
   Passas G, 2012, IEEE T COMPUT AID D, V31, P573, DOI 10.1109/TCAD.2011.2176730
   Satpathy S., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P478, DOI 10.1109/ISSCC.2012.6177098
   Scott S, 2006, CONF PROC INT SYMP C, P16, DOI 10.1145/1150019.1136488
   Sewell K, 2012, IEEE J EM SEL TOP C, V2, P278, DOI 10.1109/JETCAS.2012.2193936
   Stoica I, 1998, INT WORKSH QUAL SERV, P218, DOI 10.1109/IWQOS.1998.675242
   Tabatabaee V, 2009, IEEE ACM T NETWORK, V17, P294, DOI 10.1109/TNET.2008.925091
NR 15
TC 6
Z9 6
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2015
VL 35
IS 6
BP 38
EP 47
DI 10.1109/MM.2014.56
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA3SW
UT WOS:000367720200005
DA 2024-07-18
ER

PT J
AU Schares, L
   Lee, BG
   Checconi, F
   Budd, R
   Rylyakov, A
   Dupuis, N
   Petrini, F
   Schow, CL
   Fuentes, P
   Mattes, O
   Minkenberg, C
AF Schares, Laurent
   Lee, Benjamin G.
   Checconi, Fabio
   Budd, Russell
   Rylyakov, Alexander
   Dupuis, Nicolas
   Petrini, Fabrizio
   Schow, Clint L.
   Fuentes, Pablo
   Mattes, Oliver
   Minkenberg, Cyriel
TI A THROUGHPUT-OPTIMIZED OPTICAL NETWORK FOR DATA-INTENSIVE COMPUTING
SO IEEE MICRO
LA English
DT Article
AB A NEW CIRCUIT-SWITCHED NETWORK ARCHITECTURE WITH OPTICAL-SWITCH AND BURST-MODE TRANSCEIVER TECHNOLOGY IS PROPOSED TO SUPPORT DEMANDING GRAPH ALGORITHMS IN A DISTRIBUTED-MEMORY SYSTEM. NETWORK SIMULATIONS PREDICT THAT THE SYSTEM COULD ACHIEVE GRAPH PERFORMANCE ON PAR WITH TODAY'S LEADING SUPERCOMPUTERS, AND ITS LIMITED POWER CONSUMPTION WOULD RESULT IN SEVERAL ORDERS OF MAGNITUDE OF EFFICIENCY IMPROVEMENTS THAT COULD ALLOW THE SYSTEM TO FIT WITHIN A FEW RACKS.
C1 [Schares, Laurent; Lee, Benjamin G.; Checconi, Fabio; Budd, Russell; Rylyakov, Alexander; Dupuis, Nicolas; Petrini, Fabrizio; Schow, Clint L.] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   [Fuentes, Pablo; Mattes, Oliver; Minkenberg, Cyriel] IBM Res Zurich, Zurich, Switzerland.
C3 International Business Machines (IBM); International Business Machines
   (IBM)
RP Schares, L (corresponding author), IBM TJ Watson Res Ctr, Route 134, Yorktown Hts, NY 10598 USA.
EM schares@us.ibm.com
RI Fuentes, Pablo/AAA-1883-2019
OI Fuentes, Pablo/0000-0001-6424-2533
FU DARPA/ARL [W911NF-11-2-0059]
FX We thank Jagdeep Shah and Nicole DiLello for many useful discussions and
   valuable guidance. This work was supported by DARPA/ARL under contract
   W911NF-11-2-0059. The views, opinions, and/or findings contained in this
   article are those of the authors and should not be interpreted as
   representing the official views or policies, either expressed or
   implied, of DARPA or the Department of Defense. Approved for public
   release, distribution unlimited.
CR Arimilli Baba, 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P75, DOI 10.1109/HOTI.2010.16
   Barker KevinJ., 2005, P ACMIEEE SUPERCOMPU, P16
   Batten C, 2009, IEEE MICRO, V29, P8, DOI 10.1109/MM.2009.60
   Beausoleil RG, 2013, IEEE J SEL TOP QUANT, V19, DOI 10.1109/JSTQE.2012.2236080
   Checconi Fabio, 2014, 2014 IEEE International Parallel & Distributed Processing Symposium (IPDPS), P425, DOI 10.1109/IPDPS.2014.52
   Chen D, 2012, IEEE MICRO, V32, P32, DOI 10.1109/MM.2011.96
   Chen L, 2013, IEEE COMMUN MAG, V51, P53, DOI 10.1109/MCOM.2013.6588650
   Cheng Q., 2014, P OPT FIB COMM C
   Kim J, 2008, CONF PROC INT SYMP C, P77, DOI 10.1109/ISCA.2008.19
   Koch B. R., 2013, OPT FIB COMM C
   Krishnamoorthy AV, 2009, P IEEE, V97, P1337, DOI 10.1109/JPROC.2009.2020712
   Lee BG, 2014, J LIGHTWAVE TECHNOL, V32, DOI 10.1109/JLT.2013.2280400
   Leighton F.T., 1992, Introduction to Parallel Algorithms and Architecture: Arrays, Trees, Hypercubes
   Qiu XZ, 2014, J LIGHTWAVE TECHNOL, V32, P644, DOI 10.1109/JLT.2013.2285594
   Stabile R, 2012, OPT LETT, V37, P4666, DOI 10.1364/OL.37.004666
NR 15
TC 58
Z9 59
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2014
VL 34
IS 5
BP 52
EP 63
DI 10.1109/MM.2014.77
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR8AL
UT WOS:000343797900007
DA 2024-07-18
ER

PT J
AU Tredennick, N
   Shimamoto, B
AF Tredennick, Nick
   Shimamoto, Brion
TI PROSPECTS FOR RECONFIGURABLE SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB IN 2003, THE AUTHORS PREDICTED THAT RECONFIGURABLE SYSTEMS WOULD EMERGE WITHIN 10 YEARS. THEY EXPECTED THE ARRIVAL OF A "HOLY GRAIL" MEMORY COMPONENT AND CHIP AND WAFER STACKING. THESE ADVANCES DID NOT OCCUR. RECONFIGURABLE SYSTEMS SHOULD APPEAR IN MARKETS WHERE EQUIPMENT HAS ACCESS TO CONTINUOUS POWER, BUT FINANCIAL INCENTIVES AND THE LACK OF A VERSATILE MEMORY COMPONENT INHIBIT THEIR EMERGENCE IN MOBILE SYSTEMS.
C1 [Tredennick, Nick] Univ Texas Austin, Austin, TX 78712 USA.
   [Shimamoto, Brion] Univ Calif Los Angeles, Los Angeles, CA USA.
C3 University of Texas System; University of Texas Austin; University of
   California System; University of California Los Angeles
RP Tredennick, N (corresponding author), 1625 Sunset Ridge Rd, Los Gatos, CA 95033 USA.
EM bozo@computer.org
CR Tredennick N., 2003, ACM QUEUE, V1, DOI [10.1145/957717.957767, DOI 10.1145/957717.957767]
NR 1
TC 0
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2014
VL 34
IS 1
BP 72
EP 78
DI 10.1109/MM.2013.134
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RI
UT WOS:000337894100009
DA 2024-07-18
ER

PT J
AU Taylor, MB
AF Taylor, Michael B.
TI A LANDSCAPE OF THE NEW DARK SILICON DESIGN REGIME
SO IEEE MICRO
LA English
DT Article
ID ENERGY
AB The rise of dark silicon is driving a new class of architectural techniques that "spend" area to "buy" energy efficiency. This article examines four recently proposed directions ("the four horsemen") for adapting to dark silicon, outlines a set of evolutionary dark silicon design principles, and shows how one of the darkest computing architectures-the human brain-offers insights into more revolutionary directions for computer architecture.
C1 [Taylor, Michael B.] Univ Calif San Diego, Dept Comp Sci & Engn, Ctr Dark Silicon, San Diego, CA 92103 USA.
C3 University of California System; University of California San Diego
RP Taylor, MB (corresponding author), 9500 Gilman Dr,MC 0404 EBU 3B 3202, La Jolla, CA 92093 USA.
EM mbtaylor@ucsd.edu
FU NSF [0846152, 1018850, 0811794, 1228992]; STARnet, an SRC program;
   MARCO; DARPA; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [1018850, 0811794] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [1228992] Funding
   Source: National Science Foundation; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0846152] Funding Source: National Science Foundation
FX This work was partially supported by NSF awards 0846152, 1018850,
   0811794, and 1228992, Nokia and AMD gifts, and by STARnet, an SRC
   program sponsored by MARCO and DARPA. I thank the anonymous reviewers
   for their valuable insights and suggestions.
CR [Anonymous], 2012, P IEEE INT S HIGH PE
   Chen Fred, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P150, DOI 10.1109/ISSCC.2010.5434010
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fick D., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P190, DOI 10.1109/ISSCC.2012.6176970
   Goulding N., 2010, HOT CHIPS S
   Goulding-Hotta N, 2011, IEEE MICRO, V31, P86, DOI 10.1109/MM.2011.18
   Govindaraju V., 2011, P IEEE 17 INT S HIGH, DOI [10.1109/HPCA.2011.5749755, DOI 10.1109/HPCA.2011.5749755]
   Gupta S, 2011, INT SYMP MICROARCH, P12
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Huang W, 2011, IEEE MICRO, V31, P16, DOI 10.1109/MM.2011.42
   Ionescu AM, 2011, NATURE, V479, P329, DOI 10.1038/nature10679
   Jain S., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P66, DOI 10.1109/ISSCC.2012.6176932
   Krimer E, 2010, IEEE COMPUT ARCHIT L, V9, P21, DOI 10.1109/L-CA.2010.5
   Merrit R., 2009, EE TIMES
   Sampson J, 2011, INT S HIGH PERF COMP, P491, DOI 10.1109/HPCA.2011.5749754
   Taylor MB, 2012, DES AUT CON, P1131
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
NR 20
TC 109
Z9 140
U1 1
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2013
VL 33
IS 5
BP 8
EP 19
DI 10.1109/MM.2013.90
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 230BI
UT WOS:000325311200003
DA 2024-07-18
ER

PT J
AU Singh, A
   Narayanasamy, S
   Marino, D
   Millstein, T
   Musuvathi, M
AF Singh, Abhayendra
   Narayanasamy, Satish
   Marino, Daniel
   Millstein, Todd
   Musuvathi, Madanlal
TI A SAFETY-FIRST APPROACH TO MEMORY MODELS
SO IEEE MICRO
LA English
DT Article
AB Recent efforts to standardize concurrency semantics for programming languages assume memory accesses are data-race-free ("Safe") by default and require explicit annotations on data races ("Unsafe" accesses). Simple programming mistakes can result in counterintuitive program semantics. Instead, the authors argue for and demonstrate a safety-first approach that treats every memory access as potentially unsafe unless proven otherwise.
C1 [Singh, Abhayendra; Narayanasamy, Satish] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Millstein, Todd] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
C3 University of Michigan System; University of Michigan; University of
   California System; University of California Los Angeles
RP Narayanasamy, S (corresponding author), Bob & Betty Beyster Bldg,Room 4721,2260 Hayward S, Ann Arbor, MI 48109 USA.
EM nsatish@umich.edu
OI Narayanasamy, Satish/0000-0001-5016-1214
FU National Science Foundation [CAREER-1149773, CNS-0725354, CNS-0905149,
   CCF-0916770, CNS-1064844]; DARPA [HR0011-09-1-0037]; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1149773] Funding Source: National Science Foundation; Division
   of Computing and Communication Foundations; Direct For Computer & Info
   Scie & Enginr [0916770] Funding Source: National Science Foundation
FX This work is supported by National Science Foundation awards
   CAREER-1149773, CNS-0725354, CNS-0905149, CCF-0916770, and CNS-1064844,
   as well as by DARPA award HR0011-09-1-0037.
CR Adve S. V., 1993, Ph.D. dissertation,
   Ahn W., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P133, DOI 10.1145/1669112.1669131
   Boehm HJ, 2008, ACM SIGPLAN NOTICES, V43, P68, DOI 10.1145/1379022.1375591
   Cuesta B, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P93, DOI 10.1145/2024723.2000076
   Gharachorloo Kourosh., 1991, Proceedings of the 1991 International Conference on Parallel Processing, P355
   Gniady C, 1999, CONF PROC INT SYMP C, P162, DOI 10.1145/307338.300993
   Hammond L, 2004, CONF PROC INT SYMP C, P102
   Hardavellas N, 2009, CONF PROC INT SYMP C, P184, DOI 10.1145/1555815.1555779
   Kamil A., 2005, Proceeding of the 2005 ACM/IEEE conference on Supercomputing, P15
   Lamport L., 1979, COMPUTER, P690
   Lin CH, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P273
   Manson J, 2005, ACM SIGPLAN NOTICES, V40, P378, DOI 10.1145/1047659.1040336
   Marino D, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1993316.1993522
   Narayanasamy S, 2007, ACM SIGPLAN NOTICES, V42, P22, DOI 10.1145/1273442.1250738
   Pierce Benjamin C., 2002, TYPES PROGRAMMING LA, V1st
   Ranganathan Parthasarathy., 1997, Proceedings of the Ninth Annual ACM Symposium on Parallel Algorithms and Architectures. SPAA'97. Newport, P199, DOI DOI 10.1145/258492.258512
   Shasha D., 1988, ACM T PROGR LANG SYS, P282
   Singh A, 2012, CONF PROC INT SYMP C, P524, DOI 10.1109/ISCA.2012.6237045
   Sura Z., 2005, Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming, PPoPP '05, P2, DOI DOI 10.1145/1065944.1065947
NR 19
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 96
EP 104
DI 10.1109/MM.2013.50
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900012
OA Green Published
DA 2024-07-18
ER

PT J
AU Suito, K
   Ueda, R
   Fujii, K
   Kogo, T
   Matsutani, H
   Yamasaki, N
AF Suito, Kazutoshi
   Ueda, Rikuhei
   Fujii, Kei
   Kogo, Takuma
   Matsutani, Hiroki
   Yamasaki, Nobuyuki
TI THE DEPENDABLE RESPONSIVE MULTITHREADED PROCESSOR FOR DISTRIBUTED
   REAL-TIME SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB The dependable responsive multithreaded processor (D-RMTP) applies priority-based control to all computation and communication levels. It also implements a hardware-based logging mechanism and error-correcting code (ECC) for improving dependability. The system on a chip (SOC), memory modules, and thermal and voltage sensors are integrated into the system in a package (SIP). Results demonstrate that this multifaceted approach could realize distributed real-time systems with dependability.
C1 [Matsutani, Hiroki; Yamasaki, Nobuyuki] Keio Univ, Dept Informat & Comp Sci, Tokyo 108, Japan.
C3 Keio University
RP Suito, K (corresponding author), 3-14-1 Hiyoshi,Kohoku Ku, Yokohama, Kanagawa 2238522, Japan.
EM suito@ny.ics.keio.ac.jp
FU Japan Science and Technology CREST for "fundamental technologies for
   dependable VLSI system"
FX This research was supported by Japan Science and Technology CREST for
   "fundamental technologies for dependable VLSI system."
CR [Anonymous], P INT C INT ROB SYST
   [Anonymous], P COOL CHIPS 15
   [Anonymous], P IEEE REAL TIM EMB
   Burd T. D., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P288, DOI 10.1109/HICSS.1995.375385
   Buttazzo GiorgioC., 2004, HARD REAL TIME COMPU
   Fujii K, 2011, IEEE INT CONF EMBED, P9, DOI 10.1109/RTCSA.2011.78
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Mizuuchi I, 2007, IEEE-RAS INT C HUMAN, P294, DOI 10.1109/ICHR.2007.4813883
   Yamasaki N, 2007, INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, P20, DOI 10.1109/IWIA.2007.17
   Yamasaki N, 2005, J ROBOT MECHATRON, V17, P130, DOI 10.20965/jrm.2005.p0130
   Yamazaki T, 2005, IEEE T ADV PACKAGING, V28, P397, DOI 10.1109/TADVP.2005.852328
   ZIEGLER JG, 1995, INTECH, V42, P94
NR 13
TC 12
Z9 13
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2012
VL 32
IS 6
BP 51
EP 60
DI 10.1109/MM.2012.88
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 049YY
UT WOS:000312020700006
DA 2024-07-18
ER

PT J
AU Rohr, D
   Bach, M
   Kretz, M
   Lindenstruth, V
AF Rohr, David
   Bach, Matthias
   Kretz, Matthias
   Lindenstruth, Volker
TI MULTI-GPU DGEMM AND HIGH PERFORMANCE LINPACK ON HIGHLY ENERGY-EFFICIENT
   CLUSTERS
SO IEEE MICRO
LA English
DT Article
C1 [Rohr, David; Bach, Matthias; Kretz, Matthias; Lindenstruth, Volker] Goethe Univ Frankfurt, Frankfurt Inst Adv Studies, D-60438 Frankfurt, Germany.
C3 Goethe University Frankfurt
RP Rohr, D (corresponding author), Goethe Univ Frankfurt, Frankfurt Inst Adv Studies, Ruth Moufang Str 1, D-60438 Frankfurt, Germany.
EM drohr@jwdt.org
FU AMD; SuperMicro; Samsung
FX We thank AMD, SuperMicro, and Samsung for their support to the project.
CR Bach M, 2011, COMPUT SCI-RES DEV, V26, P153, DOI 10.1007/s00450-011-0161-5
   COPENBARGER A, ILLINOIS WINS GREENE
   Dongarra J., 1979, LINPACK Users' Guide
   DONGARRA JJ, 1990, ACM T MATH SOFTWARE, V16, P1, DOI 10.1145/77626.79170
   FENG WC, 2010, GREEN500 LIST NOVEMB
   FENG WC, 2005, CTWATCH Q, V1
   Kamil S, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, P870
   Kindratenko VV, 2009, ANN IEEE SYM FIELD P, P11, DOI 10.1109/FCCM.2009.12
   MATSUOKA S, 2010, TSUBAME E SCI J, V1, P16
   *MELL TECHN, 2010, CONNECTX SINGL DUAL
   Scogland TRW, 2010, COMPUT SCI-RES DEV, V25, P125, DOI 10.1007/s00450-010-0128-y
   Sharapov S. E., 2006, Proceedings of 9th IAEA Technical Meeting on "Energetic Particles in Magnetic Confinement Systems", DOI 10.1109/IPDPS.2006.1639600
   *SUPERMICRO, 2010, A SERV 4022G 6F
NR 13
TC 4
Z9 6
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2011
VL 31
IS 5
BP 18
EP 26
DI 10.1109/MM.2011.66
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 833KJ
UT WOS:000295883700004
DA 2024-07-18
ER

PT J
AU Yoon, DH
   Erez, M
AF Yoon, Doe Hyun
   Erez, Mattan
TI VIRTUALIZED ECC: FLEXIBLE RELIABILITY IN MAIN MEMORY
SO IEEE MICRO
LA English
DT Article
ID CODES
AB Virtualized error checking and correcting (ECC) is a scheme that virtualizes memory-error correction. Unlike traditional uniform ECC, which provides a fixed level of error tolerance, virtualized ECC enables flexible memory protection by mapping redundant information needed for correcting errors onto the memory namespace. Additionally, virtualized ECC enables error-correction mechanisms that can adapt to user and system demands.
C1 [Yoon, Doe Hyun; Erez, Mattan] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Yoon, DH (corresponding author), 1 Univ Stn,Mailcode C0803,Eng Sci Bldg,Room 526E, Austin, TX 78712 USA.
EM doehyun.yoon@gmail.com
FU Intel's Academic Research Office, Nvidia; National Science Foundation
   [0954107]; Division of Computing and Communication Foundations; Direct
   For Computer & Info Scie & Enginr [0954107] Funding Source: National
   Science Foundation
FX This work was supported in part by Intel's Academic Research Office,
   Nvidia, and National Science Foundation grant 0954107.
CR AHN JH, 2009, P INT C HIGH PERF CO, DOI DOI 10.1145/1654059.1654102
   Ankireddi S., 2008, CHALLENGES THERMAL M
   [Anonymous], 1997, WHITE PAPER BENEFITS
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   *NVIDIA, NEXT GEN CUDA ARCH
   REED IS, 1960, J SOC IND APPL MATH, V8, P300, DOI 10.1137/0108018
   Schroeder B, 2009, PERF E R SI, V37, P193
   Slayman C, 2006, INT INTEG REL WRKSP, P190, DOI 10.1109/IRWS.2006.305243
   UDIPI AN, 2010, P 37 ANN INT S COMP, P175
   Wells PM, 2009, ACM SIGPLAN NOTICES, V44, P169, DOI 10.1145/1508284.1508265
   Yoon D.H., 2010, PROC ASPLOS, P397
   YOON DH, 2009, P 36 INT S COMP ARCH, V9, P116
   2010, CCC VISIONING STUDY
NR 13
TC 11
Z9 16
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 11
EP 19
DI 10.1109/MM.2010.103
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200003
DA 2024-07-18
ER

PT J
AU Brewer, TM
AF Brewer, Tony M.
TI INSTRUCTION SET INNOVATIONS FOR THE CONVEY HC-1 COMPUTER
SO IEEE MICRO
LA English
DT Article
AB The Convey HC-1 is a heterogeneous computing system based on an industry-standard Intel processor and a proprietary coprocessor that share virtual memory and an instruction stream, creating a hybrid-core computing system. the coprocessor architecture supports user-defined, dynamically loadable instruction sets. managing the decoding, dispatch, and execution of completely user-defined instructions requires an innovative approach to system design and operation.
C1 Convey Comp Corp, Richardson, TX 75081 USA.
RP Brewer, TM (corresponding author), Convey Comp Corp, 1302 E Collins Blvd, Richardson, TX 75081 USA.
EM tbrewer@conveycomputer.com
CR SHAN A, 2006, LINUX J         0102
   Thomas Donald, 2008, VERILOG HARDWARE DES
   *U CA COMP SCI ENG, 2007, INSPECT PROT SEARCH
NR 3
TC 47
Z9 60
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2010
VL 30
IS 2
BP 70
EP 79
DI 10.1109/MM.2010.36
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 580TS
UT WOS:000276473900008
DA 2024-07-18
ER

PT J
AU Catanzaro, B
   Fox, A
   Keutzer, K
   Patterson, D
   Su, BY
   Snir, M
   Olukotun, K
   Hanrahan, P
   Chafi, H
AF Catanzaro, Bryan
   Fox, Armando
   Keutzer, Kurt
   Patterson, David
   Su, Bor-Yiing
   Snir, Marc
   Olukotun, Kunle
   Hanrahan, Pat
   Chafi, Hassan
TI UBIQUITOUS PARALLEL COMPUTING FROM BERKELEY, ILLINOIS, AND STANFORD
SO IEEE MICRO
LA English
DT Article
AB The Parlab at Berkeley, UPCRC-Illinois, and the pervasive parallel laboratory at stanford are studying how to make parallel programming succeed given industry's recent shift to multicore computing. all three centers assume that future microprocessors will have hundreds of cores and are working on applications, programming environments, and architectures that will meet this challenge. this article briefly surveys the similarities and difference in their research.
C1 [Snir, Marc] Univ Illinois, Siebel Ctr Comp Sci, Urbana, IL 60801 USA.
   [Olukotun, Kunle; Hanrahan, Pat; Chafi, Hassan] Stanford Univ, Stanford, CA 94305 USA.
   [Catanzaro, Bryan] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Stanford University; University of California System; University of
   California Berkeley
RP Snir, M (corresponding author), Univ Illinois, Siebel Ctr Comp Sci, 201 N Goodwin Ave, Urbana, IL 60801 USA.
RI Snir, Marc/B-1050-2009
OI Snir, Marc/0000-0002-3504-2468; Olukotun, Kunle/0000-0002-8779-0636
FU Intel and Microsoft [20080469]; UC Discovery [DIG07-10227]; National
   Instruments; NEC; NVIDIA; Samsung; Sun Microsystems; University of
   Illinois; IBM; Advanced Micro Devices; Intel
FX UC Berkeley ParLab research is sponsored by the Universal Parallel
   Computing Research Center, which is funded by Intel and Microsoft (award
   no. 20080469) and by matching funds from UC Discovery (award no.
   DIG07-10227). Additional support comes from six ParLab affiliate
   companies: National Instruments, NEC, Nokia, NVIDIA, Samsung, and Sun
   Microsystems. UPCRC-Illinois is funded by Intel and Microsoft and by
   matching funds from the University of Illinois. Stanford PPL is funded
   by Sun Microsystems, NVIDIA, IBM, Advanced Micro Devices, Intel, and
   NEC.
CR ADVE S, COMM ACM IN PRESS
   Armbrust M, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1721654.1721672
   Asanovic K, 2009, COMMUN ACM, V52, P56, DOI 10.1145/1562764.1562783
   Bikshandi G., 2006, Proceedings of the 2006 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming PPoPP'06, P48, DOI 10.1145/1122971.1122981
   Bird S., 2010, Software knows Best: A Case for Hardware Transparency and Measurability
   Bocchino Jr R. L., 2009, P OOPSLA, P97, DOI DOI 10.1145/1640089.1640097
   Bronson NG, 2010, PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P257, DOI 10.1145/1693453.1693488
   Catanzaro B., 2009, P IEEE INT C COMP VI
   CATANZARO B, 2010, P 1 WORKSH PROGR MOD
   COOK H, 2009, UCBEECS2009131 EECS
   Dig D., 2009, Proceedings of the 24th ACM SIGPLAN Conference Companion on Object Oriented Programming Systems Languages and Applications, P793
   Farzan A, 2009, LECT NOTES COMPUT SC, V5643, P248, DOI 10.1007/978-3-642-02658-4_21
   FATAHALIAN K, 2006, P 2006 ACM IEEE C SU
   Grier C, 2008, P IEEE S SECUR PRIV, P402, DOI 10.1109/SP.2008.19
   Gu CH, 2009, PROC CVPR IEEE, P1030, DOI 10.1109/CVPRW.2009.5206727
   JONES CG, 2009, P 1 US WORKSH HOT TO
   Kelm JH, 2009, CONF PROC INT SYMP C, P140, DOI 10.1145/1555815.1555774
   KEUTZER K, 2010, INTEL TECHN IN PRESS, V13
   Lin D, 2009, IEEE SIGNAL PROC MAG, V26, P103, DOI 10.1109/MSP.2009.934116
   LIU R, 2009, P 1 US WORKSH HOT TO
   Nistor Adrian, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P541, DOI 10.1145/1669112.1669180
   Odersky M., 2008, PROGRAMMING SCALA CO
   PAN H, 2009, P 1 US WORKSH HOT TO
   SANCHEZ D, 2010, P INT C ARCH SUPP PR
   Sugerman J, 2009, ACM T GRAPHIC, V28, DOI 10.1145/1477926.1477930
   TAN Z, 2010, P INT S COMP ARCH JU
   TORRELLAS J, 2009, COMM ACM         DEC, P58
   VAKILIAN M, 2009, P 24 IEEE ACM C AUT, P421
   Wu W., 2009, P 17 ACM INT C MULT, P877
NR 29
TC 9
Z9 14
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2010
VL 30
IS 2
BP 41
EP 55
DI 10.1109/MM.2010.42
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 580TS
UT WOS:000276473900006
DA 2024-07-18
ER

PT J
AU Mogul, JC
   Mudigonda, J
   Binkert, N
   Ranganathan, P
   Talwar, V
AF Mogul, Jeffrey C.
   Mudigonda, Jayararn
   Binkert, Nathan
   Ranganathan, Parthasarathy
   Talwar, Vanish
TI Using asymmetric single-ISA CMPs to save energy on operating systems
SO IEEE MICRO
LA English
DT Article
AB CPUs consume too much power. modern complex cores sometimes waste power on functions that are not useful for the code they run. In particular, operating system kernels do not benefit from many power-consuming features intended to improve application performance. We advocate asymmetric single-ISA multicore systems, in which some cores are optimized to run os code at greatly improved energy efficiency.
RP Mogul, JC (corresponding author), 1501 Page Mill Rd,MS 1177, Palo Alto, CA 94304 USA.
EM jeff.mogul@hp.com
OI Mogul, Jeffrey/0000-0001-6042-8496
CR Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   BROWN A, 1997, P 1997 ACM SIGMETRIC, P214
   Gloy N, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P12, DOI 10.1145/232974.232977
   GRANT RE, 2006, P INT PAR DISTR PROC, P344
   Kumar R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P81
   Mahesri A, 2005, LECT NOTES COMPUT SC, V3471, P165
   MAYER UF, 2004, LINUM UNIX UBENCH
   NELLANS D, 2005, P IBM WATS C INT ARC
   Ousterhout JohnK., 1990, USENIX SUMMER, P247
   Ranganathan P, 2006, CONF PROC INT SYMP C, P66, DOI 10.1145/1150019.1136492
   REDSTONE JA, 2000, P 9 INT C ARCH SUPP, P245
   Wun B, 2006, 14TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, P9
NR 14
TC 45
Z9 65
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2008
VL 28
IS 3
BP 26
EP 41
DI 10.1109/MM.2008.47
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 314JS
UT WOS:000256806300004
DA 2024-07-18
ER

PT J
AU Webb, CF
AF Webb, Charles F.
TI IBM Z10: The next-generation mainframe microprocessor
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 19 Conference
CY AUG 19-21, 2007
CL Stanford Univ, Stanford, CA
HO Stanford Univ
ID S/390 MICROPROCESSOR; DESIGN
AB THE IBM SYSTEM Z10 INCLUDES FOUR MICROPROCESSOR CORES-EACH WITH A PRIVATE 3-MBYTE CACHE - AND INTEGRATED ACCELERATORS FOR DECIMAL FLOATING-POINT COMPUTATION, CRYPTOGRAPHY, AND DATA COMPRESSION. A SEPARATE SMP HUB CHIP PROVIDES A SHARED THIRD-LEVEL CACHE AND INTERCONNECT FABRIC FOR MULTIPROCESSOR SCALING. THIS ARTICLE FOCUSES ON THE HIGH-FREQUENCY DESIGN TECHNIQUES USED TO ACHIEVE A 4.4-GHZ SYSTEM, AND ON THE PIPELINE DESIGN THAT OPTIMIZES Z10'S CPU PERFORMANCE.
C1 IBM Corp, Poughkeepsie, NY 12601 USA.
C3 International Business Machines (IBM)
RP Webb, CF (corresponding author), IBM Corp, MS P310,2455 South Rd, Poughkeepsie, NY 12601 USA.
EM cfw@us.ibm.com
CR Duale AY, 2007, IBM J RES DEV, V51, P217, DOI 10.1147/rd.511.0217
   Eisen L, 2007, IBM J RES DEV, V51, P663, DOI 10.1147/rd.516.0663
   FRIEDRICH J, 2007, P IEEE INT SOL STAT, P96
   Hartstein A, 2002, CONF PROC INT SYMP C, P7, DOI 10.1109/ISCA.2002.1003557
   Hrishikesh MS, 2002, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2002.1003558
   *IBM, 2000, SA227832 IBM
   Schwarz EM, 2002, IBM J RES DEV, V46, P381, DOI 10.1147/rd.464.0381
   Slegel TJ, 2004, IBM J RES DEV, V48, P295, DOI 10.1147/rd.483.0295
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   Webb CF, 1997, IBM J RES DEV, V41, P463, DOI 10.1147/rd.414.0463
   Webb CF, 2000, IBM J RES DEV, V44, P899, DOI 10.1147/rd.446.0899
NR 11
TC 49
Z9 53
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2008
VL 28
IS 2
BP 19
EP 29
DI 10.1109/MM.2008.26
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 298LZ
UT WOS:000255690500004
DA 2024-07-18
ER

PT J
AU Hoskote, Y
   Vangal, S
   Singh, A
   Borkar, N
   Borkar, S
AF Hoskote, Yatin
   Vangal, Sriram
   Singh, Arvind
   Borkar, Nitin
   Borkar, Shekhar
TI A 5-GHz mesh interconnect for a teraflops processor
SO IEEE MICRO
LA English
DT Article
AB A multicore processor in 65-nm technology with 80 single-precision, floating point cores delivers performance in excess of a teraflops while consuming less than 100 w. A 2d on-die mesh interconnection network operating at 5 ghz provides the high-performance communication fabric to connect the cores. The network delivers a bisection bandwidth of 2.56 terabits per second and a per hop fall-through latency of 1 nanosecond.
C1 Intel Microprocessor Technol Lab, Bangalore, Karnataka, India.
C3 Intel Corporation
RI Singh, Arvind/Q-1618-2015
OI Singh, Arvind/0000-0003-3186-3098
CR Bai P, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P657, DOI 10.1109/IEDM.2004.1419253
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Klass F., 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215), P108, DOI 10.1109/VLSIC.1998.688018
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Pham DC, 2006, IEEE J SOLID-ST CIRC, V41, P179, DOI 10.1109/JSSC.2005.859896
   Rijpkema E, 2003, IEE P-COMPUT DIG T, V150, P294, DOI 10.1049/ip-cdt:20030830
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Vangal S, 2005, 2005 Symposium on VLSI Circuits, Digest of Technical Papers, P268
   Vangal S., 2007, ISSCC, P98, DOI DOI 10.1109/IS-SCC.2007.373606
   Vangal SR, 2006, IEEE J SOLID-ST CIRC, V41, P2314, DOI 10.1109/JSSC.2006.881557
   Wang GX, 2001, SADHANA-ACAD P ENG S, V26, P35, DOI 10.1007/BF02728478
   Wang H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P105
   WOLKOTTE P, 2005, P IEEE INT PAR DISTR
   ZHIYI Y, 2006, P INT SOL STAT CIRC, P428
NR 18
TC 426
Z9 508
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2007
VL 27
IS 5
BP 51
EP 61
DI 10.1109/MM.2007.4378783
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 226WV
UT WOS:000250620100006
DA 2024-07-18
ER

PT J
AU HarriS, T
   Cristal, A
   Unsal, OS
   Ayguade, E
   Gagliardi, F
   Smith, B
   Valero, M
AF Harris, Tim
   Cristal, Adrian
   Unsal, Osman S.
   Ayguade, Eduard
   Gagliardi, Fabrizio
   Smith, Burton
   Valero, Mateo
TI Transactional memory: An overview
SO IEEE MICRO
LA English
DT Article
AB Writing applications that benefit from the massive computational power of future multicore chip multiprocessors will not be an easy task for mainstream programmers accustomed to sequential algorithms rather than parallel ones. this article presents a survey of transactional memory, a mechanism that promises to enable scalable performance while freeing programmers from some of the burden of modifying their parallel code.
C1 Barcelona Supercomp Ctr, Barcelona, Spain.
   Univ Politecn Cataluna, E-08028 Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya
EM osman.unsal@bsc.es
RI Cristal, Adrian/AAL-9102-2020; Valero, Mateo/L-5709-2014; UNSAL,
   OSMAN/B-9161-2016; Cristal, Adrian/O-9821-2015; Ayguade,
   Eduard/D-8933-2014
OI Valero, Mateo/0000-0003-2917-2482; UNSAL, OSMAN/0000-0002-0544-9697;
   Cristal, Adrian/0000-0003-1277-9296; Ayguade, Eduard/0000-0002-5146-103X
CR Adl-Tabatabai AR, 2006, ACM SIGPLAN NOTICES, V41, P26, DOI 10.1145/1133981.1133985
   Allen E., 2005, FORTRESS LANGUAGE SP
   Ananian CS, 2005, INT S HIGH PERF COMP, P316, DOI 10.1109/HPCA.2005.41
   Charles Philippe, 2005, Proceedings of the 20th Annual ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, OOPSLA '05, (New York, NY, USA), P519, DOI DOI 10.1145/1103845.1094852
   *CRAY INC, 2005, CHAP SPEC
   Cristall A, 2005, IEEE MICRO, V25, P48, DOI 10.1109/MM.2005.53
   DAMRON P, 2006, P 12 INT C ARCH SUPP, P336
   Dice D, 2006, LECT NOTES COMPUT SC, V4167, P194
   Fraser K., 2004, UCAM-CL-TR-579
   Hammond L, 2004, CONF PROC INT SYMP C, P102
   Harris T, 2005, SCI COMPUT PROGRAM, V58, P325, DOI 10.1016/j.scico.2005.03.005
   Harris T, 2006, ACM SIGPLAN NOTICES, V41, P14, DOI 10.1145/1133981.1133984
   HELIHY M, 1993, P 20 ANN INT S COMP, P289
   Herlihy M, 2002, INT CON DISTR COMP S, P522
   HERLIHY M, 1990, ACM T DATABASE SYST, V15, P96, DOI 10.1145/77643.77647
   Herlihy M, 2003, P 22 ANN S PRINCIPLE, P92
   Kumar S., 2006, Proceedings of the 2006 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming PPoPP'06, P209, DOI 10.1145/1122971.1123003
   LARUS J, 2006, TRANSACTIONAL MEMORY
   LISKOV B, 1988, COMMUN ACM, V31, P300, DOI 10.1145/42392.42399
   Marathe VJ, 2005, LECT NOTES COMPUT SC, V3724, P354, DOI 10.1007/11561927_26
   Martinez-Miranda J., 2002, P 3 WORKSH AG BAS SI, P18
   McDonald A, 2006, CONF PROC INT SYMP C, P53, DOI 10.1145/1150019.1136491
   Moore KE, 2006, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2006.1598134
   MOSS JEB, 2006, OPER NESTED T SEMANT
   PEYTON SL, 1992, P UK JOINT FRAM INF, P249
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
   Saha B, 2006, INT SYMP MICROARCH, P185
   Shavit N., 1995, Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, P204, DOI 10.1145/224964.224987
   SHRIRAMA R, P 34 ANN IEEE ACM IN
   Vallejo E, 2005, INTERNATIONAL CONFERENCE ON PERVASIVE SERVICES 2005, PROCEEDINGS, P325, DOI 10.1109/PERSER.2005.1506430
NR 30
TC 33
Z9 49
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2007
VL 27
IS 3
BP 8
EP 29
DI 10.1109/MM.2007.63
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199UF
UT WOS:000248720000003
DA 2024-07-18
ER

PT J
AU Zhao, L
   Luo, Y
   Bhuyan, LN
   Iyer, R
AF Zhao, Li
   Luo, Yan
   Bhuyan, Laxmi N.
   Iyer, Ravi
TI A network processor-based, content-aware switch
SO IEEE MICRO
LA English
DT Article
AB A content-aware switch can optimize cluster-based server architectures by examining requests and distributing them to servers on the basis of application-level information. A network-processor-based switch can reduce HTTP processing latency and improve packet throughput.
C1 Intel Corp, Syst Technol Lab, Hillsboro, OR 97124 USA.
   Univ Calif Riverside, Riverside, CA 92521 USA.
C3 Intel Corporation; University of California System; University of
   California Riverside
RP Zhao, L (corresponding author), Intel Corp, Syst Technol Lab, 2111 NE 25th Ave,M-S JF2-58, Hillsboro, OR 97124 USA.
EM li.zhao@intel.com
CR [Anonymous], 1998, HTTPERF TOOL MEASURI, DOI DOI 10.1145/306225.306235
   *CISC SYST, CISC CONT SERV SWITC
   COHEN A, 1999, P 2 US S INT TECHN S
   *FOUNDR SYST, FOUNDR SERV XL G WEB
   *IBM, IBM WEBSPHERE EDG SE
   Johnson ErikJ., 2003, IXP2400 2800 PROGRAM
   LI Z, 2005, P 13 IEEE S HIGH PER, P79
   MALTZ D, 1998, 21139 IBM RC
   *NORT NETW, ALT WEB SWITCH
   RIJSINGHANI A, 1994, RFC1624 NETW WORK GR
   Rosu MC, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P225
   Spatscheck O, 2000, IEEE ACM T NETWORK, V8, P146, DOI 10.1109/90.842138
   Wright Gary R., 1995, TCP/IP Illustrated, Volume 2: The Implementation, V2
   YANG C, 1999, P 2 US S INT TECHN S
   ZHAO L, 2005, P S ARCH NETW COMM S, P135
NR 15
TC 4
Z9 4
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2006
VL 26
IS 3
BP 72
EP 84
DI 10.1109/MM.2006.46
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 058FQ
UT WOS:000238651300008
DA 2024-07-18
ER

PT J
AU Gunn, C
AF Gunn, C
TI CMOS photonics for high-speed interconnects
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 17 Conference
CY AUG, 2005
CL Stanford Univ, Stanford, CA
HO Stanford Univ
ID SILICON
AB For the first time, high-speed optical communications directly between silicon die are possible at a price-performance point competitive with traditional electrical interconnects.
RP 1819 Aston Pl,Suite 102, Carlsbad, CA 92008 USA.
EM cary@luxtera.com
CR Liao L, 2005, OPT EXPRESS, V13, P3129, DOI 10.1364/OPEX.13.003129
   Liu J., 2005, APPL PHYS LETT, V87
   SOREF RA, 1987, IEEE J QUANTUM ELECT, V23, P123, DOI 10.1109/JQE.1987.1073206
   Taillaert D, 2002, IEEE J QUANTUM ELECT, V38, P949, DOI 10.1109/JQE.2002.1017613
   XUET Q, 2005, NATURE, V435, P325
NR 5
TC 374
Z9 486
U1 3
U2 66
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2006
VL 26
IS 2
BP 58
EP 66
DI 10.1109/MM.2006.32
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 032SY
UT WOS:000236796200008
DA 2024-07-18
ER

PT J
AU Borkar, S
AF Borkar, S
TI Designing reliable systems from unreliable components: The challenges of
   transistor variability and degradation
SO IEEE MICRO
LA English
DT Article
AB As technology scales, variability in transistor performance will continue to increase, making transistors less and less reliable. This creates several challenges in building reliable systems, from the unpredictibility of delay to increasing leakage current. Finding solutions to these challenges will require a concerted effort on the part of all the players in a system design.
C1 Intel Corp, Microprocessor Res, Santa Clara, CA 95051 USA.
C3 Intel Corporation
RP 2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM shekhar.y.borkar@intel.com
CR Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Borkar S, 1999, IEEE MICRO, V19, P23, DOI 10.1109/40.782564
   Borkar S, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P421, DOI 10.1109/IEDM.2004.1419176
   Borkar S, 2003, DES AUT CON, P338
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   HAZUCHA P, 2003, P INT EL DEV M IEDM
   Hegde R., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P30, DOI 10.1109/LPE.1999.799405
   Nakka N, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P585
   Tang XH, 1997, IEEE T VLSI SYST, V5, P369, DOI 10.1109/92.645063
   Tschanz JW, 2003, IEEE J SOLID-ST CIRC, V38, P826, DOI 10.1109/JSSC.2003.810053
NR 10
TC 763
Z9 1095
U1 0
U2 22
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2005
VL 25
IS 6
BP 10
EP 16
DI 10.1109/MM.2005.110
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 995IW
UT WOS:000234095000004
DA 2024-07-18
ER

PT J
AU Eberle, H
   Shantz, S
   Gupta, V
   Gura, N
   Rarick, L
   Spracklen, L
AF Eberle, H
   Shantz, S
   Gupta, V
   Gura, N
   Rarick, L
   Spracklen, L
TI Accelerating next generation public-key cryptosystems on general-purpose
   CPUs
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 16 Conference
CY AUG 22-24, 2004
CL Stanford Univ, Stanford, CA
SP IEEE Comp Soc, TC Microprocessors & Microcomp
HO Stanford Univ
AB THIS ARTICLE DESCRIBES LOW-COST TECHNIQUES FOR ACCELERATING THE ECC AND RSA PUBLIC-KEY CRYPTOSYSTEMS ON GENERAL-PURPOSE PROCESSOR ARCHITECTURES. A PROTOTYPE BASED ON A SPARC CPU DATA PATH SHOWS A CLEAR PERFORMANCE ADVANTAGE OF ECC OVER RSA.
EM hans.eberle@sun.com
CR Burke JohnP., 2000, Presidential Transitions: From Politics to Practice
   Cohen H, 1998, LECT NOTES COMPUT SC, V1514, P51
   Eberle H, 2004, IEEE INT CONF ASAP, P98, DOI 10.1109/ASAP.2004.1342462
   Eberle H, 2003, IEEE INT CONF ASAP, P444, DOI 10.1109/ASAP.2003.1212867
   Grossschädl J, 2002, 14TH SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, P13, DOI 10.1109/CAHPC.2002.1180754
   GURA N, 2004, P 6 INT WORLSH CRYPT, P92
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   Lee RB, 2001, IEEE MICRO, V21, P56, DOI 10.1109/40.977759
   Lenstra AK, 2001, J CRYPTOL, V14, P255, DOI 10.1007/s00145-001-0009-4
   López J, 1999, LECT NOTES COMPUT SC, V1717, P316
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
NR 11
TC 13
Z9 13
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2005
VL 25
IS 2
BP 52
EP 59
DI 10.1109/MM.2005.24
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 917RN
UT WOS:000228487000007
DA 2024-07-18
ER

PT J
AU Krashinsky, R
   Batten, C
   Hampton, M
   Gerding, S
   Pharris, B
   Casper, J
   Asanovic, K
AF Krashinsky, R
   Batten, C
   Hampton, M
   Gerding, S
   Pharris, B
   Casper, J
   Asanovic, K
TI The vector-thread architecture
SO IEEE MICRO
LA English
DT Article
AB THE VECTOR-THREAD (VT) ARCHITECTURE SUPPORTS A SEAMLESS INTERMINGLING OF VECTOR AND MULTITHREADED COMPUTATION TO FLEXIBLY AND COMPACTLY ENCODE APPLICATION PARALLELISM AND LOCALITY. VT PROCESSORS EXPLOIT THIS ENCODING TO PROVIDE HIGH PERFORMANCE WITH LOW POWER AND SMALL AREA.
C1 MIT, Comp Sci & Artificial Intelligence Lab, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT)
RP MIT, Comp Sci & Artificial Intelligence Lab, 32 Vassar St,32-G736, Cambridge, MA 02139 USA.
EM ronny@mit.edu
CR Batten C, 2004, INT SYMP MICROARCH, P331
   Jesshope C, 2001, AUST COMP S, V23, P80, DOI 10.1109/ACAC.2001.903363
   Kitagawa K, 2003, NEC RES DEV, V44, P2
   Kozyrakis C, 2003, CONF PROC INT SYMP C, P399, DOI 10.1109/ISCA.2003.1207017
   Kozyrakis CE, 1997, COMPUTER, V30, P75, DOI 10.1109/2.612252
   Krashinsky R, 2004, CONF PROC INT SYMP C, P52
   Mai K, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P161, DOI [10.1109/ISCA.2000.854387, 10.1145/342001.339673]
   Rixner S, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P3, DOI 10.1109/MICRO.1998.742118
   RUSSELL RM, 1978, COMMUN ACM, V21, P63, DOI 10.1145/359327.359336
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   SMITH JE, 1989, COMPUTER, V22, P21, DOI 10.1109/2.30730
   SOHI GS, 1995, ACM COMP AR, P414, DOI 10.1109/ISCA.1995.524580
   Waingold E, 1997, COMPUTER, V30, P86, DOI 10.1109/2.612254
   WATANABE T, 1987, PARALLEL COMPUT, V5, P247, DOI 10.1016/0167-8191(87)90021-4
   Wawrzynek J, 1996, COMPUTER, V29, P79, DOI 10.1109/2.485896
NR 15
TC 23
Z9 28
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 84
EP 90
DI 10.1109/MM.2004.90
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Hodjat, A
   Verhauwhede, I
AF Hodjat, A
   Verhauwhede, I
TI High-throughput programmable cryptocoprocessor
SO IEEE MICRO
LA English
DT Article
AB A LOOSELY COUPLED CRYPTOCOPROCESSOR BASED ON THE ADVANCED ENCRYPTION STANDARD COMBINES HIGH THROUGHPUT WITH PROGRAMMABILITY. USING DOMAIN-SPECIFIC INSTRUCTIONS AND DESIGN PRINCIPLES SUCH AS CONTROL HIERARCHY AND BLOCK PIPELINING, THE SECURITY ENGINE SUPPORTS INTERNET PROTOCOL SECURITY AND OTHER NETWORKING APPLICATIONS.
C1 Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles
RP Univ Calif Los Angeles, Dept Elect Engn, Room 53-109,E-4 Bldg,420 Westwood Plaza, Los Angeles, CA 90095 USA.
EM ahodjat@ee.ucla.edu
RI Verbauwhede, Ingrid/W-8616-2019
OI Verbauwhede, Ingrid/0000-0002-0879-076X
CR Dworkin M, 2001, Recommendation for block cipher modes of operation. Methods and Techniques
   Dworkin M, 2003, NIST SPECIAL PUBLICA
   *FIPS, 2001, FIPS PUBL, V197
   FRANKEL S, 2003, 3602 RFC INT SOC
   FRANKEL S, 2003, 3566 RFC INT SOC
   GAISLER J, LEON2 IEEE 1754 SPAR
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   HOUSLEY R, 2004, 3686 RFC INT SOC
   HOUSLEY R, 2003, IN PRESS INTERNE NOV
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   Ravi S, 2002, DES AUT CON, P777, DOI 10.1109/DAC.2002.1012728
   SATOH A, 2001, LNCS, V2248, P239, DOI DOI 10.1007/3-540-45682-1_15
   Verbauwhede I, 2003, IEEE J SOLID-ST CIRC, V38, P569, DOI 10.1109/JSSC.2002.808300
   Wolkerstorfer J., 2002, LNCS, V2271
NR 14
TC 16
Z9 21
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2004
VL 24
IS 3
BP 34
EP 45
DI 10.1109/MM.2004.11
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 834VV
UT WOS:000222439900006
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, S
TI Why inventors are not famous
SO IEEE MICRO
LA English
DT Article
EM greenstein@kellogg.northwestern.edu
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2004
VL 24
IS 1
BP 76
EP 78
DI 10.1109/MM.2004.1269009
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 777EN
UT WOS:000189162900011
DA 2024-07-18
ER

PT J
AU Chen, MK
   Olukotun, K
AF Chen, MK
   Olukotun, K
TI The Jrpm system for dynamically parallelizing sequential Java programs
SO IEEE MICRO
LA English
DT Article
AB AS INSTRUCTION-LEVEL PARALLELISM WITH A SINGLE THREAD OF CONTROL APPROACHES ITS PERFORMANCE LIMITS, DESIGNERS MUST FIND OTHER ARCHITECTURAL IMPROVEMENTS TO SPEED UP PROGRAM EXECUTION. THE JRPM SYSTEM TAKES ADVANTAGE OF RECENT DEVELOPMENTS TO ENABLE A NEW APPROACH TO AUTOMATIC PARALLELIZATION. JRPM CAN EXPLOIT THREAD-LEVEL PARALLELISM WITH MINIMAL PROGRAMMER EFFORT.
C1 Stanford Univ, Hydra Project, Stanford, CA 94305 USA.
C3 Stanford University
RP Chen, MK (corresponding author), Stanford Univ, Hydra Project, Gates Bldg 3A-316, Stanford, CA 94305 USA.
EM mikey@hydra.stanford.edu
OI Olukotun, Kunle/0000-0002-8779-0636
CR [Anonymous], 2001, OPTIMIZING COMPILERS
   Chen M, 2003, INT SYM CODE GENER, P301, DOI 10.1109/CGO.2003.1191554
   Cintra M, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P13, DOI [10.1109/ISCA.2000.854373, 10.1145/342001.363382]
   EMER J, 2001, P INT C PAR ARCH COM
   HAMMOND L, 1998, P 8 INT C ARCH SUPP, P58
   KAHLE J, 1999, P MICR FOR IN SAT MD
   MARCUELLO P, 1999, P 13 INT C SUP, P365, DOI DOI 10.1145/305138.305214
   MUCHNICK S, 1997, ADV COMPILER DESIGNN
   Steffan JG, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P1, DOI [10.1145/342001.339650, 10.1109/ISCA.2000.854372]
   TREMBLAY M, 1999, P 11 ANN INT S HIGH
NR 10
TC 9
Z9 9
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 26
EP 35
DI 10.1109/MM.2003.1261384
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700006
DA 2024-07-18
ER

PT J
AU Sherwood, T
   Perelman, E
   Hamerly, G
   Sair, S
   Calder, B
AF Sherwood, T
   Perelman, E
   Hamerly, G
   Sair, S
   Calder, B
TI Discovering and exploiting program phases
SO IEEE MICRO
LA English
DT Article
AB IN A SINGLE SECOND, A MODERN PROCESSOR CAN EXECUTE BILLIONS OF INSTRUCTIONS AND A PROGRAMS BEHAVIOR CAN CHANGE MANY TIMES. SOME PROGRAMS CHANGE BEHAVIOR DRASTICALLY, SWITCHING BETWEEN PERIODS OF HIGH AND LOW PERFORMANCE, YET SYSTEM DESIGN AND OPTIMIZATION TYPICALLY FOCUS ON AVERAGE SYSTEM BEHAVIOR. INSTEAD OF ASSUMING AVERAGE BEHAVIOR, IT IS NOW TIME TO MODEL AND OPTIMIZE PHASE-BASED PROGRAM BEHAVIOR.
C1 Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
   N Carolina State Univ, Raleigh, NC 27695 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California Santa Barbara;
   North Carolina State University
RP Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr,Dept 0114, La Jolla, CA 92093 USA.
EM calder@cs.ucsd.edu
OI Hamerly, Greg/0000-0002-0360-1544; Sherwood, Timothy/0000-0002-6550-6075
CR [Anonymous], UCSDCS99630
   Balasubramonian R, 2000, INT SYMP MICROARCH, P245, DOI 10.1109/MICRO.2000.898075
   Dasgupta Sanjoy, 2000, P 16 C UNC ART INT, P152
   Davies B., 2003, ipart: An automated phase detection and recognition tool
   DHODAPKAR A, 2002, P INT SOLID STAT CIR, P154
   Dhodapkar AS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P217
   Dhodapkar AS, 2002, CONF PROC INT SYMP C, P233, DOI 10.1109/ISCA.2002.1003581
   James M., 1967, PROC BERKELEY S MATH, V1, P281, DOI DOI 10.1007/S11665-016-2173-6
   LAU J, 2003, UCSDCS20030772
   Pelleg D., 2000, P 17 INT C MACH LEAR, DOI DOI 10.1007/3-540-44491-2_3
   Perelman E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P244
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Sherwood T, 2003, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2003.1207012
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   VANBIESBROUCK M, 2004, IN PRESS P INT S PER
NR 15
TC 123
Z9 157
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 84
EP 93
DI 10.1109/MM.2003.1261391
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Navardi, M
   Humes, E
   Manjunath, T
   Mohsenin, T
AF Navardi, Mozhgan
   Humes, Edward
   Manjunath, Tejaswini
   Mohsenin, Tinoosh
TI MetaE2RL: Toward Meta-Reasoning for Energy-Efficient Multigoal
   Reinforcement Learning With Squeezed-Edge You Only Look Once
SO IEEE MICRO
LA English
DT Article
AB Meta-reasoning shows promise in efficiently using the computational resources of tiny edge devices while performing highly computationally intensive reinforcement learning (RL) algorithms. We propose meta-reasoning for energy efficiency of multigoal RL, a hardware-aware framework that incorporates low-power preprocessing solutions and meta-reasoning to enable deployment of multigoal RL on tiny autonomous devices. For this aim, a meta-level is proposed to allocate resources efficiently in real time by switching between models with different complexities. Moreover, squeezed-edge you only look once (YOLO) is proposed for energy-efficient object detection in the preprocessing phase. For the experimental results, the proposed squeezed-edge YOLO was deployed on board a tiny drone named Crazyflie with a GAP8 processor that includes eight parallel RISC-V cluster cores. We compared latency and power consumption of squeezed-edge YOLO and a lighter convolutional neural network (CNN)-based model while deploying them separately on board on GAP8. The experimental results show squeezed-edge YOLO is 8x smaller than previous work and consumes 541 mW on GAP8 with inference latency of 130 ms.
C1 [Navardi, Mozhgan] Johns Hopkins Univ, Dept Elect & Comp Engn, Baltimore, MD 21218 USA.
   [Humes, Edward] Univ Maryland Baltimore Cty, Baltimore, MD 21250 USA.
   [Manjunath, Tejaswini] Fabrx Space, Houston, TX 77054 USA.
   [Mohsenin, Tinoosh] Johns Hopkins Univ, Dept Elect & Comp Engn, Baltimore, MD 21218 USA.
   [Mohsenin, Tinoosh] Johns Hopkins Univ, Inst Assured Auton, Baltimore, MD 21218 USA.
C3 Johns Hopkins University; University System of Maryland; University of
   Maryland Baltimore County; Johns Hopkins University; Johns Hopkins
   University
RP Navardi, M (corresponding author), Johns Hopkins Univ, Dept Elect & Comp Engn, Baltimore, MD 21218 USA.
EM mnavard1@jhu.edu; ehumes2@umbc.edu; lu48456@umbc.edu; tinoosh@jhu.edu
OI Humes, Edward/0009-0002-3945-0116
FU U.S. Army Research Laboratory [W911NF2120076]
FX This project was sponsored by the U.S. Army Research Laboratory under
   cooperative agreement number W911NF2120076.
CR Carrillo E, 2021, IEEE ACCESS, V9, P98712, DOI 10.1109/ACCESS.2021.3096229
   CAYLOR J, 2022, P ARTIF INTELL MACH, V2113, P305
   KAIMING H, 2014, SPATIAL PYRAMID POOL, P346
   Kumar S, 2019, J BIG DATA-GER, V6, DOI 10.1186/s40537-019-0224-1
   Liang SY, 2022, IEEE T INTELL TRANSP, V23, P25345, DOI 10.1109/TITS.2022.3158253
   MANJUNATH T, 2023, P 37 AAAI C ART INT
   NAVARDI M, 2023, P IEEE INT S CIRC SY, P1
   NAVARDI M, 2022, P 3 WORKSH CLOS REAL
   Navardi M, 2022, 2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, P304, DOI 10.1109/AICAS54282.2022.9869975
   REN S, 2022, INTERPRETABLE HIERAR
   Schaul T, 2015, PR MACH LEARN RES, V37, P1312
   Wang Z, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P493, DOI 10.1145/3489517.3530472
NR 12
TC 0
Z9 0
U1 2
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 29
EP 39
DI 10.1109/MM.2023.3318200
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400006
OA Green Published
DA 2024-07-18
ER

PT J
AU Zhang, SQ
   Zhang, ZY
   Naderan-Tahan, M
   SeyyedAghaei, H
   Wang, X
   Li, H
   Qin, SB
   Colle, D
   Torfs, G
   Pickavet, M
   Bauwelinck, J
   Roelkens, G
   Eeckhout, L
AF Zhang, Shiqing
   Zhang, Ziyue
   Naderan-Tahan, Mahmood
   SeyyedAghaei, Hossein
   Wang, Xin
   Li, He
   Qin, Senbiao
   Colle, Didier
   Torfs, Guy
   Pickavet, Mario
   Bauwelinck, Johan
   Roelkens, Gunther
   Eeckhout, Lieven
TI Photonic Network-on-Wafer for Multichiplet GPUs
SO IEEE MICRO
LA English
DT Article
DE Graphics processing units; Optical switches; Photonics; Bandwidth;
   Optical waveguides; Integrated circuit interconnections; Optical
   interconnections
AB This article introduces the photonic network-on-wafer graphics processing unit (GPU) architecture to overcome fundamental limitations in electrical interconnect scaling by implementing the inter-GPU network in a wafer-scale optical interposer. We argue that the photonic-NoW GPU is a scalable architecture, delivering significant performance benefits in a power-efficient manner.
C1 [Zhang, Shiqing; Zhang, Ziyue; Naderan-Tahan, Mahmood; SeyyedAghaei, Hossein; Wang, Xin; Li, He; Qin, Senbiao; Colle, Didier; Torfs, Guy; Pickavet, Mario; Bauwelinck, Johan; Roelkens, Gunther; Eeckhout, Lieven] Univ Ghent, B-9000 Ghent, Belgium.
C3 Ghent University
RP Zhang, SQ (corresponding author), Univ Ghent, B-9000 Ghent, Belgium.
EM shiqing.zhang@ugent.be; Ziyue.Zhang@UGent.be; Mahmood.Naderan@UGent.be;
   SeyyedHossein.SeyyedAghaeiRezaei@UGent.be; Xin.Wang@UGent.be;
   He.Li@UGent.be; Senbiao.Qin@UGent.be; Didier.Colle@UGent.be;
   Guy.Torfs@UGent.be; Mario.Pickavet@UGent.be; Johan.Bauwelinck@UGent.be;
   Gunther.Roelkens@UGent.be; lieven.eeckhout@ugent.be
RI Zhang, Ziyue/KSL-8395-2024
OI Bauwelinck, Johan/0000-0001-5254-2408; Zhang, Ziyue/0000-0003-0877-6148;
   Qin, Senbiao/0000-0002-4952-5014; Wang, Xin/0000-0002-1727-0686
FU UGent [BOF21-GOA-014]
FX We thank the guest editors and reviewers for their valuable feedback.
   This work was supported by UGent Project under Grant BOF21-GOA-014.
CR [Anonymous], About us
   [Anonymous], 2020, IEEE J SOLID-ST CIRC, V55, P1086
   Arunkumar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P320, DOI 10.1145/3079856.3080231
   ayarlabs, US
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   GUERA D, 2019, ARXIV190608743
   Huang YS, 2020, OPT LETT, V45, P2696, DOI 10.1364/OL.392482
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Kwon K, 2018, PAPER SF1A 4
   Lightmatter, about us
   nvidia, about us
   Pal S, 2019, INT S HIGH PERF COMP, P250, DOI 10.1109/HPCA.2019.00042
   Pitris S, 2018, OPT EXPRESS, V26, P6276, DOI 10.1364/OE.26.006276
   Qiao L, 2016, IEEE INT CONF GROUP, P1, DOI 10.1109/GROUP4.2016.7739115
   Verbist J, 2018, J LIGHTWAVE TECHNOL, V36, P90, DOI 10.1109/JLT.2017.2775630
   Zhang J, 2019, APL PHOTONICS, V4, DOI 10.1063/1.5120004
NR 16
TC 3
Z9 3
U1 2
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 86
EP 95
DI 10.1109/MM.2023.3237927
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9WY6
UT WOS:000965349100001
OA Green Published
DA 2024-07-18
ER

PT J
AU Berger, D
   Jacobi, C
   Walters, CR
   Sonnelitter, RJ
   Cadigan, M
   Klein, M
AF Berger, Deanna
   Jacobi, Christian
   Walters, Craig R.
   Sonnelitter, Robert J.
   Cadigan, Mike
   Klein, Matthias
TI Enterprise-Class Multilevel Cache Design: Low Latency, Huge Capacity,
   and High Reliability
SO IEEE MICRO
LA English
DT Article
DE Pipelines; System-on-chip; Random access memory; Wires; Optimization;
   Low latency communication
AB The IBM Z computing platform is optimized for processing vast amounts of data and transactions with low latency in a highly virtualized and secured environment with sustained processor utilization of over 90%. The platform and its microprocessor chip are designed to deliver consistent system performance, throughput, and response times under all conditions. The innovative cache architecture of the IBM Telum Processor provides low latency, large capacity, and reliable L2 caches. Based on a novel horizontal cache persistence algorithm, these L2 caches also serves as system wide L3 and L4 caches delivering optimal enterprise application performance. When built into an IBM z16 system, these architectural features deliver 11% per-core performance improvement over the prior z15 hardware, running real-world enterprise applications.
C1 [Berger, Deanna; Jacobi, Christian; Walters, Craig R.; Sonnelitter, Robert J.; Cadigan, Mike; Klein, Matthias] IBM Corp, Armonk, NY 10504 USA.
C3 International Business Machines (IBM)
RP Berger, D (corresponding author), IBM Corp, Armonk, NY 10504 USA.
EM dunndp@us.ibm.com; cjacobi@us.ibm.com
RI Walters, Craig/IRZ-1117-2023
OI Klein, Matthias/0000-0002-0434-5888
CR Beckmann BM, 2004, INT SYMP MICROARCH, P319
   Chang JC, 2006, CONF PROC INT SYMP C, P264, DOI 10.1145/1150019.1136509
   IBM Corporation, 2022, LARG SYST PERF REF I
   Jacobi C, 2018, IBM J RES DEV, V62, DOI 10.1147/JRD.2018.2798718
   Jacobi C., 2021, PROC IEEE HOT CHIPS, V33, P3
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Saporito A, 2020, IBM J RES DEV, V64, DOI 10.1147/JRD.2020.3008119
   Speight E, 2005, CONF PROC INT SYMP C, P346, DOI 10.1109/ISCA.2005.8
   Yeh T.Y., 2005, CASES 05, P237
   Zhang M, 2005, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2005.53
NR 10
TC 1
Z9 1
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2023
VL 43
IS 1
BP 58
EP 66
DI 10.1109/MM.2022.3193642
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8R9FX
UT WOS:000928193400010
DA 2024-07-18
ER

PT J
AU Snyder, J
   Lebeck, AR
   Zhuo, DY
AF Snyder, John
   Lebeck, Alvin R.
   Zhuo, Danyang
TI RDMA Congestion Control: It Is Only for the Compliant
SO IEEE MICRO
LA English
DT Article
DE Bandwidth; Cloud computing; Servers; Hardware; Topology; Memory
   management; Control systems; Central processing unit
AB Remote direct memory access (RDMA) networks enable low latency and low central processing unit utilization, and their widespread adoption in datacenters enables improved application performance. However, there are performance isolation concerns for RDMA deployed in a shared cloud environment. In particular, congestion control enforcement and congestion control algorithms in RDMA make the network susceptible to performance hacking attacks, which give the attacker extra bandwidth and cause severe congestion in the network. These attacks can increase short flow completion times by several orders of magnitude. We surface a fundamental tradeoff in congestion control between short flow completion time and performance isolation. We discuss this tradeoff and how existing approaches do not provide a robust solution. We also advocate that researchers incorporate performance isolation concerns into the design and evaluation of congestion control.
C1 [Snyder, John] Duke Univ, Durham, NC 27708 USA.
   [Lebeck, Alvin R.] Duke Univ, Comp Sci & Elect & Comp Engn, Durham, NC 27708 USA.
   [Zhuo, Danyang] Duke Univ, Comp Sci Dept, Durham, NC 27708 USA.
C3 Duke University; Duke University; Duke University
RP Snyder, J (corresponding author), Duke Univ, Durham, NC 27708 USA.
EM jsnyder@cs.duke.edu; alvy@cs.duke.edu; danyang@cs.duke.edu
FU National Science Foundation [CNS-1616947]
FX This work was supported by the National Science Foundation under Grant
   CNS-1616947.
CR Bloch N., 2014, U.S. Patent, Patent No. [8705349B2, 8705349]
   Crupnicoff D., 2014, U.S. Patent, Patent No. [8213315B2, 8213315]
   github, 2020, About us
   Guo CX, 2016, PROCEEDINGS OF THE 2016 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '16), P202
   InfinibandTM Trade Association, 2020, INFINIBAND ARCH SPEC, V1
   Li YL, 2019, SIGCOMM '19 - PROCEEDINGS OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P44, DOI 10.1145/3341302.3342085
   PFISTER GF, 1985, IEEE T COMPUT, V34, P943, DOI 10.1109/TC.1985.6312198
   Popa L, 2012, ACM SIGCOMM COMP COM, V42, P187, DOI 10.1145/2377677.2377717
   Roy A, 2015, ACM SIGCOMM COMP COM, V45, P123, DOI 10.1145/2829988.2787472
   Stoica I., 1998, Computer Communication Review, V28, P118, DOI 10.1145/285243.285273
   TILLSON TW, 1980, J COMB THEORY B, V29, P68, DOI 10.1016/0095-8956(80)90044-1
   Zhu YB, 2015, ACM SIGCOMM COMP COM, V45, P523, DOI 10.1145/2785956.2787484
NR 12
TC 0
Z9 0
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2023
VL 43
IS 1
BP 76
EP 82
DI 10.1109/MM.2022.3208746
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8R9FX
UT WOS:000928193400013
DA 2024-07-18
ER

PT J
AU Gorius, JM
   Rokicki, S
   Derrien, S
AF Gorius, Jean-Michel
   Rokicki, Simon
   Derrien, Steven
TI SpecHLS: Speculative Accelerator Design Using High-Level Synthesis
SO IEEE MICRO
LA English
DT Article
AB Custom hardware accelerators usage is shifting toward new application domains such as graph analytics and unstructured text analysis. These applications expose complex control-flow which is challenging to map to hardware, especially when operating from a C/C++ description using high-level synthesis toolchains. Several approaches relying on speculative execution have been proposed to overcome those limitations, but they often fail to handle the multiple interacting speculations required for realistic use-cases. This article proposes a fully automated hardware synthesis flow based on a source-to-source compiler that identifies and explores intricate speculation configurations to generate speculative hardware accelerators.
C1 [Gorius, Jean-Michel; Rokicki, Simon; Derrien, Steven] Univ Rennes, INRIA, CNRS, IRISH, F-35000 Rennes, France.
C3 Universite de Rennes; Centre National de la Recherche Scientifique
   (CNRS); Inria
RP Gorius, JM (corresponding author), Univ Rennes, INRIA, CNRS, IRISH, F-35000 Rennes, France.
EM jean-michel.gorius@irisa.fr; simon.rokicki@irisa.fr;
   steven.derrien@irisa.fr
OI Gorius, Jean-Michel/0000-0002-9065-1717
CR Dai S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P189, DOI 10.1145/3020078.3021754
   Derrien S, 2020, IEEE T COMPUT AID D, V39, P4229, DOI 10.1109/TCAD.2020.3012866
   Josipovic L, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P127, DOI 10.1145/3174243.3174264
   Josipovic L, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P162, DOI 10.1145/3289602.3293914
   Nurvitadhi E, 2011, IEEE T COMPUT AID D, V30, P441, DOI 10.1109/TCAD.2010.2088950
   Peng Tu, 1995, Conference Proceedings of the 1995 International Conference on Supercomputing, P414
   Rangan R, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P177, DOI 10.1109/PACT.2004.1342552
   Takagi T, 2009, I C FIELD PROG LOGIC, P332, DOI 10.1109/FPL.2009.5272276
   Veenboer B, 2017, INT PARALL DISTRIB P, P545, DOI 10.1109/IPDPS.2017.68
   Zhou Y, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P269, DOI 10.1145/3174243.3174255
NR 10
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 99
EP 107
DI 10.1109/MM.2022.3188136
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200010
OA Green Published
DA 2024-07-18
ER

PT J
AU Ke, L
   Zhang, X
   So, J
   Lee, JG
   Kang, SH
   Lee, S
   Han, S
   Cho, Y
   Kim, JH
   Kwon, Y
   Kim, K
   Jung, J
   Yun, I
   Park, SJ
   Park, H
   Song, J
   Cho, J
   Sohn, K
   Kim, NS
   Lee, HHS
AF Ke, Liu
   Zhang, Xuan
   So, Jinin
   Lee, Jong-Geon
   Kang, Shin-Haeng
   Lee, Sukhan
   Han, Songyi
   Cho, YeonGon
   Kim, Jin Hyun
   Kwon, Yongsuk
   Kim, KyungSoo
   Jung, Jin
   Yun, Ilkwon
   Park, Sung Joo
   Park, Hyunsun
   Song, Joonho
   Cho, Jeonghyeon
   Sohn, Kyomin
   Kim, Nam Sung
   Lee, Hsien-Hsin S.
TI Near-Memory Processing in Action: Accelerating Personalized
   Recommendation With AxDIMM
SO IEEE MICRO
LA English
DT Article
AB Near-memory processing (NMP) is a prospective paradigm enabling memory-centric computing. By moving the compute capability next to the main memory (DRAM modules), it can fundamentally address the CPU-memory bandwidth bottleneck and thus effectively improve the performance of memory-constrained workloads. Using the personalized recommendation system as a driving example, we developed a scalable, practical DIMM-based NMP solution tailor-designed for accelerating the inference serving. Our solution is demonstrated on a versatile FPGA-enabled NMP platform called AxDIMM that allows rapid prototyping and evaluation of NMP's performance potential on real hardware under a realistic system setting using industry-representative recommendation framework. We experimentally validated the performance of a two-ranked AxDIMM prototype, which achieves up to 1.89 x speedup in latency and 31.6% memory energy saving for embedding operations. For end-to-end recommendation inference serving, AxDIMM improves the throughput up to 1.5 x and latency-bounded throughput up to 1.77 x respectively.
C1 [Ke, Liu; Lee, Hsien-Hsin S.] Facebook Inc, Cambridge, MA 02142 USA.
   [Ke, Liu] Washington Univ, St Louis, MO 63130 USA.
   [Zhang, Xuan] Washington Univ, Green Dept Elect & Syst Engn, St Louis, MO 63130 USA.
   [So, Jinin; Lee, Jong-Geon; Kang, Shin-Haeng; Lee, Sukhan; Han, Songyi; Cho, YeonGon; Kim, Jin Hyun; Kwon, Yongsuk; Kim, KyungSoo; Jung, Jin; Yun, Ilkwon; Park, Sung Joo; Park, Hyunsun; Song, Joonho; Cho, Jeonghyeon; Sohn, Kyomin; Kim, Nam Sung] Samsung Elect, Hwaseong 16677, Gyeonggi Do, South Korea.
C3 Facebook Inc; Washington University (WUSTL); Washington University
   (WUSTL); Samsung; Samsung Electronics
RP Ke, L (corresponding author), Facebook Inc, Cambridge, MA 02142 USA.
EM ke.l@wustl.edu; xuan.zhang@wustl.edu; jinin.so@samsung.com;
   jgl021.lee@samsung.com; shinhaeng2.kang@gmail.com;
   infinity1026@gmail.com; blairhan0126@gmail.com; yeongon.cho@samsung.com;
   kjh5555@samsung.com; yssh.kwon@samsung.com; ks322.kim@samsung.com;
   jina.jung@samsung.com; ilkwon.yun@samsung.com; sjoo@samsung.com;
   lenasid0911@gmail.com; joonho71.song@samsung.com; caleb1@samsung.com;
   kyomin.sohn@samsung.com; namsung1.kim@samsung.com; leehs@fb.com
RI Lee, Hsien-Hsin S./AAI-4932-2020; Zhang, xiaohui/KEE-5747-2024
OI Lee, JongGeon/0000-0001-9339-3277; Kwon, Yongsuk/0000-0002-1956-4629;
   So, Jinin/0000-0002-7569-3505; Kang, Shin-haeng/0000-0002-0888-4547
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P336, DOI 10.1145/2749469.2750385
   [Anonymous], 2018, COMPETITIVE ANAL SYS
   Caulfield AM, 2016, INT SYMP MICROARCH
   Cheng H., 2016, P 1 WORKSH DEEP LEAR, P7, DOI [DOI 10.1145/2988450.2988454, 10.1145/2988450.2988454]
   Covington P, 2016, PROCEEDINGS OF THE 10TH ACM CONFERENCE ON RECOMMENDER SYSTEMS (RECSYS'16), P191, DOI 10.1145/2959100.2959190
   Gupta U, 2020, ANN I S COM, P982, DOI 10.1109/ISCA45697.2020.00084
   Gupta U, 2020, INT S HIGH PERF COMP, P488, DOI 10.1109/HPCA47549.2020.00047
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   Hwang R, 2020, ANN I S COM, P968, DOI 10.1109/ISCA45697.2020.00083
   Izraelevitz J., 2018, ARXIV190305714
   Ke L, 2020, ANN I S COM, P790, DOI 10.1109/ISCA45697.2020.00070
   Kwon Y, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P740, DOI 10.1145/3352460.3358284
   Lee S, 2021, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA52012.2021.00013
   Nai LF, 2017, INT S HIGH PERF COMP, P457, DOI 10.1109/HPCA.2017.54
   Naumov Maxim, 2019, ARXIV190600091
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Zhao Z, 2019, RECSYS 2019: 13TH ACM CONFERENCE ON RECOMMENDER SYSTEMS, P43, DOI 10.1145/3298689.3346997
   Zhou GR, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P1059, DOI 10.1145/3219819.3219823
NR 18
TC 30
Z9 33
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 116
EP 127
DI 10.1109/MM.2021.3097700
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500015
DA 2024-07-18
ER

PT J
AU Riesebos, L
   Bondurant, B
   Brown, KR
AF Riesebos, Leon
   Bondurant, Brad
   Brown, Kenneth R.
TI Universal Graph-Based Scheduling for Quantum Systems
SO IEEE MICRO
LA English
DT Article
DE Scheduling; Calibration; Force; Quantum system; Pipelines; Logic gates;
   Qubit
AB High fidelity operation of a quantum system requires precise tuning of control parameters. Calibration of a quantum system is often achieved by running complex series of dependent experiments and a full system calibration can require tens of calibration experiments to complete. Optimal control parameters drift over time, and components of experimental quantum systems are susceptible to failure. Hence, continuous operation of a quantum system requires automated background processes such as frequent recalibration and monitoring. In this article, we present a scheduling toolkit that schedules experiments based on a directed acyclic graph using a configurable traversal algorithm. Our scheduler can be triggered from any process, enabling universal feedback between the scheduler and the quantum control system. To demonstrate the capabilities of our system, we implemented a complex system calibration algorithm based on our scheduling toolkit.
C1 [Riesebos, Leon; Bondurant, Brad] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Brown, Kenneth R.] Duke Univ, Elect & Comp Engn, Durham, NC 27708 USA.
C3 Duke University; Duke University
RP Riesebos, L (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
EM leon.riesebos@duke.edu; brad.bondurant@duke.edu;
   kenneth.r.brown@duke.edu
RI Brown, Kenneth R/E-5844-2010
OI Riesebos, Leon/0000-0002-7337-5589; Bondurant, Brad/0000-0001-6341-5113
FU EPiQC, a National Science Foundation (NSF) Expeditions in Computing
   [1832377]; Office of the Director of National Intelligence-Intelligence
   Advanced Research Projects Activity through an Army Research Office
   [W911NF-16-1-0082]; U.S. Department of Energy, Office of Advanced
   Scientific Computing Research QSCOUT Program; NSF STAQ project
   [1818914]; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [1832377] Funding Source:
   National Science Foundation
FX This work was supported by EPiQC, a National Science Foundation (NSF)
   Expeditions in Computing (1832377), the Office of the Director of
   National Intelligence-Intelligence Advanced Research Projects Activity
   through an Army Research Office contract (W911NF-16-1-0082), the NSF
   STAQ project (1818914), and the U.S. Department of Energy, Office of
   Advanced Scientific Computing Research QSCOUT Program.
CR Arute F, 2019, NATURE, V574, P505, DOI 10.1038/s41586-019-1666-5
   Chong FT, 2017, NATURE, V549, P180, DOI 10.1038/nature23459
   Fu X., 2019, INT S HIGH PERF COMP, P224, DOI DOI 10.1109/HPCA.2019.00040
   Kasprowicz G, 2020, OSA QUANTUM 20 C, DOI [DOI 10.1364/QUANTUM.2020.QTU8B.14, 10.1364/quantum.2020.qtu8b.14, 10.1364/QUANTUM.2020.QTu8B.14]
   Kelly J., 2018, ARXIV180303226
   Riesebos L., 2021, DUKE ARTIQ EXTENSION
   Riesebos L., 2019, P IEEE INT S CIRC SY, P1
   Schäfer VM, 2018, NATURE, V555, P75, DOI 10.1038/nature25737
   Sionneau Y., 2016, ARTIQ 1 0
   Smith RS., 2016, ARXIV PREPRINT ARXIV
   Svore K, 2018, RWDSL2018: PROCEEDINGS OF THE REAL WORLD DOMAIN SPECIFIC LANGUAGES WORKSHOP 2018, DOI 10.1145/3183895.3183901
   Wittler N., 2020, INTEGRATED TOOL SET, DOI [10.1103/PhysRevApplied.15.034080, DOI 10.1103/PHYSREVAPPLIED.15.034080]
NR 12
TC 2
Z9 4
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 57
EP 65
DI 10.1109/MM.2021.3094968
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800017
OA hybrid
DA 2024-07-18
ER

PT J
AU Shalev, L
   Ayoub, H
   Bshara, N
   Sabbag, E
AF Shalev, Leah
   Ayoub, Hani
   Bshara, Nafea
   Sabbag, Erez
TI A Cloud-Optimized Transport Protocol for Elastic and Scalable HPC
SO IEEE MICRO
LA English
DT Article
DE Reliability; Out of order; Semantics; Kernel; Hardware; Bandwidth; Cloud
   computing
AB Amazon Web Services (AWS) took a fresh look at the network to provide consistently low latency required for supercomputing applications, while keeping the benefits of public cloud: scalability, elastic on-demand capacity, cost effectiveness, and fast adoption of newer CPUs and GPUs. We built a new network transport protocol, scalable reliable datagram (SRD), designed to utilize modern commodity multitenant datacenter networks (with a large number of network paths) while overcoming their limitations (load imbalance and inconsistent latency when unrelated flows collide). Instead of preserving packets order, SRD sends the packets over as many network paths as possible, while avoiding overloaded paths. To minimize jitter and to ensure the fastest response to network congestion fluctuations, SRD is implemented in the AWS custom Nitro networking card. SRD is used by HPC/ML frameworks on EC2 hosts via AWS elastic fabric adapter kernel-bypass interface.
C1 [Shalev, Leah; Ayoub, Hani; Bshara, Nafea; Sabbag, Erez] Annapurna Labs, Amazon Web Serv, Hod Hasharon, Israel.
RP Shalev, L (corresponding author), Annapurna Labs, Amazon Web Serv, Hod Hasharon, Israel.
EM shalevl@amazon.com; ayoubh@amazon.com; nafea@amazon.com;
   esabbag@amazon.com
CR Al-Fares M., 2010, Nsdi, V10
   [Anonymous], INFINIBAND ARCHITECT, V1
   Cardwell N., 2017, ACM Queue, V14, P20
   Chakraborty S, 2019, SYMP HI PER INT, P40, DOI 10.1109/HOTI.2019.00023
   Ghorbani S, 2017, SIGCOMM '17: PROCEEDINGS OF THE 2017 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P225, DOI 10.1145/3098822.3098839
   Guo CX, 2016, PROCEEDINGS OF THE 2016 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '16), P202
   Handley M, 2017, SIGCOMM '17: PROCEEDINGS OF THE 2017 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P29, DOI 10.1145/3098822.3098825
   Hopps C.E., 2000, Analysis of an Equal-Cost Multi-Path Algorithm, DOI [10.17487/RFC2992, DOI 10.17487/RFC2992]
   Mittal R, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P313, DOI 10.1145/3230543.3230557
   Vanini E., 2017, P 14 USENIX C NETW S
NR 10
TC 22
Z9 24
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2020
VL 40
IS 6
BP 67
EP 73
DI 10.1109/MM.2020.3016891
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5BG
UT WOS:000582591600009
DA 2024-07-18
ER

PT J
AU Alser, M
   Bingöl, Z
   Cali, DS
   Kim, J
   Ghose, S
   Alkan, C
   Mutlu, O
AF Alser, Mohammed
   Bingol, Zulal
   Cali, Damla Senol
   Kim, Jeremie
   Ghose, Saugata
   Alkan, Can
   Mutlu, Onur
TI Accelerating Genome Analysis: A Primer on an Ongoing Journey
SO IEEE MICRO
LA English
DT Article
DE Genomics; Bioinformatics; Indexing; Sequential analysis; Memory
   management
ID ALIGNMENT
AB Genome analysis fundamentally starts with a process known as read mapping, where sequenced fragments of an organism's genome are compared against a reference genome. Read mapping is currently a major bottleneck in the entire genome analysis pipeline, because state-of-the-art genome sequencing technologies are able to sequence a genome much faster than the computational techniques employed to analyze the genome. We describe the ongoing journey in significantly improving the performance of read mapping. We explain state-of-the-art algorithmic methods and hardware-based acceleration approaches. Algorithmic approaches exploit the structure of the genome as well as the structure of the underlying hardware. Hardware-based acceleration approaches exploit specialized microarchitectures or various execution paradigms (e.g., processing inside or near memory). We conclude with the challenges of adopting these hardware-accelerated read mappers.
C1 [Alser, Mohammed; Kim, Jeremie; Mutlu, Onur] Swiss Fed Inst Technol, Zurich, Switzerland.
   [Bingol, Zulal; Alkan, Can; Mutlu, Onur] Bilkent Univ, Ankara, Turkey.
   [Cali, Damla Senol; Kim, Jeremie; Ghose, Saugata; Mutlu, Onur] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Ghose, Saugata] Univ Illinois, Urbana, IL USA.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; Ihsan
   Dogramaci Bilkent University; Carnegie Mellon University; University of
   Illinois System; University of Illinois Urbana-Champaign
RP Alser, M (corresponding author), Swiss Fed Inst Technol, Zurich, Switzerland.
EM alserm@inf.ethz.ch; bingol@bilkent.edu.tr; dsenol@andrew.cmu.edu;
   jeremie.kim@inf.ethz.ch; ghose@illinois.edu; calkan@cs.bilkent.edu.tr;
   omutlu@gmail.com
RI Alkan, Can/D-2982-2009; Ghose, Saugata/GPK-2625-2022; Senol Cali,
   Damla/ABE-1575-2021; Alser, Mohammed/B-1809-2014
OI Alkan, Can/0000-0002-5443-0706; Ghose, Saugata/0000-0002-9138-0613;
   Senol Cali, Damla/0000-0002-3665-6285; Alser,
   Mohammed/0000-0002-6117-3701
FU Intel; Semiconductor Research Corporation; VMware; National Institutes
   of Health (NIH)
FX The work of Onur Mutlu's SAFARI Research Group was supported by funding
   from Intel, the Semiconductor Research Corporation, VMware, and the
   National Institutes of Health (NIH).
CR Ahmed N, 2019, BMC BIOINFORMATICS, V20, DOI 10.1186/s12859-019-3086-9
   Alser M., 2020, ARXIV200300110
   Alser M, 2019, BIOINFORMATICS, V35, P4255, DOI 10.1093/bioinformatics/btz234
   Banerjee SS, 2019, IEEE T COMPUT, V68, P331, DOI 10.1109/TC.2018.2875733
   Cali DS, 2019, BRIEF BIOINFORM, V20, P1542, DOI 10.1093/bib/bby017
   Chen P, 2014, IEEE ACM T COMPUT BI, V11, P840, DOI 10.1109/TCBB.2014.2326876
   Daily J, 2016, BMC BIOINFORMATICS, V16, DOI 10.1186/s12859-016-0930-z
   Sandes EFD, 2016, IEEE T PARALL DISTR, V27, P2838, DOI 10.1109/TPDS.2016.2515597
   Fujiki D, 2018, CONF PROC INT SYMP C, P69, DOI 10.1109/ISCA.2018.00017
   Ghose S, 2019, IBM J RES DEV, V63, DOI 10.1147/JRD.2019.2934048
   Goyal A., 2017, Open J Genet, V7, P9, DOI [DOI 10.4236/OJGEN.2017.71002, 10.4236/ojgen.2017, DOI 10.4236/OJGEN.2017]
   Gupta SD, 2019, INT RELIAB PHY SYM, DOI 10.1109/irps.2019.8720595
   Huangfu WQ, 2018, DES AUT CON, DOI 10.1145/3195970.3196098
   Kim JS, 2018, BMC GENOMICS, V19, DOI 10.1186/s12864-018-4460-0
   Langarita R, 2022, IEEE ACM T COMPUT BI, V19, P355, DOI 10.1109/TCBB.2020.3000253
   Langmead B, 2018, NAT REV GENET, V19, P208, DOI 10.1038/nrg.2017.113
   Li H, 2018, BIOINFORMATICS, V34, P3094, DOI 10.1093/bioinformatics/bty191
   Mutlu O, 2019, MICROPROCESS MICROSY, V67, P28, DOI 10.1016/j.micpro.2019.01.009
   Rizk G, 2010, BIOINFORMATICS, V26, P2534, DOI 10.1093/bioinformatics/btq485
   Saier MH, 2007, WATER AIR SOIL POLL, V181, P1, DOI 10.1007/s11270-007-9372-6
   Slater GS, 2005, BMC BIOINFORMATICS, V6, DOI 10.1186/1471-2105-6-31
   Sosic M, 2017, BIOINFORMATICS, V33, P1394, DOI 10.1093/bioinformatics/btw753
   Stephens ZD, 2015, PLOS BIOL, V13, DOI 10.1371/journal.pbio.1002195
   Turakhia Y, 2018, ACM SIGPLAN NOTICES, V53, P199, DOI [10.1145/3296957.3173193, 10.1145/3173162.3173193]
   UKKONEN E, 1985, INFORM CONTROL, V64, P100, DOI 10.1016/S0019-9958(85)80046-2
   Xia F, 2018, INTERDISCIP SCI, V10, P176, DOI 10.1007/s12539-017-0225-8
   Zhang Z, 2000, J COMPUT BIOL, V7, P203, DOI 10.1089/10665270050081478
NR 27
TC 38
Z9 40
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2020
VL 40
IS 5
BP 65
EP 75
DI 10.1109/MM.2020.3013728
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NM0IW
UT WOS:000567789900010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Gliksberg, J
   Capra, A
   Louvet, A
   García, PJ
   Sohier, D
AF Gliksberg, John
   Capra, Antoine
   Louvet, Alexandre
   Javier Garcia, Pedro
   Sohier, Devan
TI High-Quality Fault Resiliency in Fat Trees
SO IEEE MICRO
LA English
DT Article
AB Coupling regular topologies with optimized routing algorithms is key in pushing the performance of interconnection networks of supercomputers. In this article, wepresent Dmodc, a fast deterministic routing algorithmfor parallel generalized fat trees (PGFTs), whichminimizes congestion risk even undermassive network degradation caused by equipment failure. Dmodc computes forwarding tables witha closed-formarithmetic formula by relying on a fast preprocessing phase. This allowscomplete rerouting of networks with tens of thousands of nodes in less than a second. In turn, this greatly helps centralized fabric management react to faults with high-quality routing tables and has no impact on running applications in current and future very large scale high-performance computing clusters.
C1 [Gliksberg, John; Sohier, Devan] Versailles St Quentin En Yvelines Univ, Versailles, France.
   [Gliksberg, John] Atos, Paris, France.
   [Gliksberg, John] Castilla La Mancha Univ, Ciudad Real, Spain.
   [Capra, Antoine] Atos, BXI Projects 2, Paris, France.
   [Louvet, Alexandre] Atos, Multiple BXI Projects, Paris, France.
   [Javier Garcia, Pedro] Castilla La Mancha Univ, Comp Architecture & Technol, Ciudad Real, Spain.
C3 Universite Paris Saclay; Universidad de Castilla-La Mancha; Universidad
   de Castilla-La Mancha
RP Gliksberg, J (corresponding author), Versailles St Quentin En Yvelines Univ, Versailles, France.; Gliksberg, J (corresponding author), Atos, Paris, France.; Gliksberg, J (corresponding author), Castilla La Mancha Univ, Ciudad Real, Spain.
EM john.gliksberg@uvsq.fr; antoine.capra@atos.net;
   alexandre.louvet@atos.net; pedrojavier.garcia@uclm.es;
   devan.sohier@uvsq.fr
RI Louvet, Alexandre/S-4422-2018; García, Pedro Javier García/R-6688-2017
OI García, Pedro Javier García/0000-0002-7350-6067
FU Programme des Investissements d'Avenir; Spanish Ministry of Science,
   Innovation and Universities [RTI2018-098156-B-C52]; JCCM
   [SBPLY/17/180501/000498]
FX This research has been undertaken under a cooperation between CEA and
   Atos, with the goal of codesigning extreme computing solutions. This
   work was supported in part by a grant of Programme des Investissements
   d'Avenir; and in part jointly by the Spanish Ministry of Science,
   Innovation and Universities under the project RTI2018-098156-B-C52 and
   by JCCM under project SBPLY/17/180501/000498. BXI development was also
   part of ELCI, the French FSN (Fond pour la Societe Numerique)
   cooperative project that associates academic and industrial partners to
   design and provide software components for new generations of HPC
   datacenters.
CR [Anonymous], 2019, BULL EXASCALE INTERC
   Connors TA, 2019, IEEE SYM PARA DISTR, P859, DOI 10.1109/IPDPSW.2019.00141
   Domke J, 2014, INT CONF HIGH PERFOR, P597, DOI 10.1109/SC.2014.54
   Gliksberg J., 2019, P 26 S HIGH PERF INT
   OpenSM, 2007, CURRENT OPENSM ROUTI
   Quintin JN, 2016, 2016 2ND IEEE INTERNATIONAL WORKSHOP ON HIGH-PERFORMANCE INTERCONNECTION NETWORKS IN THE EXASCALE AND BIG-DATA ERA (HIPINEB), P16, DOI 10.1109/HIPINEB.2016.10
   Strohmaier E., 2019, TOP500 1993 2018
   Vignéras P, 2016, J SUPERCOMPUT, V72, P4418, DOI 10.1007/s11227-016-1755-2
   Villanueva J. C., 2015, TECH REP
   Zahavi E., 2010, 776 IRW J JAC CTR CO
   Zahavi E., 2010, CONCURRENCY COMPUTAT
   Zahavi E, 2014, SYMP HI PER INT, P41, DOI 10.1109/HOTI.2014.19
NR 12
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 44
EP 49
DI 10.1109/MM.2019.2949978
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kwon, Y
   Rhu, M
AF Kwon, Youngeun
   Rhu, Minsoo
TI A Disaggregated Memory System for Deep Learning
SO IEEE MICRO
LA English
DT Article
AB As the complexity of deep learning (DL) models scales up, computer architects are faced with a memory "capacity" wall, where the limited physical memory inside the accelerator device constrains the algorithm that can be trained and deployed. This article summarizes our recent work on designing an accelerator-centric, disaggregated memory system for DL.
C1 [Kwon, Youngeun; Rhu, Minsoo] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Kwon, Y (corresponding author), Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon, South Korea.
EM yekwon@kaist.ac.kr; mrhu@kaist.ac.kr
RI Rhu, Minsoo/JZD-9478-2024
OI Kwon, Youngeun/0000-0002-4020-8995
FU Samsung Research Funding Center of Samsung Electronics [SRFC-TB1703-03];
   Engineering Research Center Program through the National Research
   Foundation of Korea (NRF) - Korean Government MSIT
   [NRF-2018R1A5A1059921]
FX This work was supported in part by the Samsung Research Funding Center
   of Samsung Electronics under Grant SRFC-TB1703-03 and in part by the
   Engineering Research Center Program through the National Research
   Foundation of Korea (NRF) funded by the Korean Government MSIT under
   Grant NRF-2018R1A5A1059921.
CR [Anonymous], 2018, REALIZING VALUE LARG
   [Anonymous], 2019, ARXIV190603109
   Chan E., 2006, Proceedings of the 2006 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming PPoPP'06, P2, DOI 10.1145/1122971.1122975
   Hestness J, 2019, PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), P1, DOI 10.1145/3293883.3295710
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kim G, 2013, INT CONFER PARA, P145, DOI 10.1109/PACT.2013.6618812
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwon Y, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P148, DOI 10.1109/MICRO.2018.00021
   Kwon Y, 2018, IEEE COMPUT ARCHIT L, V17, P134, DOI 10.1109/LCA.2018.2823302
   Lim K, 2009, CONF PROC INT SYMP C, P267, DOI 10.1145/1555815.1555789
   Park J., 2018, Deep Learning Inference in Facebook Data Centers: Characterization, Performance Optimizations and Hardware Implications
   Rhu M, 2016, INT SYMP MICROARCH
NR 12
TC 13
Z9 13
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 82
EP 90
DI 10.1109/MM.2019.2929165
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600011
DA 2024-07-18
ER

PT J
AU Venkataramani, S
   Choi, J
   Srinivasan, V
   Wang, W
   Zhang, JT
   Schaal, M
   Serrano, MJ
   Ishizaki, K
   Inoue, H
   Ogawa, E
   Ohara, M
   Chang, L
   Gopalakrishnan, K
AF Venkataramani, Swagath
   Choi, Jungwook
   Srinivasan, Vijayalakshmi
   Wang, Wei
   Zhang, Jintao
   Schaal, Marcel
   Serrano, Mauricio J.
   Ishizaki, Kazuaki
   Inoue, Hiroshi
   Ogawa, Eri
   Ohara, Motiyoshi
   Chang, Leland
   Gopalakrishnan, Kailash
TI DEEPTOOLS: Compiler and Execution Runtime Extensions for RAPiD AI
   Accelerator
SO IEEE MICRO
LA English
DT Article
AB The ubiquitous adoption of systems specialized for AI requires bridging two seemingly conflicting challenges-the need to deliver extreme processing efficiencies while employing familiar programming interfaces, making them compelling even for nonexpert users. We take a significant first step towards this goal and present an end-to-end software stack for the RAPID AI accelerator developed by IBM Research. We present a set of software extensions, called DEEPTOOLS, that leverage and work within popular deep learning frameworks. DEEPTOOLS requires no additional user input and enables aggressive, accelerator-specific performance optimization akin to a full, custom framework. DEEPTOOLS has two key components: 1) a compiler runtime called DeepRT, which automatically identifies how best to execute a given DNN graph on RAPID and constructs the requisite program binaries; and 2) an execution runtime called RAPiDLiB, which triggers and manages the execution of compute and data-transfer operations on RAPID. We integrate DEEPTOOLS with TensorFlow and map popular DNNs (AlexNet, VGG, ResNet, LSTM) to RAPID. We demonstrate substantial improvement in performance over hand-tuned mappings.
C1 [Venkataramani, Swagath; Choi, Jungwook; Srinivasan, Vijayalakshmi; Wang, Wei; Zhang, Jintao; Schaal, Marcel; Serrano, Mauricio J.; Ishizaki, Kazuaki; Inoue, Hiroshi; Ogawa, Eri; Ohara, Motiyoshi; Chang, Leland; Gopalakrishnan, Kailash] Ibm Res Labs, Yorktown Hts, NY 10598 USA.
RP Venkataramani, S (corresponding author), Ibm Res Labs, Yorktown Hts, NY 10598 USA.
EM Swagath.Venkataramani@ibm.com; choij@us.ibm.com; viji@us.ibm.com;
   weiwang@us.ibm.com; jintao.zhang@ibm.com; marcel.schaal@ibm.com;
   mserrano@us.ibm.com; ishizaki@jp.ibm.com; inouehrs@jp.ibm.com;
   erio@jp.ibm.com; ohara@jp.ibm.com; lelandc@us.ibm.com;
   kailash@us.ibm.com
RI Choi, Jungwook/AAA-2088-2020; Venkataramani, Swagath/AAA-9473-2022
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Cyphers S., 2018, ARXIV180108058
   Fleischer B, 2018, SYMP VLSI CIRCUITS, P35, DOI 10.1109/VLSIC.2018.8502276
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Ogawa E, 2019, PROC IEEE COOL CHIPS, DOI 10.1109/coolchips.2019.8721357
   Rotem N., 2018, GLOW GRAPH LOWERING
   Venkataramani S, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P13, DOI 10.1145/3079856.3080244
   Venkataramani S, 2017, INT CONFER PARA, P146, DOI 10.1109/PACT.2017.39
NR 11
TC 17
Z9 18
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 102
EP 111
DI 10.1109/MM.2019.2931584
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600013
DA 2024-07-18
ER

PT J
AU Kolli, A
   Gogte, V
   Saidi, A
   Diestelhorst, S
   Wang, W
   Chen, PM
   Narayanasamy, S
   Wenisch, TF
AF Kolli, Aasheesh
   Gogte, Vaibhav
   Saidi, Ali
   Diestelhorst, Stephan
   Wang, William
   Chen, Peter M.
   Narayanasamy, Satish
   Wenisch, Thomas F.
TI Language Support for Memory Persistency
SO IEEE MICRO
LA English
DT Article
AB Memory persistency models enable maintaining recoverable data structures in persistent memories and prior work has proposed ISA-level persistency models. In addition to these models, we argue for extending language-level memory models to provide persistence semantics. We present a taxonomy of guarantees a language-level persistency model could provide and characterize their programmability and performance.
C1 [Kolli, Aasheesh] Penn State Univ, State Coll, Comp Sci & Engn, University Pk, PA 16802 USA.
   [Kolli, Aasheesh] VMware Res, Palo Alto, CA 94304 USA.
   [Gogte, Vaibhav; Wang, William; Narayanasamy, Satish; Wenisch, Thomas F.] Univ Michigan, Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Saidi, Ali] Amazon Web Serv, Seattle, WA USA.
   [Diestelhorst, Stephan; Chen, Peter M.] ARM Res, Cambridge, England.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; VMware, Inc.; University of Michigan System; University
   of Michigan; Amazon.com
RP Kolli, A (corresponding author), Penn State Univ, State Coll, Comp Sci & Engn, University Pk, PA 16802 USA.; Kolli, A (corresponding author), VMware Res, Palo Alto, CA 94304 USA.
OI Narayanasamy, Satish/0000-0001-5016-1214
CR [Anonymous], DEPR PCOMMIT INSTR
   [Anonymous], 2014, Technical Report HPL- 2014-70
   [Anonymous], 2015, INT MICR PROD BREAKT
   [Anonymous], 2016, PROC 49 ANN IEEEACM
   Blundell C, 2009, CONF PROC INT SYMP C, P233
   Chakrabarti DR, 2014, ACM SIGPLAN NOTICES, V49, P433, DOI [10.1145/2660193.2660224, 10.1145/2714064.2660224]
   Coburn J, 2011, ACM SIGPLAN NOTICES, V46, P105, DOI [10.1145/1961295.1950380, 10.1145/1961296.1950380]
   Gogte V, 2018, PROCEEDINGS OF THE 39TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, PLDI 2018, P46, DOI 10.1145/3192366.3192367
   Intel, 2019, INT 64 IA 32 ARCH SO
   Kolli A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P481, DOI [10.1145/3079856.3080229, 10.1145/3140659.3080229]
   Kolli A, 2016, ACM SIGPLAN NOTICES, V51, P399, DOI 10.1145/2954679.2872381
   Pelley S, 2014, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA.2014.6853222
NR 12
TC 4
Z9 4
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 94
EP 102
DI 10.1109/MM.2019.2910821
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700012
DA 2024-07-18
ER

PT J
AU Ozdal, MM
   Yesil, S
   Kim, T
   Ayupov, A
   Greth, J
   Burns, S
   Ozturk, O
AF Ozdal, Muhammet Mustafa
   Yesil, Serif
   Kim, Taemin
   Ayupov, Andrey
   Greth, John
   Burns, Steven
   Ozturk, Ozcan
TI GRAPH ANALYTICS ACCELERATORS FOR COGNITIVE SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE PROPOSES AN ACCELERATOR ARCHITECTURE SPECIFICALLY OPTIMIZED FOR VERTEX-CENTRIC GRAPH APPLICATIONS WITH IRREGULAR MEMORY ACCESS PATTERNS, ASYNCHRONOUS EXECUTION, AND ASYMMETRIC CONVERGENCE. THE PROPOSED ARCHITECTURE ADDRESSES THE LIMITATIONS OF EXISTING CPU AND GPU SYSTEMS WHILE PROVIDING A CUSTOMIZABLE TEMPLATE. EXPERIMENTS SHOW THAT THE GENERATED ACCELERATORS CAN OUTPERFORM A HIGH-END CPU SYSTEM WITH UP TO 3 TIMES BETTER PERFORMANCE AND 65 TIMES BETTER POWER EFFICIENCY.
C1 [Ozdal, Muhammet Mustafa; Ozturk, Ozcan] Bilkent Univ, Dept Comp Engn, Ankara, Turkey.
   [Yesil, Serif] Univ Illinois, Dept Comp Sci, Urbana, IL USA.
   [Kim, Taemin; Ayupov, Andrey; Burns, Steven] Intel, Strateg CAD Labs, Santa Clara, CA USA.
   [Greth, John] Intel, Data Ctr Grp, Santa Clara, CA USA.
C3 Ihsan Dogramaci Bilkent University; University of Illinois System;
   University of Illinois Urbana-Champaign; Intel Corporation; Intel
   Corporation
RP Ozdal, MM (corresponding author), Bilkent Univ, Dept Comp Engn, Ankara, Turkey.
EM ozdal@cs.bilkent.edu.tr; syesil2@illinois.edu; taemin.kim@intel.com;
   andrey.ayupov@intel.com; john.greth@intel.com; steven.m.burns@intel.com;
   ozturk@cs.bilkent.edu.tr
RI Ozdal, Mustafa/K-5298-2015; Ozturk, Ozcan/G-5184-2011
FU European Union under Marie Sklodowska-Curie grant [704476]; Marie Curie
   Actions (MSCA) [704476] Funding Source: Marie Curie Actions (MSCA)
FX A preliminary version of this article was published in the Proceedings
   of the 2016 ACM/ IEEE International Symposium on Computer Architecture
   (ISCA).<SUP>7</SUP> This project has received funding from the European
   Union's Horizon 2020 research and innovation program under the Marie
   Sklodowska-Curie grant agreement no 704476.
CR Ahmad M., 2016, P 2 WORKSH COGN ARCH
   Bilmes JA, 2004, IMA VOL MATH APPL, V138, P191
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Erkan G, 2004, J ARTIF INTELL RES, V22, P457, DOI 10.1613/jair.1523
   Hurwitz J., 2015, RELTIO BLOG     0921
   Low Y, 2012, PROC VLDB ENDOW, V5, P716, DOI 10.14778/2212351.2212354
   Mihalcea, 2004, P EMNLP, P401, DOI DOI 10.3115/1219044.1219064
   Nambiar R., 2016, PERF EV BENCHM TRAD, V9508
   Nambiar R., 2016, 7 TPC TECHN C, V9508
   Ozdal MM, 2016, CONF PROC INT SYMP C, P166, DOI 10.1109/ISCA.2016.24
   Ozdal MM, 2015, ICCAD-IEEE ACM INT, P676, DOI 10.1109/ICCAD.2015.7372635
   Sbodio L., 2016, IBM RES BLOG    0118
NR 12
TC 4
Z9 6
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2017
VL 37
IS 1
BP 42
EP 51
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EP1CT
UT WOS:000397123700007
DA 2024-07-18
ER

PT J
AU Suresh, CKH
   Mazumdar, B
   Ali, SS
   Sinanoglu, O
AF Suresh, Chandra K. H.
   Mazumdar, Bodhisatwa
   Ali, Sk Subidh
   Sinanoglu, Ozgur
TI A COMPARATIVE SECURITY ANALYSIS OF CURRENT AND EMERGING TECHNOLOGIES
SO IEEE MICRO
LA English
DT Article
ID HARDWARE SECURITY; DESIGN; FETS
AB The challenges of cmos technology below the 20-nm level have led researchers to explore new nanotechnologies, such as nanoelectromechanical systems (nems) and carbon nanotube (cnt), which offer potential benefits in power, performance, and reliability. The authors perform a security analysis of nems and cnt and highlight the key features of these post-cmos technologies that can inform the design of secure systems.
C1 [Suresh, Chandra K. H.] NYU, Elect Engn, New York, NY 10003 USA.
   [Mazumdar, Bodhisatwa] NYU Abu Dhabi, DfX Lab, New York, NY USA.
   [Ali, Sk Subidh] Indian Inst Technol, Dept Comp Sci & Engn, Tirupati, Andhra Pradesh, India.
   [Sinanoglu, Ozgur] NYU Abu Dhabi, Dept Elect & Comp Engn, New York, NY USA.
   [Sinanoglu, Ozgur] NYU Abu Dhabi, Design Excellence Lab, New York, NY USA.
C3 New York University; New York University Tandon School of Engineering;
   Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Tirupati
RP Suresh, CKH (corresponding author), NYU, Elect Engn, New York, NY 10003 USA.
EM ckh261@nyu.edu; bm105@nyu.edu; subidh@iittp.ac.in; os22@nyu.edu
RI Subidh Ali, Sk/HMD-5944-2023
OI Subidh Ali, Sk/0000-0001-5942-4455; Sinanoglu, Ozgur/0000-0003-0782-0397
FU Army Research Office [65513-CS]
FX This work was supported by Army Research Office grant number 65513-CS.
CR Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   Amarú L, 2015, P IEEE, V103, P2168, DOI 10.1109/JPROC.2015.2460377
   [Anonymous], ESSENTIALS ELECT TES
   Bi Y, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P305, DOI 10.1145/2902961.2903041
   Bi Y, 2014, ASIAN TEST SYMPOSIUM, P342, DOI 10.1109/ATS.2014.69
   Bobba S, 2009, DES AUT TEST EUROPE, P616
   Bogdanov A, 2007, LECT NOTES COMPUT SC, V4727, P450
   Chen A, 2016, DES AUT TEST EUROPE, P1544
   Chen F., 2011, THESIS
   Henry MB, 2013, IEEE T CIRCUITS-I, V60, P290, DOI 10.1109/TCSI.2012.2215785
   Jeon J, 2010, IEEE ELECTR DEVICE L, V31, P371, DOI 10.1109/LED.2009.2039916
   Kim YB, 2011, TRANS ELECTR ELECTRO, V12, P175, DOI 10.4313/TEEM.2011.12.5.175
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Konigsmark STC, 2014, ASIA S PACIF DES AUT, P73, DOI 10.1109/ASPDAC.2014.6742869
   Koushanfar F, 2012, IEEE T INF FOREN SEC, V7, P51, DOI 10.1109/TIFS.2011.2163307
   Lee CS, 2015, IEEE T ELECTRON DEV, V62, P3070, DOI 10.1109/TED.2015.2457424
   Lin L, 2009, DES AUT CON, P238
   Lin YM, 2005, IEEE T NANOTECHNOL, V4, P481, DOI 10.1109/TNANO.2005.851427
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rajendran J, 2012, DES AUT CON, P83
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Schneider T, 2015, LECT NOTES COMPUT SC, V9293, P495, DOI 10.1007/978-3-662-48324-4_25
   Spencer M, 2011, IEEE J SOLID-ST CIRC, V46, P308, DOI 10.1109/JSSC.2010.2074370
   Tans SJ, 1998, NATURE, V393, P49, DOI 10.1038/29954
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Torrance R, 2011, DES AUT CON, P333
   WELCH BL, 1947, BIOMETRIKA, V34, P28, DOI 10.2307/2332510
   Zhang J, 2011, IEEE T COMPUT AID D, V30, P1103, DOI 10.1109/TCAD.2011.2121010
NR 28
TC 3
Z9 3
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2016
VL 36
IS 5
BP 50
EP 61
DI 10.1109/MM.2016.87
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6DW
UT WOS:000390422200007
DA 2024-07-18
ER

PT J
AU Yazdanbakhsh, A
   Balasubramanian, R
   Nowatzki, T
   Sankaralingam, K
AF Yazdanbakhsh, Amir
   Balasubramanian, Raghuraman
   Nowatzki, Tony
   Sankaralingam, Karthikeyan
TI COMPREHENSIVE CIRCUIT FAILURE PREDICTION FOR LOGIC AND SRAM USING
   VIRTUAL AGING
SO IEEE MICRO
LA English
DT Article
ID IMPACT
AB A comprehensive failure-prediction technique for many-core processors addresses wear out in harsh environments for logic and static RAM using virtual aging. the design has a simple implementation and delivers low complexity, low overhead, and high accuracy. the system ensures no corruptions or missed errors from wear-out failures and predicts failures within 0.4 days for logic and within milliseconds for SRAM.
C1 [Yazdanbakhsh, Amir] Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
   [Balasubramanian, Raghuraman] Univ Wisconsin, Comp Sci, Madison, WI 53706 USA.
   [Nowatzki, Tony; Sankaralingam, Karthikeyan] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
   [Sankaralingam, Karthikeyan] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
RP Yazdanbakhsh, A (corresponding author), Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
EM a.yazdanbakhsh@gatech.edu; raghuraman.b@gmail.com; tjn@cs.wisc.edu;
   karu@cs.wisc.edu
RI Yazdanbakhsh, Amir/AAG-4226-2022; Nowatzki, Tony/U-1173-2019;
   Yazdanbakhsh, Amir/AFK-5828-2022
OI Nowatzki, Tony/0000-0001-8483-3824; Yazdanbakhsh,
   Amir/0000-0001-8199-7671
CR [Anonymous], P INT S COMP ARCH SA
   [Anonymous], RELIABILITY WEAROUT
   Balasubramanian Raghuraman, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P123, DOI 10.1145/2540708.2540720
   Bansal A, 2009, MICROELECTRON RELIAB, V49, P642, DOI 10.1016/j.microrel.2009.03.016
   Blome J, 2007, INT SYMP MICROARCH, P109, DOI 10.1109/MICRO.2007.35
   Haggag A, 2006, INT RELIAB PHY SYM, P541, DOI 10.1109/RELPHY.2006.251276
   Kang K, 2007, IEEE T COMPUT AID D, V26, P1770, DOI 10.1109/TCAD.2007.896317
   Kang K, 2007, IEEE IC CAD, P730, DOI 10.1109/ICCAD.2007.4397352
   Kim TTH, 2013, J SEMICOND TECH SCI, V13, P87, DOI 10.5573/JSTS.2013.13.2.87
   Kothawade S, 2012, PR IEEE COMP DESIGN, P345, DOI 10.1109/ICCD.2012.6378662
   Smolens J.C., 2007, 3 IEEE WORKSH SIL ER
   Zandian B, 2010, I C DEPEND SYS NETWO, P151, DOI 10.1109/DSN.2010.5544916
NR 12
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2015
VL 35
IS 6
BP 24
EP 36
DI 10.1109/MM.2015.136
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA3SW
UT WOS:000367720200004
DA 2024-07-18
ER

PT J
AU Chen, TS
   Du, ZD
   Sun, NH
   Wang, J
   Wu, CY
   Chen, YJ
   Temam, O
AF Chen, Tianshi
   Du, Zidong
   Sun, Ninghui
   Wang, Jia
   Wu, Chengyong
   Chen, Yunji
   Temam, Olivier
TI A HIGH-THROUGHPUT NEURAL NETWORK ACCELERATOR
SO IEEE MICRO
LA English
DT Article
AB THE AUTHORS DESIGNED AN ACCELERATOR ARCHITECTURE FOR LARGE-SCALE NEURAL NETWORKS, WITH AN EMPHASIS ON THE IMPACT OF MEMORY ON ACCELERATOR DESIGN, PERFORMANCE, AND ENERGY. IN THIS ARTICLE, THEY PRESENT A CONCRETE DESIGN AT 65 NM THAT CAN PERFORM 496 16-BIT FIXED-POINT OPERATIONS IN PARALLEL EVERY 1.02 NS, THAT IS, 452 GOP/S, IN A 3.02MM(2), 485-MW FOOTPRINT (EXCLUDING MAIN MEMORY ACCESSES).
C1 [Chen, Tianshi; Du, Zidong; Sun, Ninghui; Wang, Jia; Wu, Chengyong] Chinese Acad Sci, State Key Lab Comp Architecture, Beijing 100864, Peoples R China.
   [Temam, Olivier] INRIA, Bordeaux, France.
C3 Chinese Academy of Sciences; Inria
RP Chen, TS (corresponding author), Chinese Acad Sci, State Key Lab Comp Architecture, Beijing 100864, Peoples R China.
EM chentianshi@ict.ac.cn; duzidong@ict.ac.cn; snh@ict.ac.cn;
   brownwj@163.com; cwu@ict.ac.cn; cyj@ict.ac.cn; olivier.temam@inria.fr
OI Chen, Yunji/0000-0003-3925-5185
FU NSF of China [61100163, 61133004, 61222204, 61221062, 61303158,
   61432016, 61472396, 61473275]; 973 Program of China [2015CB358800];
   Strategic Priority Research Program of the CAS [XDA06010403,
   XDB02040009]; International Collaboration Key Program of the CAS
   [171111KYSB20130002]; 10000 talent program
FX Previous versions of this article appear in Proceedings of 19th
   International Conference on Architectural Support for Programming
   Languages and Operating Systems (2014) and ACM Transactions on Computer
   Systems (accepted in 2014). This work is partially supported by the NSF
   of China (under grants 61100163, 61133004, 61222204, 61221062, 61303158,
   61432016, 61472396, and 61473275), the 973 Program of China (under grant
   2015CB358800), the Strategic Priority Research Program of the CAS (under
   grants XDA06010403 and XDB02040009), the International Collaboration Key
   Program of the CAS (under grant 171111KYSB20130002), and the 10000
   talent program. Olivier Temam is the corresponding author of this paper.
CR [Anonymous], ACM T COMPUTER SYSTE
   [Anonymous], 2013, INT C MACH LEARN
   [Anonymous], 2012, ARXIV
   [Anonymous], LIBCNN EFFICIENT GPU
   [Anonymous], 2012, INT C MACH LEARN
   [Anonymous], 2014, ACM INT C MULTIMEDIA
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Farabet C., 2011, CVPR 2011 WORKSH, P109
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Kim JY, 2010, IEEE J SOLID-ST CIRC, V45, P32, DOI 10.1109/JSSC.2009.2031768
   Larkin D, 2006, LECT NOTES COMPUT SC, V4234, P1178
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Liu DF, 2015, ACM SIGPLAN NOTICES, V50, P369, DOI 10.1145/2694344.2694358
   Mishra NK, 2011, IEEE CUST INTEGR CIR
   Qadeer W., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), P24
   Sermanet P, 2012, INT C PATT RECOG, P3288
   Sermanet P, 2011, 2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), P2809, DOI 10.1109/IJCNN.2011.6033589
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Temam O, 2012, CONF PROC INT SYMP C, P356, DOI 10.1109/ISCA.2012.6237031
   Tianshi Chen, 2012, 2012 IEEE International Symposium on Workload Characterization (IISWC 2012), P36, DOI 10.1109/IISWC.2012.6402898
   Vanhoucke V., 2011, DEEP LEARN UNS FEAT, DOI DOI 10.1109/TED.2016.2545412
   Wolpert DH, 1996, NEURAL COMPUT, V8, P1341, DOI 10.1162/neco.1996.8.7.1341
NR 23
TC 22
Z9 33
U1 0
U2 28
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 24
EP 32
DI 10.1109/MM.2015.41
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700005
DA 2024-07-18
ER

PT J
AU Polig, R
   Atasu, K
   Chiticariu, L
   Hagleitner, C
   Hofstee, HP
   Reiss, FR
   Zhu, HY
   Sitaridi, E
AF Polig, Raphael
   Atasu, Kubilay
   Chiticariu, Laura
   Hagleitner, Christoph
   Hofstee, H. Peter
   Reiss, Frederick R.
   Zhu, Huaiyu
   Sitaridi, Eva
TI GIVING TEXT ANALYTICS A BOOST
SO IEEE MICRO
LA English
DT Article
AB TRADITIONAL SERVER ARCHITECTURES CANNOT ANALYZE BIG DATA EFFICIENTLY. BY USING A STREAMING HARDWARE ACCELERATOR IMPLEMENTED IN RECONFIGURABLE LOGIC, THE AUTHORS CAN IMPROVE THE THROUGHPUT OF SYSTEMT'S INFORMATION EXTRACTION QUERIES BY AN ORDER OF MAGNITUDE. SUCH A SYSTEM CAN BE DEPLOYED BY EXTENDING SYSTEMT'S EXISTING COMPILATION FLOW AND USING A MULTITHREADED COMMUNICATION INTERFACE THAT CAN UTILIZE THE ACCELERATOR'S BANDWIDTH.
C1 [Polig, Raphael; Atasu, Kubilay] IBM Res, Zurich Res Lab, Zurich, Switzerland.
   [Chiticariu, Laura] IBM Res, Intelligent Informat Syst Grp, Zurich, Switzerland.
   [Hagleitner, Christoph] IBM Res, Accelerator Technol Grp, Zurich, Switzerland.
   [Hofstee, H. Peter; Reiss, Frederick R.; Zhu, Huaiyu] IBM Res, Zurich, Switzerland.
   [Sitaridi, Eva] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM); International Business
   Machines (IBM); Columbia University
RP Polig, R (corresponding author), IBM Res Zurich, Saumerstr 4, CH-8803 Ruschlikon, Switzerland.
EM pol@zurich.ibm.com
RI Hagleitner, Christoph/A-7498-2012
CR [Anonymous], 1980, P 1980 ACM SIGMOD IN
   [Anonymous], 2013, WAD12353USEN IBM
   [Anonymous], 2009, PROC VLDB ENDOW
   [Anonymous], 2011, LOW POWER MICROSERVE
   Atasu K., 2013, Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, P1, DOI [10.1109/FPL.2013.6645534, DOI 10.1109/FPL.2013.6645534]
   Bird S., 2004, P ACL INTERACTIVE PO, P214
   Chung E. S., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P225, DOI 10.1109/MICRO.2010.36
   Chung EricS., 2013, Proceedings of the 40th Annual International Symposium on Com- puter Architecture, ISCA '13, P261
   Cunningham H, 2002, COMPUT HUMANITIES, V36, P223, DOI 10.1023/A:1014348124664
   Dennl C, 2012, ANN IEEE SYM FIELD P, P45, DOI 10.1109/FCCM.2012.18
   Dimitrov Martin, 2013, 2013 IEEE International Conference on Big Data, P15, DOI 10.1109/BigData.2013.6691693
   Ferdman M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P37
   Holden B., 2006, LATENCY COMPARISON H
   Krishnamurthy R, 2008, SIGMOD RECORD, V37, P7, DOI 10.1145/1519103.1519105
   Lotfi-Kamran P, 2012, CONF PROC INT SYMP C, P500, DOI 10.1109/ISCA.2012.6237043
   Polig R., 2014, RZ3864 IBM
   Polig R., 2013, PROC 23 INT C FIELD, P1, DOI [10.1109/FPL.2013.6645535, DOI 10.1109/FPL.2013.6645535]
   Reddington J, 2012, IEEE T VLSI SYST, V20, P2337, DOI 10.1109/TVLSI.2011.2173221
   Shao Yakun Sophia, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P245
   Stuecheli J., 2013, NEXT GENERATION POWE
   Sukhwani B, 2012, INT CONFER PARA, P411
   Tablan V., 2013, SCIENCES, V371
   Wu L., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, P249
NR 23
TC 11
Z9 13
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2014
VL 34
IS 4
BP 6
EP 14
DI 10.1109/MM.2014.69
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO7XH
UT WOS:000341565500003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sardashti, S
   Wood, DA
AF Sardashti, Somayeh
   Wood, David A.
TI DECOUPLED COMPRESSED CACHE: EXPLOITING SPATIAL LOCALITY FOR ENERGY
   OPTIMIZATION
SO IEEE MICRO
LA English
DT Article
ID PERFORMANCE
AB THE AUTHORS PROPOSE DECOUPLED COMPRESSED CACHE (DCC) TO IMPROVE PERFORMANCE AND ENERGY EFFICIENCY OF CACHE COMPRESSION. DCC USES DECOUPLED SUPERBLOCKS AND NONCONTIGUOUS SUB-BLOCK ALLOCATION TO DECREASE TAG OVERHEAD AND INTERNAL FRAGMENTATION AND TO ELIMINATE THE NEED FOR ENERGY-EXPENSIVE RECOMPACTION CAUSED BY CHANGES IN COMPRESSED BLOCK SIZE. THE AUTHORS ALSO DEMONSTRATE A PRACTICAL DESIGN BASED ON A RECENT COMMERCIAL LAST-LEVEL CACHE DESIGN.
C1 [Sardashti, Somayeh; Wood, David A.] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
   [Wood, David A.] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
RP Sardashti, S (corresponding author), Univ Wisconsin, Dept Comp Sci, 1210 W Dayton St, Madison, WI 53706 USA.
EM somayeh@cs.wisc.edu
FU National Science Foundation [CNS-0916725, CCF-1017650, CNS-1117280,
   CCF-1218323]; University of Wisconsin Vilas award
FX This work is supported in part by the National Science Foundation
   (CNS-0916725, CCF-1017650, CNS-1117280, and CCF-1218323) and a
   University of Wisconsin Vilas award. The views expressed herein are not
   necessarily those of the NSF. Professor Wood has a significant financial
   interest in AMD. We thank Hamid Reza Ghasemi, Dan Gibson, members of the
   Multifacet research group, and the anonymous reviewers for their
   comments on the article.
CR Alameldeen AR, 2004, CONF PROC INT SYMP C, P212
   Alameldeen AR, 2003, COMPUTER, V36, P50, DOI 10.1109/MC.2003.1178046
   [Anonymous], CACTI INT CACH MEM A
   Aslot V, 2001, LECT NOTES COMPUT SC, V2104, P1
   Bienia C., 2009, P 5 ANN WORKSH MOD B, P47
   Chen X, 2010, IEEE T VLSI SYST, V18, P1196, DOI 10.1109/TVLSI.2009.2020989
   Intel Corporation, 4 GEN INT COR I7 PRO
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Micron Technology, 2007, TN4101 MICR TECHN
   Sardashti S., 2013, P 46 ANN IEEEACM INT, P62
   Seznec A., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P384, DOI 10.1109/ISCA.1994.288133
   Weiss D., 2011, P SOL STAT CIRC C, P258
NR 12
TC 10
Z9 12
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 91
EP 99
DI 10.1109/MM.2014.42
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100010
DA 2024-07-18
ER

PT J
AU Wassel, HMG
   Gao, Y
   Oberg, JK
   Huffmire, T
   Kastner, R
   Chong, FT
   Sherwood, T
AF Wassel, Hassan M. G.
   Gao, Ying
   Oberg, Jason K.
   Huffmire, Ted
   Kastner, Ryan
   Chong, Frederic T.
   Sherwood, Timothy
TI NETWORKS ON CHIP WITH PROVABLE SECURITY PROPERTIES
SO IEEE MICRO
LA English
DT Article
ID ARCHITECTURE
AB IN SYSTEMS WHERE A LACK OF SAFETY OR SECURITY GUARANTEES CAN BE CATASTROPHIC OR EVEN FATAL, NONINTERFERENCE IS USED TO SEPARATE DOMAINS HANDLING CRITICAL (OR CONFIDENTIAL) INFORMATION FROM THOSE PROCESSING NORMAL (OR UNCLASSIFIED) DATA FOR FAULT CONTAINMENT AND EASE OF VERIFICATION. SURFNOC SIGNIFICANTLY REDUCES THE LATENCY INCURRED BY STRICT TEMPORAL PARTITIONING.
C1 [Wassel, Hassan M. G.] Google, Platforms Grp, Mountain View, CA USA.
   [Gao, Ying; Chong, Frederic T.] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
   [Oberg, Jason K.; Kastner, Ryan] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
   [Huffmire, Ted] Naval Postgrad Sch, Monterey, CA USA.
   [Chong, Frederic T.] Univ Calif Santa Barbara, Greenscale Ctr Energy Efficient Comp, Santa Barbara, CA 93106 USA.
   [Chong, Frederic T.] Univ Calif Santa Barbara, Comp Engn Program, Santa Barbara, CA 93106 USA.
   [Sherwood, Timothy] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
C3 Google Incorporated; University of California System; University of
   California Santa Barbara; University of California System; University of
   California San Diego; United States Department of Defense; United States
   Navy; Naval Postgraduate School; University of California System;
   University of California Santa Barbara; University of California System;
   University of California Santa Barbara; University of California System;
   University of California Santa Barbara
RP Wassel, HMG (corresponding author), 1600 Amphitheater Pkwy, Mountain View, CA 94043 USA.
EM hwassel@gmail.com
OI Kastner, Ryan/0000-0001-9062-5570; Sherwood,
   Timothy/0000-0002-6550-6075; CHONG, FREDERIC/0000-0001-9282-4645
FU US National Science Foundation graduate research fellowship; 
   [CNS-1239567];  [CNS-1162187];  [CCF-117165]; Direct For Computer & Info
   Scie & Enginr [1117165] Funding Source: National Science Foundation;
   Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [1162187, 1162177, 1239567] Funding Source: National
   Science Foundation; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [0910389] Funding Source: National Science
   Foundation; Division of Computing and Communication Foundations
   [1117165] Funding Source: National Science Foundation
FX This work was funded in part by grants CNS-1239567, CNS-1162187, and
   CCF-117165. Jason K. Oberg is funded by a US National Science Foundation
   graduate research fellowship. The views and conclusions contained herein
   are those of the authors and should not be interpreted as necessarily
   representing the official policies or endorsements, either expressed or
   implied, of the sponsoring agencies.
CR Aciicmez O., 2007, P 2 ACM S INF COMP C, P312, DOI DOI 10.1145/1229285.1266999
   Aciiçmez O, 2007, CSAW'07: PROCEEDINGS OF THE 2007 ACM COMPUTER SECURITY ARCHITECTURE WORKSHOP, P11
   Aciiçmez O, 2007, LECT NOTES COMPUT SC, V4377, P225
   [Anonymous], P 16 IEEE INT S OBJ
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], CR1999209347 NASA LA
   Bui D., 2009, UCBEECS200959
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Grot Boris, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P268, DOI 10.1145/1669112.1669149
   Grot B., 2010, P INT C COMP ARCH IS, P357
   Grot B, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P401, DOI 10.1145/2024723.2000112
   Hansson A, 2009, DES AUT TEST EUROPE, P250
   Hansson A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455231
   Kinsy M., 2010, MITCSAILTR2010058
   Lee JW, 2008, CONF PROC INT SYMP C, P89, DOI 10.1109/ISCA.2008.31
   Malone Michael, 2009, MIL AER PROGR LOG DE
   Obermaisser R., 2011, 2011 IEEE 20th International Symposium on Industrial Electronics (ISIE 2011), P1561, DOI 10.1109/ISIE.2011.5984393
   Ong E., 2012, P SMALL SAT C ENH GL, V7
   Schoeberl M., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P152, DOI 10.1109/NOCS.2012.25
   Stefan R., 2011, Proceedings of the 4th International Workshop on Network on Chip Architectures, NoCArc '11, P57
   Stefan R, 2012, DES AUT TEST EUROPE, P1283
   Terraillon J.-L., 2012, 17 INT C REL SOFTW T
   Tiwari Mohit, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P493, DOI 10.1145/1669112.1669174
   Tiwari M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P189
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Wang ZH, 2008, INT SYMP MICROARCH, P83, DOI 10.1109/MICRO.2008.4771781
   Wassel Hassan M. G., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, V41, P583, DOI 10.1145/2508148.2485972
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   Yao Wang, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P142, DOI 10.1109/NOCS.2012.24
NR 30
TC 24
Z9 25
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 57
EP 68
DI 10.1109/MM.2014.46
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kambadur, M
   Tang, K
   Kim, MA
AF Kambadur, Melanie
   Tang, Kui
   Kim, Martha A.
TI PARALLEL BLOCK VECTORS: COLLECTION, ANALYSIS, AND USES
SO IEEE MICRO
LA English
DT Article
AB Parallel block vectors (PBVS) link a multithreaded application's code to the varying degrees of parallelism it exhibits at runtime. This new perspective helps users reason about hardware and software interactions to identify performance-improvement opportunities. The authors define PBVS and show two architectural applications for the profiles. They also demonstrate how the open-source tool harmony enables simple, low-overhead collection of PBVS.
C1 [Kambadur, Melanie; Kim, Martha A.] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
   [Tang, Kui] Columbia Univ, Appl Phys & Appl Math Dept, New York, NY 10027 USA.
C3 Columbia University; Columbia University
RP Kambadur, M (corresponding author), Columbia Univ, Dept Comp Sci, 450 Comp Sci Bldg,1214 Amsterdam Ave,MC 0401, New York, NY 10027 USA.
EM melanie@cs.columbia.edu
OI Kim, Martha/0000-0001-6243-5753
FU US National Science Foundation [CNS-1117135]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1117135]
   Funding Source: National Science Foundation
FX The US National Science Foundation partially supported this research
   through grant CNS-1117135.
CR Bienia C., 2011, Ph.D. dissertation
   Garcia S, 2011, ACM SIGPLAN NOTICES, V46, P458, DOI 10.1145/1993316.1993553
   Gummaraju J, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P205, DOI 10.1145/1854273.1854302
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Intel Corporation, INT VTUNE AMPL XE
   Itzkowitz M, 2010, TOOLS FOR HIGH PERFORMANCE COMPUTING 2009, P67, DOI 10.1007/978-3-642-11261-4_6
   Kambadur M, 2012, CONF PROC INT SYMP C, P452, DOI 10.1109/ISCA.2012.6237039
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Nightingale EB, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P221
   Shende SS, 2006, INT J HIGH PERFORM C, V20, P287, DOI 10.1177/1094342006064482
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   STMicroelectronics Inc., 2011, PGPROF PAR PROF SCI
NR 12
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 86
EP 94
DI 10.1109/MM.2013.25
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900011
DA 2024-07-18
ER

PT J
AU Chang, CM
   Solgaard, O
AF Chang, Chia-Ming
   Solgaard, Olav
TI MONOLITHIC SILICON WAVEGUIDES IN STANDARD SILICON
SO IEEE MICRO
LA English
DT Article
ID ON-INSULATOR
AB A methodology allows fabrication of silicon-photonic devices in standard silicon wafers, eliminating the need for silicon-on-insulator (SOI) wafers. Using this technology, the authors demonstrate low-loss silicon waveguides (2.34 db/cm), comparable to conventional SOI channel waveguides. The ease and flexibility of this fabrication method simplify integration of electronics and photonics and make it a possible alternative to SOI-based technology for implementation of silicon-photonic devices and systems.
C1 [Chang, Chia-Ming; Solgaard, Olav] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
   [Solgaard, Olav] Stanford Univ, Edward L Ginzton Lab, Stanford, CA 94305 USA.
C3 Stanford University; Stanford University
RP Chang, CM (corresponding author), 348 Via Pueblo Mall,Room 033, Stanford, CA 94305 USA.
EM cachang@stanford.edu
OI Solgaard, Olav/0000-0001-6110-7758
CR Chang C.-M., 2012, P 9 INT C GROUP 4 PH, P114
   Chang C.-M., 2012, IEEE OPT INT C, P29
   Chang C.-M., 2012, P C LAS EL CLEO
   Fenouillet-Beranger C, 2004, SOLID STATE ELECTRON, V48, P961, DOI 10.1016/j.sse.2003.12.039
   Hadzialic S, 2007, IEEE LEOS ANN MTG, P341, DOI 10.1109/LEOS.2007.4382417
   Hadzialic S, 2010, IEEE PHOTONIC TECH L, V22, P67, DOI 10.1109/LPT.2009.2036143
   Holzwarth C.W., 2008, P C LAS EL CLEO 08, V08
   Jalali B, 2006, J LIGHTWAVE TECHNOL, V24, P4600, DOI 10.1109/JLT.2006.885782
   Kim S., 2008, P C LAS EL CLEO 12, V12
   Koh R, 1999, JPN J APPL PHYS 1, V38, P2294, DOI 10.1143/JJAP.38.2294
   Lee MCM, 2006, J MICROELECTROMECH S, V15, P338, DOI 10.1109/JMEMS.2005.859092
   Miller DAB, 2009, P IEEE, V97, P1166, DOI 10.1109/JPROC.2009.2014298
   Sherwood-Droz N, 2010, OPT EXPRESS, V18, P5785, DOI 10.1364/OE.18.005785
   Vlasov YA, 2004, OPT EXPRESS, V12, P1622, DOI 10.1364/OPEX.12.001622
   Won R, 2010, NAT PHOTONICS, V4, P498, DOI 10.1038/nphoton.2010.189
   Xia FN, 2007, NAT PHOTONICS, V1, P65, DOI 10.1038/nphoton.2006.42
NR 16
TC 6
Z9 8
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2013
VL 33
IS 1
BP 32
EP 40
DI 10.1109/MM.2012.93
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 090VF
UT WOS:000315007400006
DA 2024-07-18
ER

PT J
AU Ho, R
   Amberg, P
   Chang, E
   Koka, P
   Lexau, J
   Li, GL
   Liu, FY
   Schwetman, H
   Shubin, I
   Thacker, HD
   Zheng, XZ
   Cunningham, JE
   Krishnamoorthy, AV
AF Ho, Ron
   Amberg, Philip
   Chang, Eric
   Koka, Pranay
   Lexau, Jon
   Li, Guoliang
   Liu, Frankie Y.
   Schwetman, Herb
   Shubin, Ivan
   Thacker, Hiren D.
   Zheng, Xuezhe
   Cunningham, John E.
   Krishnamoorthy, Ashok V.
TI SILICON PHOTONIC INTERCONNECTS FOR LARGE-SCALE COMPUTER SYSTEMS
SO IEEE MICRO
LA English
DT Article
ID TRANSMITTER
AB Optical interconnects play an integral role in large-scale digital computing, switching, and routing systems. The authors describe a path toward future many-chip modules based on silicon photonic interposers that stitch together tens of chips in a dense and efficient communication infrastructure. They review the guiding design principles for this "macrochip" and describe its canonical energy, loss, and area budgets.
C1 [Ho, Ron; Amberg, Philip; Chang, Eric; Koka, Pranay; Shubin, Ivan; Thacker, Hiren D.; Krishnamoorthy, Ashok V.] Oracle Labs, Redwood Shores, CA 94065 USA.
   [Lexau, Jon; Li, Guoliang; Liu, Frankie Y.; Schwetman, Herb; Zheng, Xuezhe; Cunningham, John E.] Oracle Labs, Tech Staff, Redwood Shores, CA 94065 USA.
C3 Oracle; Oracle
RP Ho, R (corresponding author), Oracle Labs, Mail Stop 5IP2,500 Oracle Pkwy, Redwood Shores, CA 94065 USA.
EM ron.ho@oracle.com
RI Li, Guo Liang/A-8455-2012; Cunningham, John/GWB-9698-2022
OI Cunningham, John/0000-0002-1805-9743
FU DARPA [HR0011-08-09-0001]; VLSI Research group
FX We gratefully acknowledge the support of Oracle's optics and packaging
   team under Kannan Raj, and the VLSI Research group. This work was
   supported in part by DARPA under Agreement HR0011-08-09-0001. The views
   expressed are those of the authors and do not reflect the official
   policy or position of the Department of Defense or the US Government.
CR Cunningham J., 2011, P OPT FIB COMM C EXP, P1
   Cunningham JE, 2006, APPL OPTICS, V45, P6342, DOI 10.1364/AO.45.006342
   Cunningham JE, 2011, IEEE J SEL TOP QUANT, V17, P546, DOI 10.1109/JSTQE.2010.2091674
   Cunningham JE, 2010, OPT EXPRESS, V18, P19055, DOI 10.1364/OE.18.019055
   Dong P, 2010, OPT EXPRESS, V18, P10941, DOI 10.1364/OE.18.010941
   Jin Yao, 2011, 2011 IEEE 8th International Conference on Group IV Photonics (GFP), P383, DOI 10.1109/GROUP4.2011.6053824
   Koka P, 2012, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2012.6237014
   Krishnamoorthy AV, 2011, IEEE PHOTONICS J, V3, P567, DOI 10.1109/JPHOT.2011.2140367
   Krishnamoorthy AV, 2011, IEEE J SEL TOP QUANT, V17, P357, DOI 10.1109/JSTQE.2010.2081350
   Krishnamoorthy AV, 2009, P IEEE, V97, P1337, DOI 10.1109/JPROC.2009.2020712
   Li GL, 2012, OPT EXPRESS, V20, P12035, DOI 10.1364/OE.20.012035
   Liu FY, 2012, IEEE J SOLID-ST CIRC, V47, P2049, DOI 10.1109/JSSC.2012.2197234
   Shin J., 2012, P IEEE INT SOL STAT, P55
   Shubin I, 2012, OPT QUANT ELECTRON, V44, P589, DOI 10.1007/s11082-012-9577-9
   Thacker HD, 2011, ELEC COMP C, P829, DOI 10.1109/ECTC.2011.5898607
   Zheng XH, 2011, KEY ENG MATER, V458, P1, DOI 10.4028/www.scientific.net/KEM.458.1
   Zheng XZ, 2012, OPT EXPRESS, V20, P11478, DOI 10.1364/OE.20.011478
   Zheng XZ, 2012, J LIGHTWAVE TECHNOL, V30, P641, DOI 10.1109/JLT.2011.2179287
   Zheng XZ, 2011, OPT EXPRESS, V19, P5172, DOI 10.1364/OE.19.005172
   Zheng XZ, 2010, OPT EXPRESS, V18, P5151, DOI 10.1364/OE.18.005151
NR 20
TC 22
Z9 29
U1 2
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2013
VL 33
IS 1
BP 68
EP 78
DI 10.1109/MM.2012.91
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 090VF
UT WOS:000315007400009
DA 2024-07-18
ER

PT J
AU Deng, QY
   Ramos, L
   Bianchini, R
   Meisner, D
   Wenisch, TF
AF Deng, Qingyuan
   Ramos, Luiz
   Bianchini, Ricardo
   Meisner, David
   Wenisch, Thomas F.
TI ACTIVE LOW-POWER MODES FOR MAIN MEMORY WITH MEMSCALE
SO IEEE MICRO
LA English
DT Article
AB MAIN MEMORY ACCOUNTS FOR A GROWING FRACTION OF SERVER ENERGY USAGE. INVESTIGATING ACTIVE LOW-POWER MODES FOR MANAGING MAIN MEMORY, WITH A SYSTEM CALLED MEMSCALE, THE AUTHORS OFFER A SOLUTION FOR PERFORMANCE-AWARE ENERGY MANAGEMENT. BY CREATING A SET OF LOW-POWER MODES, HARDWARE MECHANISMS AND SOFTWARE POLICIES, MEMSCALE TRADES MEMORY BANDWIDTH FOR ENERGY SAVINGS WHILE TIGHTLY LIMITING THE ASSOCIATED PERFORMANCE IMPACT.
C1 [Deng, Qingyuan; Bianchini, Ricardo] Rutgers State Univ, Dept Comp Sci, Piscataway, NJ 08854 USA.
   [Meisner, David] Univ Michigan, Dept Comp Sci & Engn, Ann Arbor, MI 48109 USA.
C3 Rutgers University System; Rutgers University New Brunswick; University
   of Michigan System; University of Michigan
RP Deng, QY (corresponding author), Rutgers State Univ, Dept Comp Sci, 110 Frelinghuysen Rd, Piscataway, NJ 08854 USA.
EM qdeng@cs.rutgers.edu
FU NSF [CCF-0916539, CSR-0834403, CCF-0811320]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0916539] Funding Source: National Science Foundation
FX This research has been partially supported by the NSF under grants
   CCF-0916539, CSR-0834403, and CCF-0811320, and by gifts from Google.
CR Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Cooper-Balis E, 2010, IEEE MICRO, V30, P34, DOI 10.1109/MM.2010.43
   David H., 2011, Proceedings of the 8th International Conference on Autonomic Computing, ICAC 2011, Karlsruhe, Germany, June 14-18, 2011, P31
   Delaluz V, 2001, IEEE T COMPUT, V50, P1154, DOI 10.1109/12.966492
   Deng QY, 2011, ACM SIGPLAN NOTICES, V46, P225, DOI 10.1145/1961296.1950392
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Kozyrakis C, 2010, IEEE MICRO, V30, P8, DOI 10.1109/MM.2010.73
   Lebeck AR, 2000, ACM SIGPLAN NOTICES, V35, P105, DOI 10.1145/384264.379007
   Li XD, 2004, ACM SIGPLAN NOTICES, V39, P271, DOI 10.1145/1037187.1024425
   Meisner D, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P319, DOI 10.1145/2024723.2000103
   Micron, 2007, TN-41-01
   Udipi AN, 2010, CONF PROC INT SYMP C, P175, DOI 10.1145/1816038.1815983
   Zheng HZ, 2009, CONF PROC INT SYMP C, P255, DOI 10.1145/1555815.1555788
   Zheng HZ, 2008, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2008.4771792
NR 15
TC 15
Z9 15
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 60
EP 69
DI 10.1109/MM.2012.21
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200008
DA 2024-07-18
ER

PT J
AU Grot, B
   Hestness, J
   Keckler, SW
   Mutlu, O
AF Grot, Boris
   Hestness, Joel
   Keckler, Stephen W.
   Mutlu, Onur
TI A QOS-ENABLED ON-DIE INTERCONNECT FABRIC FOR KILO-NODE CHIPS
SO IEEE MICRO
LA English
DT Article
ID NETWORKS
AB TO MEET RAPIDLY GROWING PERFORMANCE DEMANDS AND ENERGY CONSTRAINTS, FUTURE CHIPS WILL LIKELY FEATURE THOUSANDS OF ON-DIE RESOURCES. EXISTING NETWORK-ON-CHIP SOLUTIONS WEREN'T DESIGNED FOR SCALABILITY AND WILL BE UNABLE TO MEET FUTURE INTERCONNECT DEMANDS. A HYBRID NETWORK-ON-CHIP ARCHITECTURE CALLED KILO-NOC CO-OPTIMIZES TOPOLOGY, FLOW CONTROL, AND QUALITY OF SERVICE TO ACHIEVE SIGNIFICANT GAINS IN EFFICIENCY.
C1 [Grot, Boris] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland.
   [Hestness, Joel] Univ Texas Austin, Austin, TX 78712 USA.
   [Mutlu, Onur] Carnegie Mellon Univ, Elect & Comp Engn Dept, Pittsburgh, PA 15213 USA.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; University of Texas System; University of Texas
   Austin; Carnegie Mellon University
RP Grot, B (corresponding author), EPFL IC ISIM PARSA, INJ 238 Batiment IND,Stn 14, CH-1015 Lausanne, Switzerland.
EM boris.grot@epfl.ch
OI Grot, Boris/0000-0001-6525-0762
FU NSF [EIA-0303609, CCF-0811056]; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [0811056, 0953246]
   Funding Source: National Science Foundation
FX This research was supported by NSF CISE Infrastructure grant EIA-0303609
   and NSF grant CCF-0811056.
CR Balfour J., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P187
   Grot Boris, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P268, DOI 10.1145/1669112.1669149
   Grot B., 2011, P 38 INT S COMP ARCH, P268
   Grot B, 2009, INT S HIGH PERF COMP, P163, DOI 10.1109/HPCA.2009.4798251
   Kim J, 2007, INT SYMP MICROARCH, P172, DOI 10.1109/MICRO.2007.29
   Kodi AK, 2008, CONF PROC INT SYMP C, P241, DOI 10.1109/ISCA.2008.14
   Lee JW, 2008, CONF PROC INT SYMP C, P89, DOI 10.1109/ISCA.2008.31
   Michelogiannakis G, 2009, INT S HIGH PERF COMP, P151, DOI 10.1109/HPCA.2009.4798250
   Moscibroda T., P 36 INT S COMP ARCH, P196
NR 9
TC 4
Z9 5
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 17
EP 25
DI 10.1109/MM.2012.18
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200004
DA 2024-07-18
ER

PT J
AU Gonzalez, J
   Casas, M
   Gimenez, J
   Moreto, M
   Ramirez, A
   Labarta, J
   Valero, M
AF Gonzalez, Juan
   Casas, Marc
   Gimenez, Judit
   Moreto, Miquel
   Ramirez, Alex
   Labarta, Jesus
   Valero, Mateo
TI SIMULATING WHOLE SUPERCOMPUTER APPLICATIONS
SO IEEE MICRO
LA English
DT Article
AB Detailed simulations of large scale message-passing interface parallel applications are extremely time consuming and resource intensive. A new methodology that combines signal processing and data mining techniques plus a multilevel simulation reduces the simulated data by various orders of magnitude. This reduction makes possible detailed software performance analysis and accurate performance predictions in a reasonable time.
C1 [Gonzalez, Juan] Univ Politecn Cataluna, Barcelona Supercomp Ctr, Barcelona, Spain.
   [Casas, Marc] Lawrence Livermore Natl Lab, Livermore, CA USA.
   [Moreto, Miquel] Univ Politecn Cataluna, Comp Architecture Dept, Girona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); United States Department of Energy (DOE); Lawrence Livermore
   National Laboratory; Universitat Politecnica de Catalunya
RP Gonzalez, J (corresponding author), Campus Nord UPC-C6,Bldg Off 002,C Jordi Girona 1-, Barcelona 08034, Spain.
EM juan.gonzalez@bsc.es
RI Moretó, Miquel/C-1823-2016; Casas, Marc/AFR-6527-2022; Gonzalez, Juan
   Antonio/GQY-8281-2022; Gonzalez-Garcia, Juan/J-5766-2015; Valero,
   Mateo/L-5709-2014; LABARTA, JESUS/G-5256-2015
OI Casas, Marc/0000-0003-4564-2093; Rodriguez Gonzalez, Juan
   Antonio/0000-0001-8561-093X; Gonzalez-Garcia, Juan/0000-0003-3109-5586;
   Valero, Mateo/0000-0003-2917-2482; Moreto Planas,
   Miquel/0000-0002-9848-8758; LABARTA, JESUS/0000-0002-7489-4727
FU Ministry of Science and Technology of Spain [TIN2007-60625]; HiPEAC
   European Network of Excellence; IBM/BSC MareIncognito Project
FX This work has been supported by the Ministry of Science and Technology
   of Spain under contract TIN2007-60625, by the HiPEAC European Network of
   Excellence, and by the IBM/BSC MareIncognito Project.
CR [Anonymous], P INT C EXH HIGH PER
   [Anonymous], P 16 INT ACM SIGDA S
   [Anonymous], ACM SIGARCH COMPUTER
   [Anonymous], P IEEE INT S PAR DIS
   [Anonymous], ACM SIGOPS OPERATING
   Brewer E. A., 1992, Performance Evaluation Review, V20, P247, DOI 10.1145/149439.133146
   Carrington L, 2003, LECT NOTES COMPUT SC, V2659, P926
   Casas M, 2007, LECT NOTES COMPUT SC, V4641, P3
   Ester M., 1996, KDD 96, P226, DOI DOI 10.5555/3001460.3001507
   Gengbin Zheng, 2010, Proceedings 2010 IEEE 16th International Conference on Parallel and Distributed Systems (ICPADS 2010), P221, DOI 10.1109/ICPADS.2010.98
   Girona S, 2000, LECT NOTES COMPUT SC, V1908, P39
   León EA, 2009, PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS
   Michalakes J, 2005, Use of High Performance Computing in Meteorology, P156, DOI 10.1142/9789812701831_0012
   Miller JE, 2010, INT S HIGH PERF COMP, P295
   Perelman E., 2003, Performance Evaluation Review, V31, P318, DOI 10.1145/885651.781076
NR 15
TC 13
Z9 15
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2011
VL 31
IS 3
BP 32
EP 45
DI 10.1109/MM.2011.58
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 775GB
UT WOS:000291445700004
OA Green Published
DA 2024-07-18
ER

PT J
AU Lim, K
   Ranganathan, P
   Chang, J
   Patel, C
   Mudge, T
   Reinhardt, SK
AF Lim, Kevin
   Ranganathan, Parthasarathy
   Chang, Jichuan
   Patel, Chandrakant
   Mudge, Trevor
   Reinhardt, Steven K.
TI SERVER DESIGNS FOR WAREHOUSE-COMPUTING ENVIRONMENTS
SO IEEE MICRO
LA English
DT Article
AB THE ENORMOUS SCALE OF WAREHOUSE-COMPUTING ENVIRONMENTS LEADS TO UNIQUE REQUIREMENTS IN WHICH COST AND POWER FIGURE PROMINENTLY. MODELS AND METRICS QUANTIFYING THESE REQUIREMENTS, ALONG WITH A BENCHMARK SUITE TO CAPTURE WORKLOAD BEHAVIOR, HELP IDENTIFY BOTTLENECKS AND EVALUATE SOLUTIONS. A HOLISTIC APPROACH LEADS TO A NEW SYSTEM ARCHITECTURE INCORPORATING VOLUME NON-SERVER-CLASS COMPONENTS IN NOVEL PACKAGING SOLUTIONS, WITH MEMORY SHARING AND FLASH-BASED DISK CACHING.
C1 [Lim, Kevin] Univ Michigan, Dept Comp Sci & Engn, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Lim, K (corresponding author), Univ Michigan, Dept Comp Sci & Engn, 2260 Hayward St, Ann Arbor, MI 48109 USA.
EM ktlim@umich.edu
CR [Anonymous], 2007, IMC 07 P 2007 ACM SI, DOI DOI 10.1145/1298306.1298310
   BARROSO L, 2007, US ANN TECHN C US
   Barroso LA, 2003, IEEE MICRO, V23, P22, DOI 10.1109/MM.2003.1196112
   BEDICHEK R, 2004, P HOT CHIPS 16
   BRYANT R, 2007, COMP COMM CONS FED C
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   EKMAN M, 2005, P IEEE PAR DISTR P S
   Falcón A, 2007, INT SYM PERFORM ANAL, P72, DOI 10.1109/ISPASS.2007.363738
   Fan XB, 2007, CONF PROC INT SYMP C, P13, DOI 10.1145/1273440.1250665
   Kgil Taeho., 2006, P 2006 INT C COMPILE, P103, DOI DOI 10.1145/1176760.1176774
   Patel C., 2005, HPL2005107R1 DEV OP
   Ranganathan P, 2006, CONF PROC INT SYMP C, P66, DOI 10.1145/1150019.1136492
NR 12
TC 3
Z9 3
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 41
EP 49
DI 10.1109/MM.2009.14
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700006
DA 2024-07-18
ER

PT J
AU Li, E
   Li, WL
   Tong, XF
   Li, JG
   Chen, YR
   Wang, T
   Wang, PP
   Hu, W
   Du, Y
   Zhang, YM
   Chen, YK
AF Li, Eric
   Li, Wenlong
   Tong, Xiaofeng
   Li, Jianguo
   Chen, Yurong
   Wang, Tao
   Wang, Patricia P.
   Hu, Wei
   Du, Yangzhou
   Zhang, Yimin
   Chen, Yen-Kuang
TI ACCELERATING VIDEO-MINING APPLICATIONS USING MANY SMALL, GENERAL-PURPOSE
   CORES
SO IEEE MICRO
LA English
DT Article
AB EMERGING VIDEO-MINING APPLICATIONS SUCH AS IMAGE AND VIDEO RETRIEVAL AND INDEXING WILL REQUIRE REAL-TIME PROCESSING CAPABILITIES. A MANY-CORE ARCHITECTURE WITH 64 SMALL, IN-ORDER, GENERAL-PURPOSE CORES AS THE ACCELERATOR CAN HELP MEET THE NECESSARY PERFORMANCE GOALS AND REQUIREMENTS. THE KEY VIDEO-MINING MODULES CAN ACHIEVE PARALLEL SPEEDUPS OF 19x TO 62x FROM 64 CORES AND GET AN EXTRA 2.3x SPEEDUP FROM 128-BIT SIMD VECTORIZATION ON THE PROPOSED ARCHITECTURE.
C1 [Li, Eric; Li, Wenlong; Tong, Xiaofeng; Li, Jianguo; Chen, Yurong; Wang, Tao; Wang, Patricia P.; Hu, Wei; Du, Yangzhou; Zhang, Yimin; Chen, Yen-Kuang] Intel Corp, Corp Technol Grp, Santa Clara, CA 95051 USA.
C3 Intel Corporation
RP Li, E (corresponding author), Intel China Res Ctr, 8F Raycom Infotech Part A,2 Kexueyuan S Rd, Beijing 100190, Peoples R China.
EM eric.q.li@intel.com
RI Wang, Tao/KMA-5733-2024; Chen, Yen-Kuang/ABE-6483-2021
OI Wang, Tao/0000-0003-2165-9077; Chen, Yen-Kuang/0000-0003-4546-9497;
   Zhang, Yimin/0000-0001-7673-8800
CR [Anonymous], P 6 ACM INT C IM VID
   CHEN Y, 2008, P INT C HIGH PERF CO
   Chen Z, 2007, STUD NONLINEAR DYN E, V11
   Felzenszwalb PF, 2004, INT J COMPUT VISION, V59, P167, DOI 10.1023/B:VISI.0000022288.19776.77
   FISCHLER MA, 1981, COMMUN ACM, V24, P381, DOI 10.1145/358669.358692
   GEROSA G, 2008, P IEEE INT SOL STAT, P256
   Hua XS, 2004, IEEE T CIRC SYST VID, V14, P572, DOI 10.1109/TCSVT.2004.826750
   Huang C, 2005, IEEE I CONF COMP VIS, P446
   Hughes CJ, 2007, CONF PROC INT SYMP C, P220, DOI 10.1145/1273440.1250690
   Kumar S, 2007, CONF PROC INT SYMP C, P162, DOI 10.1145/1273440.1250683
   Li LV, 2007, P TREC VID RETR WORK
   LI WL, 2007, P WORKSH DES ARCH SI
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Seiler L, 2008, ACM T GRAPHIC, V27, DOI 10.1145/1360612.1360617
   Yeh TY, 2007, CONF PROC INT SYMP C, P232, DOI 10.1145/1273440.1250691
   ZHANG L, 2006, P ECCV WORKSH HUM CO
NR 16
TC 5
Z9 8
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2008
VL 28
IS 5
BP 8
EP 21
DI 10.1109/MM.2008.64
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 362AK
UT WOS:000260170400003
DA 2024-07-18
ER

PT J
AU Gilbert, JM
   Doan, CH
   Emami, S
   Shung, CB
AF Gilbert, Jeffrey M.
   Doan, Chinh H.
   Emami, Sohrab
   Shung, C. Bernard
TI A 4-Gbps uncompressed wireless HD A/V transceiver chipset
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 19 Conference
CY AUG 19-21, 2007
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB WIRELESS TRANSMISSION OF UNCOMPRESSED LOSSLESS HD VIDEO PROVIDES HIGHER IMAGE QUALITY WITH LOWER LATENCY AND COST THAN COMPRESSED-CONTENT TRANSMISSION. HOWEVER, IT REQUIRES DATA RATES OF ABOUT 4 GBPS FOR 1080P RESOLUTION, EXCEEDING THE CAPABILITIES OF EXISTING WIRELESS TECHNOLOGIES. USING THE 60-GHZ BAND AS DETAILED BY THE WIRELESSHD SPECIFICATION, SIBEAM'S CHIPSET MAKES SUCH DATA RATES ECONOMICALLY ACHIEVABLE.
C1 [Gilbert, Jeffrey M.; Doan, Chinh H.; Emami, Sohrab; Shung, C. Bernard] SiBEAM Inc, Sunnyvale, CA 94085 USA.
RP Gilbert, JM (corresponding author), SiBEAM Inc, 555 N Mathilda Ave, Sunnyvale, CA 94085 USA.
EM jgilbert@sibeam.com
CR [Anonymous], 2006, IEEE ISSCC
   Doan CH, 2004, IEEE COMMUN MAG, V42, P132, DOI 10.1109/MCOM.2004.1367565
   Doan CH, 2004, ISSCC DIG TECH PAP I, V47, P440, DOI 10.1109/ISSCC.2004.1332783
   Emami S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P190, DOI 10.1109/ISSCC.2007.373358
   GILBERT JM, 2007, HOT CHIPS, V19
   Guan X, 2004, IEEE J SOLID-ST CIRC, V39, P2311, DOI 10.1109/JSSC.2004.836339
   Mitomo T, 2007, 2007 Symposium on VLSI Circuits, Digest of Technical Papers, P172, DOI 10.1109/VLSIC.2007.4342702
   Reynolds S, 2004, ISSCC DIG TECH PAP I, V47, P442, DOI 10.1109/ISSCC.2004.1332784
   *WPAN TASK GROUP, 802153C WPAN TASK GR
NR 9
TC 75
Z9 92
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2008
VL 28
IS 2
BP 56
EP 64
DI 10.1109/MM.2008.20
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 298LZ
UT WOS:000255690500007
DA 2024-07-18
ER

PT J
AU Zhao, L
   Lyer, R
   Moses, J
   Illikkal, R
   Newell, D
AF Zhao, Li
   Lyer, Ravi
   Moses, Jaideep
   Illikkal, Ramesh
   Newell, Don
TI Exploring large-scale cmp architectures using manysim
SO IEEE MICRO
LA English
DT Article
AB Building a large-scale cmp platform requires a deep investigation of core i performance impact, cache hierarchy implications, and on- and off-die bandwidth requirements. simulation speed and flexibility constitute fundamental challenges in such an evaluation. Manysim, a trace-based simulation infrastructure, provides first-order architectural insights into lcmp platforms' performance potential and scalability bottlenecks.
C1 Intel Corp, Syst Technol Lab, Hillsboro, OR 97124 USA.
C3 Intel Corporation
RP Zhao, L (corresponding author), Intel Corp, Syst Technol Lab, JF2-58,2111 NE 25th Ave, Hillsboro, OR 97124 USA.
CR Bohr Mark., 2005, Intel Developer Forum
   Chaudhry S, 2005, IEEE MICRO, V25, P32, DOI 10.1109/MM.2005.49
   Chishti Z, 2005, CONF PROC INT SYMP C, P357, DOI 10.1109/ISCA.2005.39
   Chishti Z, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P55
   Emer J, 2002, COMPUTER, V35, P68, DOI 10.1109/2.982918
   Hsu L., 2005, SIGARCH COMPUT ARCHI, V33, P24
   Iyer R., 2004, Proc. 18th Annual Int'l Conf. Supercomputing, P257
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Kumar R, 2005, CONF PROC INT SYMP C, P408, DOI 10.1109/ISCA.2005.34
   Laudon James., 2005, ACM SIGARCH COMPUTER, V33, P5
   Moses J, 2004, IEEE COMPUTER SOCIETY'S 12TH ANNUAL INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATIONS SYSTEMS - PROCEEDINGS, P51, DOI 10.1109/MASCOT.2004.1348181
   Olukotun Kunle., 1996, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems. ASPLOS VII, P2
   Speight E, 2005, CONF PROC INT SYMP C, P346, DOI 10.1109/ISCA.2005.8
   Uhlig R, 2005, COMPUTER, V38, P48, DOI 10.1109/MC.2005.163
   Vachharajani M, 2002, INT SYMP MICROARCH, P271, DOI 10.1109/MICRO.2002.1176256
   INTEL DUAL CORE PROC
NR 16
TC 14
Z9 19
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2007
VL 27
IS 4
BP 21
EP 33
DI 10.1109/MM.2007.66
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 213GM
UT WOS:000249654900004
DA 2024-07-18
ER

PT J
AU Wenisch, TF
   Wunderlich, RE
   Ferdman, M
   Ailamaki, A
   Falsafi, B
   Hoe, JC
AF Wenisch, Thomas F.
   Wunderlich, Roland E.
   Ferdman, Michael
   Ailamaki, Anastassia
   Falsafi, Babak
   Hoe, James C.
TI SimFlex: Statistical sampling of computer system simulation
SO IEEE MICRO
LA English
DT Article
AB timing-accurate full-system multiprocessor simulations can take years because of architecture and application complexity. Statistical sampling makes simulation-based studies feasible by providing ten-thousand-fold reductions in simulation runtime and enabling thousand-way simulation parallelism.
C1 Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Wenisch, TF (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM twenisch@ece.cmu.edu
OI Hoe, James/0000-0002-9302-5287
CR Alameldeen AR, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P7, DOI 10.1109/HPCA.2003.1183520
   [Anonymous], P 1997 ACM SIGMOD IN
   Ekman M, 2005, INT SYM PERFORM ANAL, P89, DOI 10.1109/ISPASS.2005.1430562
   Hamerly G., 2005, J INSTRUCTION LEVEL, V7
   Hankins R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P151
   Hardavellas Nikolaos., 2004, SIGMETRICS PERFORM E, V31, P31
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Somogyi S, 2006, CONF PROC INT SYMP C, P252, DOI 10.1145/1150019.1136508
   Wenisch TF, 2006, INT SYM PERFORM ANAL, P2
   WUNDERLICH RE, 2004, 3 ANN WORKSH DUPL DE, P13
   Wunderlich RE, 2006, ACM T MODEL COMPUT S, V16, P197, DOI 10.1145/1147224.1147225
   Yi JJ, 2005, INT S HIGH PERF COMP, P266
NR 12
TC 177
Z9 199
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2006
VL 26
IS 4
BP 18
EP 31
DI 10.1109/MM.2006.79
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 074DC
UT WOS:000239791900005
OA Green Published
DA 2024-07-18
ER

PT J
AU Mutlu, O
   Kim, H
   Patt, YN
AF Mutlu, O
   Kim, H
   Patt, YN
TI Efficient runahead execution: Power-efficient memory latency tolerance
SO IEEE MICRO
LA English
DT Article
AB SEVERAL SIMPLE TECHNIQUES CAN MAKE RUNAHEAD EXECUTION MORE EFFICIENT BY REDUCING THE NUMBER OF INSTRUCTIONS EXECUTED AND THEREBY REDUCING THE ADDITIONAL ENERGY CONSUMPTION TYPICALLY ASSOCIATED WITH RUNAHEAD EXECUTION.
C1 Univ Texas, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Univ Texas, Austin, TX 78712 USA.
CR CEZE L, 2004, COMPUTER ARCHITECTUR, V3
   Chappell RS, 1999, CONF PROC INT SYMP C, P186, DOI [10.1109/ISCA.1999.765950, 10.1145/307338.300995]
   Chaudhry S, 2005, IEEE MICRO, V25, P32, DOI 10.1109/MM.2005.49
   Chou Y, 2004, CONF PROC INT SYMP C, P76, DOI 10.1109/ISCA.2004.1310765
   Collins JD, 2001, INT SYMP MICROARCH, P306, DOI 10.1109/MICRO.2001.991128
   DUNDAS J, 1997, P 11 INT C SUP, P68
   Glew A., 1998, Architectural Support for Programming Languages and Operating Systems (ASPLOS) Wild and Crazy Ideas Session
   Iacobovici S., 2004, P 18 INT C SUPERCOMP, P1
   Kirman N, 2005, INT S HIGH PERF COMP, P16, DOI 10.1109/HPCA.2005.9
   Mutlu O, 2005, INT SYMP MICROARCH, P233
   Mutlu O, 2005, CONF PROC INT SYMP C, P370, DOI 10.1109/ISCA.2005.49
   Mutlu O, 2003, IEEE MICRO, V23, P20, DOI 10.1109/MM.2003.1261383
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   MUTLU O, 2005, P 11 INT S HIGH PERF, P16
   Zhou HY, 2005, PACT 2005: 14th International Conference on Parallel Architectures and Compilation Techniques, P231
NR 15
TC 28
Z9 39
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 10
EP 20
DI 10.1109/MM.2006.10
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600004
DA 2024-07-18
ER

PT J
AU Gold, BT
   Kim, J
   Smolens, JC
   Chung, ES
   Liaskovitis, V
   Nurvitadhi, E
   Falsafi, B
   Hoe, JC
   Nowatzyk, AG
AF Gold, BT
   Kim, J
   Smolens, JC
   Chung, ES
   Liaskovitis, V
   Nurvitadhi, E
   Falsafi, B
   Hoe, JC
   Nowatzyk, AG
TI TRUSS: A reliable, scalable server architecture
SO IEEE MICRO
LA English
DT Article
AB Traditional techniques that mainframes use to increase reliability special hardware or custom software - are incompatible with commodity server requirements. The truss architecture provides reliable, scalable computation for unmodified application software in a distributed shared-memory multiprocessor.
C1 Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   Cedars Sinai Med Ctr, Minimally Invas Surg Technol Inst, Los Angeles, CA 90048 USA.
C3 Carnegie Mellon University; Cedars Sinai Medical Center
RP Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM babak@ece.cmu.edu
CR [Anonymous], 1997, WHITE PAPER BENEFITS
   Bartlett W, 2004, IEEE T DEPEND SECURE, V1, P87, DOI 10.1109/TDSC.2004.4
   BARTLETT W, 1998, TANDEM SYSTEMS REV, V4, P84
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Cvetanovic Z, 2003, CONF PROC INT SYMP C, P218, DOI 10.1109/ISCA.2003.1207002
   Duato J., 2003, Interconnection networks
   Hardavellas Nikolaos., 2004, SIGMETRICS PERFORM E, V31, P31
   HARDIN KB, 1997, P IEEE INT S EL COMP, P302
   Hennessy J, 1999, COMPUTER, V32, P27, DOI 10.1109/2.781631
   *HEWL PACK, 2003, HOT PLUT RAID MEM TE
   *HEWL PACK, 2003, HP ADV MEM PROT TECH
   Patterson D., 2002, RECOVERY ORIENTED CO
   Patterson D. A., 1988, SIGMOD Record, V17, P109, DOI 10.1145/971701.50214
   Prvulovic M, 2002, CONF PROC INT SYMP C, P111, DOI 10.1109/ISCA.2002.1003567
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   Smolens J.C., 2004, P ACM INT C ARCHITEC, P224
   Sorin DJ, 2002, CONF PROC INT SYMP C, P123, DOI 10.1109/ISCA.2002.1003568
   Wenisch TF, 2005, CONF PROC INT SYMP C, P222, DOI 10.1109/ISCA.2005.50
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 19
TC 13
Z9 19
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2005
VL 25
IS 6
BP 51
EP 59
DI 10.1109/MM.2005.122
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 995IW
UT WOS:000234095000008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Maeda, S
   Asano, S
   Shimada, T
   Awazu, K
   Tago, H
AF Maeda, S
   Asano, S
   Shimada, T
   Awazu, K
   Tago, H
TI A real-time software platform for the cell processor
SO IEEE MICRO
LA English
DT Article
AB SCALABILITY, EFFICIENCY, AND PROGRAMMABILITY ARE ESSENTIAL FOR USINGS AND ENSURES THE APPLICATION OF REAL-TIME CONSTRAINTS AT THE SYSTEM LEVEL. THESE FEATURES LET THE PLATFORM CONTROL RESOURCE USAGE AND HELP EXPLOIT THE POWER MANAGEMENT FEATURES IMPLEMENTED IN THE CELL PROCESSOR.
C1 Toshiba Co Ltd, Ctr Corp Res & Dev, Comp & Network Syst Lab, Saiwai Ku, Kawasaki, Kanagawa 2128582, Japan.
C3 Toshiba Corporation
RP Maeda, S (corresponding author), Toshiba Co Ltd, Ctr Corp Res & Dev, Comp & Network Syst Lab, Saiwai Ku, 1 Komukai Toshiba Cho, Kawasaki, Kanagawa 2128582, Japan.
EM seiji.maeda@toshiba.co.jp
CR ASANO T, 2005, P COOL CHIPS VIII, P445
   MAEDA S, 2005, P COOL CHIPS VIII, P453
   PHAM D, 2005, INT SOL STAT CIRC C, P181
   TAKAHASHI O, 2005, P COOL CHIPS VIII, P433
NR 4
TC 7
Z9 8
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 20
EP 29
DI 10.1109/MM.2005.79
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300005
DA 2024-07-18
ER

PT J
AU Chang, YJ
   Lai, FP
AF Chang, YJ
   Lai, FP
TI Dynamic zero-sensitivity scheme for low-power cache memories
SO IEEE MICRO
LA English
DT Article
AB A low-power cache has become essential in many applications, but cache accesses contribute significantly to a chip's total power consumption. because most bit values read from the cache are 0S, the authors introduce a dynamic zero-sensitivity (DZS) scheme that reduces average cache power consumption by preventing bitlines from discharging in reading A0.
C1 Natl Chung Hsing Univ, Dept Comp Sci, Taichung 402, Taiwan.
   Natl Taiwan Univ, Dept Comp Sci Informat Engn, Taipei, Taiwan.
   Natl Taiwan Univ, Dept Elect Engn, Taipei, Taiwan.
   Natl Taiwan Univ, Comp & Informat Network Ctr, Taipei, Taiwan.
C3 National Chung Hsing University; National Taiwan University; National
   Taiwan University; National Taiwan University
RP Natl Chung Hsing Univ, Dept Comp Sci, 250,Kuo Kuang Rd, Taichung 402, Taiwan.
EM ychang@cs.nchu.edu.tw
RI Chang, Yen-Jen/AAE-9101-2020
CR Amrutur B., 1994, P 1994 INT S LOW POW, P92
   Azizi N, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P48, DOI 10.1109/LPE.2002.1029518
   AZIZI N, TR010102 U TOR ECE C
   AZIZI N, 2002, TR010102 U TOR ECE C
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Edmondson J. H., 1995, Digital Technical Journal, V7, P119
   Hennessy J., 1995, COMPUTER ARCHITECTUR
   Inoue K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P273, DOI 10.1109/LPE.1999.799456
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Montanaro J, 1996, ISSCC DIG TECH PAP I, V39, P214, DOI 10.1109/ISSCC.1996.488576
   PARK BI, 1999, P INT S LOW POW EL D, P91
   SHIVAKUMAR P, 20012 WRL
   Tseng JH, 2000, 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P377, DOI 10.1109/SBCCI.2000.876058
   UKITA M, 1993, IEEE J SOLID-ST CIRC, V28, P1114, DOI 10.1109/4.245590
   Villa L, 2000, INT SYMP MICROARCH, P214, DOI 10.1109/MICRO.2000.898072
NR 15
TC 17
Z9 18
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2005
VL 25
IS 4
BP 20
EP 32
DI 10.1109/MM.2005.64
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 956CG
UT WOS:000231275900004
DA 2024-07-18
ER

PT J
AU Keller, J
   Grävinghoff, A
AF Keller, J
   Grävinghoff, A
TI Thread-based virtual duplex systems in embedded environments
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 16 Conference
CY AUG 22-24, 2004
CL Stanford Univ, Stanford, CA
SP IEEE Comp Soc, TC Microprocessors & Microcomp
HO Stanford Univ
AB VIRTUAL DUPLEX SYSTEMS PROVIDE THE COST BENEFIT OF REQUIRING ONLY ONE BATHER THAN TWO PROCESSORS. TO LIGHTEN THE SINGLE PROCESSOR'S BURDEN AND MEET REAL-TIME REQUIREMENTS IN EMBEDDED SYSTEMS, THE AUTHORS PROPOSE USING EMULATED MULTITHREADING TO REDUCE OVERHEAD AND ALLOW FASTER FAULT DETECTION.
C1 Fernuniv, Hagen, Germany.
   ETAS GmbH, Stuttgart, Germany.
C3 Fern University Hagen
RP Keller, J (corresponding author), Fernuniv, Hagen, Germany.
EM joerg.keller@fernuni-hagen.de
CR Butenhof David R., 1997, Programming with POSIX threads
   CHELF B, 2001, LINUX MAGAZINE   MAY, P64
   ECHTLE K, 1990, P 13 INT C FAULT TOL, P362
   GRAVINGHOFF A, 2002, REALIZATION FINE GRA
   GRAVINGHOFF A, 1999, P ARCH COMP SYST ARC, P69
   GRAVINGHOFF A, 2000, LNCS, P447
   Lai K, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P265
   Lovric T, 1996, COMPUT SYST SCI ENG, V11, P83
   LOVRIC T, 1995, P 5 INT WORK C DEP C, P35
   LOVRIC T, 1994, P 1 EUR DEP COMP C, P309
   LOVRIC T, 1996, THESIS U ESSEN GERMA
   MUELLER F, 1993, PROCEEDINGS OF THE WINTER 1993 USENIX CONFERENCE, P29
NR 12
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2005
VL 25
IS 2
BP 60
EP 69
DI 10.1109/MM.2005.39
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 917RN
UT WOS:000228487000008
DA 2024-07-18
ER

PT J
AU Yu, F
   Katz, RH
   Lakshman, TV
AF Yu, F
   Katz, RH
   Lakshman, TV
TI Efficient multimatch packet classification and lookup with TCAM
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 12th Annual IEEE Symposium on High Performance Interconnects
CY AUG 25-27, 2004
CL Stanford Univ, Stanford, CA
SP IEEE
HO Stanford Univ
AB TERNARY CONTENT-ADDBESSABLE MEMORY IS BECOMING A COMMON EXTENSION TO NETWORK PROCESSORS, AND ITS CAPABILITY AND SPEED MAKE IT ATTRACTIVE FOR HIGH-SPEED NETWORKS. THE AUTHORS' TCAM-BASED SCHEME PRODUCES MULTIMATCH CLASSIFICATION RESULTS WITH ABOUT 10 TIMES FEWER MEMORY LOOKUPS THAN A PURE SOFTWARE APPROACH. IN ADDITION, THEIR SCHEME FOR REMOVING NEGATION IN RULE SETS SAVES UP TO 95 PERCENT OF THE TCAM SPACE USED BY A STRAIGHTFORWARD IMPLEMENTATION.
C1 Univ Calif Berkeley, Berkeley, CA 94706 USA.
C3 University of California System; University of California Berkeley
RP Univ Calif Berkeley, 475 Soda Hall, Berkeley, CA 94706 USA.
EM fyu@eecs.berkeley.edu
CR Gupta P, 1999, COMP COMM R, V29, P147, DOI 10.1145/316194.316217
   Gupta P, 2001, IEEE NETWORK, V15, P24, DOI 10.1109/65.912717
   Gupta P., 1999, P HOT INTERCONNECTS
   Hari A., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P1203, DOI 10.1109/INFCOM.2000.832496
   KOUNAVIS ME, 2003, DIRECTIONS PACKET CL
   Liu H, 2001, HOT INTERCONNECTS 9, P69, DOI 10.1109/HIS.2001.946696
   Overmars MH, 1996, J ALGORITHM, V21, P629, DOI 10.1006/jagm.1996.0063
   PORTER G, OASIS RES SUMMARY FU
   Singh S., 2003, Proceedings of the 2003 conference on Applications, technologies, architectures, and protocols for computer communications, P213
   Spitznagel E, 2003, 11TH IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS, PROCEEDINGS, P120, DOI 10.1109/ICNP.2003.1249762
   Srinivasan V., 1998, P IEEEACM SIGCOMM, P191
   TENNENHOUSE DL, 1996, COMPUTER COMM REV, V26
   Yu F, 2004, 12TH ANNUAL IEEE SYMPOSIUM ON HIGH PERFORMANCE INTERCONNECTS, PROCEEDINGS, P28, DOI 10.1109/CONECT.2004.1375197
   Zane F, 2003, IEEE INFOCOM SER, P42
NR 14
TC 55
Z9 58
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2005
VL 25
IS 1
BP 50
EP 59
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 905ZO
UT WOS:000227610500008
DA 2024-07-18
ER

PT J
AU Kim, C
   Burger, D
   Keckler, SW
AF Kim, C
   Burger, D
   Keckler, SW
TI Nonuniform cache architectures for wire-delay dominated on-chip caches
SO IEEE MICRO
LA English
DT Article
AB NONUNIFORM CACHE ACCESS DESIGNS SOLVE THE ON-CHIP WIRE DELAY PROBLEM FOR FUTURE LARGE INTEGRATED CACHES. BY EMBEDDING A NETWORK IN THE CACHE, NUCA DESIGNS LET DATA MIGRATE WITHIN THE CACHE, CLUSTERING THE WORKING SET NEAREST THE PROCESSOR.
C1 Univ Texas, Dept Comp Sci, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Univ Texas, Dept Comp Sci, 1 Univ Stn C0500, Austin, TX 78712 USA.
EM dburger@cs.utexas.edu
CR Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   DESIKAN R, 2001, TR0123 U TEXAS AUSTI
   Hallnor EG, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P107, DOI [10.1109/ISCA.2000.854382, 10.1145/342001.339660]
   HILL JM, 2001, P IEEE INT SOL STAT, P171
   Huh J, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P199, DOI 10.1109/PACT.2001.953300
   KESSLER RE, 1989, P 16 ANN INT S COMP, P131
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Matzke D, 1997, COMPUTER, V30, P37, DOI 10.1109/2.612245
   PILO H, 2000, P 2000 IEEE INT SOL, P266
   Semiconductor Industry Association, 2001, INT TECHN ROADM SEM
   Shivakumar P., 2001, Technical report
NR 11
TC 50
Z9 67
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 99
EP 107
DI 10.1109/MM.2003.1261393
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700015
DA 2024-07-18
ER

PT J
AU Mutlu, O
   Stark, J
   Wilkerson, C
   Patt, YN
AF Mutlu, O
   Stark, J
   Wilkerson, C
   Patt, YN
TI Runahead execution: An effective alternative to large instruction
   windows
SO IEEE MICRO
LA English
DT Article
AB AN INSTRUCTION WINDOW THAT CAN TOLERATE LATENCIES TO DRAM MEMORY IS PROHIBITIVELY COMPLEX AND POWER HUNGRY. TO AVOID HAVING TO BUILD SUCH LARGE WINDOWS, RUNAHEAD EXECUTION USES OTHERWISE-IDLE CLOCK CYCLES TO ACHIEVE AN AVERAGE 22 PERCENT PERFORMANCE IMPROVEMENT FOR PROCESSORS WITH INSTRUCTION WINDOWS OF CONTEMPORARY SIZES. THIS TECHNIQUE INCURS ONLY A SMALL HARDWARE COST AND DOES NOT SIGNIFICANTLY INCREASE THE PROCESSOR'S COMPLEXITY.
C1 Univ Texas, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Univ Texas, 1 Univ Stn Stop C0803, Austin, TX 78712 USA.
EM onur@ece.utexas.edu
CR [Anonymous], P INT S COMP ARCH
   DUNDAS J, 1997, P 11 INT C SUP, P68
   HINTON G, 2001, INTEL TECHNOLOGY FEB
   Jourdan S, 1996, PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), P58, DOI 10.1109/PACT.1996.552555
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   SMITH JE, 1985, P 12 ANN INT S COMP, P36, DOI DOI 10.1145/327010.327125
   Sprangle E, 2002, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2002.1003559
   WILKES MV, 2001, ACM COMPUTER ARCHITE, V29, P2, DOI 10.1145/373574.373576
NR 8
TC 29
Z9 47
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 20
EP 25
DI 10.1109/MM.2003.1261383
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700005
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, S
TI Jumping on bandwagons
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2003
VL 23
IS 5
BP 75
EP 77
DI 10.1109/MM.2003.1240214
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734FL
UT WOS:000186044300008
DA 2024-07-18
ER

PT J
AU Stern, RH
AF Stern, RH
TI Unresolved legal questions about patents and standard setting
SO IEEE MICRO
LA English
DT Article
NR 0
TC 1
Z9 1
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2003
VL 23
IS 5
BP 5
EP +
DI 10.1109/MM.2003.1240194
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734FL
UT WOS:000186044300001
DA 2024-07-18
ER

PT J
AU Behnam, P
   Tong, JM
   Khare, A
   Chen, YY
   Pan, Y
   Gadikar, P
   Bambhaniya, A
   Krishna, T
   Tumanov, A
AF Behnam, Payman
   Tong, Jianming
   Khare, Alind
   Chen, Yangyu
   Pan, Yue
   Gadikar, Pranav
   Bambhaniya, Abhimanyu
   Krishna, Tushar
   Tumanov, Alexey
TI Hardware-Software Co-Design for Real-Time Latency-Accuracy Navigation in
   Tiny Machine Learning Applications
SO IEEE MICRO
LA English
DT Article
AB Tiny machine learning (TinyML) applications increasingly operate in dynamically changing deployment scenarios, requiring optimization for both accuracy and latency. Existing methods mainly target a single point in the accuracy/latency tradeoff space, which is insufficient as no single static point can be optimal under variable conditions. We draw on a recently proposed weight-shared SuperNet mechanism to enable serving a stream of queries that activates different SubNets within a SuperNet. This creates an opportunity to exploit the inherent temporal locality of different queries that use the same SuperNet. We propose a hardware-software co-design called SUSHI that introduces a novel SubGraph Stationary optimization. SUSHI consists of a novel field-programmable gate array implementation and a software scheduler that controls which SubNets to serve and which SubGraph to cache in real time. SUSHI yields up to a 32% improvement in latency, 0.98% increase in served accuracy, and achieves up to 78.7% off-chip energy saved across several neural network architectures.
C1 [Behnam, Payman; Chen, Yangyu; Bambhaniya, Abhimanyu] Georgia Inst Technol, Elect & Comp Engn, Atlanta, GA 30332 USA.
   [Tong, Jianming] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Khare, Alind; Gadikar, Pranav] Georgia Inst Technol, Comp Sci, Atlanta, GA 30332 USA.
   [Pan, Yue] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Krishna, Tushar] Georgia Inst Technol, Elect & Comp Engn Comp Sci, Atlanta, GA 30332 USA.
   [Tumanov, Alexey] Georgia Inst Technol, Comp Sci Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology
RP Behnam, P (corresponding author), Georgia Inst Technol, Elect & Comp Engn, Atlanta, GA 30332 USA.
EM paymabn.behnam@gatech.edu; jianming.tong@gatech.edu;
   alind.khare@gatech.edu; yangyuchen@gatech.edu; yup014@ucsd.edu;
   pranav.gadikar@gatech.edu; abambhaniya3@gatech.edu;
   tushar@ece.gatech.edu; atumanov@gatech.edu
OI Behnam, Payman/0000-0002-3826-9123; Pan, Yue/0009-0001-6358-0394
FU National Science Foundation [CCF-2029004]; Semiconductor Research
   Corporation; Qualcomm Innovation Fellowship Award; Cisco Research
FX This material is based on work partially supported by the National
   Science Foundation under Grant CCF-2029004, Semiconductor Research
   Corporation, and the Qualcomm Innovation Fellowship Award. Additional
   support was provided by a sponsored research award by Cisco Research.
CR BEHNAM P, 2023, P MLSYS
   CAI H, 2022, P ICLR
   Gog I, 2022, PROCEEDINGS OF THE SEVENTEENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS '22), P453, DOI 10.1145/3492321.3519576
   Hong SD, 2020, KDD '20: PROCEEDINGS OF THE 26TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P1614, DOI 10.1145/3394486.3403212
   Kwon H, 2020, IEEE MICRO, V40, P20, DOI 10.1109/MM.2020.2985963
   SAHNI M, 2021, P ICLR
NR 6
TC 0
Z9 0
U1 4
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 93
EP 101
DI 10.1109/MM.2023.3317243
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400015
DA 2024-07-18
ER

PT J
AU Zhang, SY
   Fu, YG
   Wu, S
   Dass, J
   You, HR
   Lin, YY
AF Zhang, Shunyao
   Fu, Yonggan
   Wu, Shang
   Dass, Jyotikrishna
   You, Haoran
   Lin, Yingyan
TI NetDistiller: Empowering Tiny Deep Learning via In Situ Distillation
SO IEEE MICRO
LA English
DT Article
AB Boosting the task accuracy of tiny neural networks (TNNs) has become a fundamental challenge for enabling the deployment of TNNs on edge devices, which are constrained by strict limitations in terms of memory, computation, bandwidth, and power supply. To this end, we propose a framework called NetDistiller to boost the achievable accuracy of TNNs by treating them as subnetworks of a weight-sharing teacher constructed by expanding the number of channels of the TNN. Specifically, the target TNN model is jointly trained with the weight-sharing teacher model via 1) gradient surgery to tackle the gradient conflicts between them and 2) uncertainty-aware distillation to mitigate the overfitting of the teacher model. Extensive experiments across diverse tasks validate NetDistiller's effectiveness in boosting TNNs' achievable accuracy over state-of-the-art methods. Our code is available at https://github.com/GATECH-EIC/NetDistiller.
C1 [Zhang, Shunyao; Wu, Shang; Dass, Jyotikrishna] Rice Univ, Houston, TX 77005 USA.
   [Fu, Yonggan] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [You, Haoran] Georgia Inst Technol, Comp Sci Dept, Atlanta, GA 30332 USA.
   [Lin, Yingyan] Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
   [Lin, Yingyan] Georgia Inst Technol, Machine Learning Ctr, Atlanta, GA 30332 USA.
C3 Rice University; University System of Georgia; Georgia Institute of
   Technology; University System of Georgia; Georgia Institute of
   Technology; University System of Georgia; Georgia Institute of
   Technology; University System of Georgia; Georgia Institute of
   Technology
RP Zhang, SY (corresponding author), Rice Univ, Houston, TX 77005 USA.
EM sz74@rice.edu; yfu314@gatech.edu; sw99@rice.edu; jdass@rice.edu;
   haoran.you@gatech.edu; celine.lin@gatech.edu
OI Fu, Yonggan/0000-0002-7483-2921; You, Haoran/0000-0002-2873-2153; Zhang,
   Shunyao/0000-0002-6227-6905
FU National Science Foundation through the Computing and Communication
   Foundations (CCF) program [2211815]; Center for the Co-Design of
   Cognitive Systems (CoCoSys), one of the seven centers in Joint
   University Microelectronics Program (JUMP) 2.0, a Semiconductor Research
   Corporation program - Defense Advanced Research Projects Agency
FX The work is supported by the National Science Foundation through the
   Computing and Communication Foundations (CCF) program (Award 2211815)
   and by Center for the Co-Design of Cognitive Systems (CoCoSys), one of
   the seven centers in Joint University Microelectronics Program (JUMP)
   2.0, a Semiconductor Research Corporation program sponsored by the
   Defense Advanced Research Projects Agency.
CR [Anonymous], 2015, DISTILLING THE KNOWL
   Ba Jimmy, 2014, ADV NEURAL INFORM PR
   CAI H, 2022, P INT C LEARN REPR, P1
   Cho JH, 2019, IEEE I CONF COMP VIS, P4793, DOI 10.1109/ICCV.2019.00489
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Lin, 2020, ADV NEURAL INFORM PR, V33, P11711, DOI DOI 10.48550/ARXIV.2007.10319
   NARAYAN T, 2022, PREDICTING ON THE ED
   Tan M., 2020, INT C MACH LEARN, DOI DOI 10.48550/ARXIV.1905.11946
   VAILSHERY LS, IOT NONIOT ACTIVE DE
   Wang D., 2021, P MACHINE LEARNING R, P10760
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Yu Tang, 2020, arXiv
NR 12
TC 0
Z9 0
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 84
EP 92
DI 10.1109/MM.2023.3324261
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chowdhury, AB
   Mahapatra, A
   Liu, Y
   Krishnamurthy, P
   Khorrami, F
   Karri, R
AF Chowdhury, Animesh Basak
   Mahapatra, Anushree
   Liu, Yang
   Krishnamurthy, Prashanth
   Khorrami, Farshad
   Karri, Ramesh
TI A Golden-Free Approach to Detect Trojans in COTS Multi-PCB Systems
SO IEEE MICRO
LA English
DT Article
DE Trojan horses; Hardware; System analysis and design; Software;
   Integrated circuits; Supply chains; Software measurement;
   Commercialization; Printed circuits
AB Untrusted third parties in commercial-off-the-shelf (COTS) printed circuit board (PCB) supply chains may poison PCBs with hardware, firmware, and software implants. Hence, we focus on detection of malicious implants in PCBs. State-of-the-art hardware Trojan detection methods require a golden PCB system/model to detect malicious implants and do not scale to large-scale COTS PCB systems. We map a COTS PCB system to a graph and propose a golden-free methodology comprising a graph-based mathematical construction on "node" and "edge" equivalences, and clustering of identical nodes and paths and validation of hypothesized statistical properties on measured sidechannel data. We evaluate the methodology on a multi-PCB testbed with hierarchically networked PCB devices and several types of Trojans.
C1 [Chowdhury, Animesh Basak] NYU, Ctr Cybersecur, Brooklyn, NY 11201 USA.
   [Mahapatra, Anushree] Innatera Syst, NL-2289 EX Rijswijk, Netherlands.
   [Liu, Yang; Krishnamurthy, Prashanth] NYU, Tandon Sch Engn, Elect & Comp Engn Dept, Brooklyn, NY 11201 USA.
   [Khorrami, Farshad; Karri, Ramesh] NYU, Elect & Comp Engn, Brooklyn, NY 11201 USA.
C3 New York University; New York University; New York University Tandon
   School of Engineering; New York University; New York University Tandon
   School of Engineering
RP Chowdhury, AB (corresponding author), NYU, Ctr Cybersecur, Brooklyn, NY 11201 USA.
EM abc586@nyu.edu; am11019@nyu.edu; yl6978@nyu.edu;
   prashanth.krishnamurthy@nyu.edu; khorrami@nyu.edu; rkarri@nyu.edu
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 64
EP 76
DI 10.1109/MM.2023.3300713
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500010
DA 2024-07-18
ER

PT J
AU Ollivier, S
   Zhang, XY
   Tang, Y
   Choudhuri, C
   Hu, JT
   Jones, AK
AF Ollivier, Sebastien
   Zhang, Xinyi
   Tang, Yue
   Choudhuri, Chayanika
   Hu, Jingtong
   Jones, Alex K.
TI Pod-racing: bulk-bitwise to floating-point compute in racetrack memory
   for machine learning at the edge
SO IEEE MICRO
LA English
DT Article
DE Floating-point arithmetic; Nanowires; Field programmable gate arrays;
   Random access memory; Convolutional neural networks; Common Information
   Model (computing); Edge computing; Machine learning
AB Convolutional neural networks (CNNs) have become a ubiquitous algorithm with growing applications in mobile and edge settings. We describe a compute-in-memory (CIM) technique called POD-RACING using Racetrack memory (RM) to accelerate CNNs for edge systems. Using transverse read, a technique that can determine the number of "1"s in multiple adjacent domains, POD-RACING can efficiently implement multioperand bulk-bitwise and addition computations, and two-operand multiplication. We discuss how POD-RACING can implement both variable precision integer and floating point arithmetic using digital CIM. This allows both CNN inference and on-device training without expensive data movement to the cloud. Based on these functions we demonstrate the implementation of several CNNs with backpropagation using RM CIM and compare these to the state-of-the-art implementations of CNN inference and training. During training, POD-RACING improves efficiency by 2x, energy consumption by $\geq$>= 27%, and increases throughput by $\geq$>= 18% versus a state-of-the-art field-programmable gate array accelerator.
C1 [Ollivier, Sebastien; Zhang, Xinyi; Tang, Yue; Choudhuri, Chayanika; Hu, Jingtong; Jones, Alex K.] Univ Pittsburgh, Pittsburgh, PA 15260 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh
RP Ollivier, S (corresponding author), Univ Pittsburgh, Pittsburgh, PA 15260 USA.
EM sbo15@pitt.edu; xinyizhang@pitt.edu; yut51@pitt.edu; roc74@pitt.edu;
   jthu@pitt.edu; akjones@pitt.edu
RI Zhang, Xinyi/ADO-0487-2022; Tang, Yue/JTU-2820-2023
OI Zhang, Xinyi/0000-0002-9307-1654; Jones, Alex/0000-0001-7498-0206; Hu,
   Jingtong/0000-0003-4029-4034
FU National Science Foundation (NSF) [CNS-1822085, CNS-2133267]; National
   Security Agency; Laboratory of Physical Sciences
FX This work was supported in part by the National Science Foundation (NSF)
   under Grant CNS-1822085 and Grant CNS-2133267, in part by the National
   Security Agency, and in part by the Laboratory of Physical Sciences. The
   authors would like to thank Dr. Xulong Tang and Sheng Li for their
   consultation on this manuscript.
CR Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   De Boer PT, 2005, ANN OPER RES, V134, P19, DOI 10.1007/s10479-005-5724-z
   Deng Q, 2018, DES AUT CON, DOI 10.1145/3195970.3196029
   Jiang L., 2017, 2017 IEEEACM INT S L, P1, DOI DOI 10.1109/ISLPED.2017.8009163
   Khan AA, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3372489
   Lenjani M, 2020, INT S HIGH PERF COMP, P556, DOI 10.1109/HPCA47549.2020.00052
   Liu BC, 2017, IEEE INT SYMP PARAL, P383, DOI 10.1109/ISPA/IUCC.2017.00061
   Liu ZQ, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P207, DOI 10.1109/FPT.2017.8280142
   Ollivier S., 2022, PROC IEEEACM INT S M
   Parkin SSP, 2008, SCIENCE, V320, P190, DOI 10.1126/science.1145799
   Roxy K, 2020, IEEE T NANOTECHNOL, V19, P648, DOI 10.1109/TNANO.2020.3014091
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Sim J, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240831
   Tang Y, 2022, ACM T DES AUTOMAT EL, V27, DOI 10.1145/3505633
   Venkatesan R., 2012, P ISLPED, P185
   Wang DH, 2018, J CIRCUIT SYST COMP, V27, DOI 10.1142/S0218126618500810
   Xin X, 2020, INT S HIGH PERF COMP, P303, DOI 10.1109/HPCA47549.2020.00033
   Yu H, 2014, ASIA S PACIF DES AUT, P191, DOI 10.1109/ASPDAC.2014.6742888
   Zhang Y, 2012, J APPL PHYS, V111, DOI 10.1063/1.4716460
NR 19
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 9
EP 16
DI 10.1109/MM.2022.3195761
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600010
DA 2024-07-18
ER

PT J
AU Neves, N
   Domingos, JM
   Roma, N
   Tomas, P
   Falcao, G
AF Neves, Nuno
   Domingos, Joao Mario
   Roma, Nuno
   Tomas, Pedro
   Falcao, Gabriel
TI Compiling for Vector Extensions With Stream-Based Specialization
SO IEEE MICRO
LA English
DT Article
AB To overcome the current performance wall, data streaming and data-flow computing paradigms have been gradually making their way into the general-purpose domain. However, the proliferation of such paradigms is often hindered by the lack of compilation support, as their execution model is usually incompatible with the internal static single-assignment form used in modern compilers. Accordingly, we propose a new compilation flow that leverages the LLVM infrastructure to automatically extract and encode the memory access pattern and computation data-flow graph with streaming representations. The proposed compilation flow is used to generate code for the recently presented Unlimited Vector Extension, which tackles the shortcomings of vector-length agnostic single-instruction multiple-data extensions by deploying a data streaming paradigm with implicit memory access and loop control. We show that our proposed tool is capable of detecting, representing, and vectorizing a much wider range of loop patterns than existing solutions while providing significant performance gains.
C1 [Neves, Nuno; Domingos, Joao Mario; Roma, Nuno; Tomas, Pedro] Univ Lisbon, Inst Super Tecn, INESC ID, P-1000029 Lisbon, Portugal.
   [Neves, Nuno] Inst Telecomunicacoes, P-3030290 Coimbra, Portugal.
   [Falcao, Gabriel] Univ Coimbra, Inst Telecomunicacoes, P-3030290 Coimbra, Portugal.
C3 Universidade de Lisboa; INESC-ID; Institute of Telecommunications -
   Coimbra; Universidade de Coimbra; Universidade de Coimbra; Institute of
   Telecommunications - Coimbra
RP Neves, N (corresponding author), Univ Lisbon, Inst Super Tecn, INESC ID, P-1000029 Lisbon, Portugal.; Neves, N (corresponding author), Inst Telecomunicacoes, P-3030290 Coimbra, Portugal.
EM nuno.neves@inesc-id.pt; joao.mario@tecnico.ulisboa.pt;
   Nuno.Roma@inesc-id.pt; pedro.tomas@inesc-id.pt; gff@co.it.pt
RI Falcao, Gabriel/P-9142-2014; Roma, Nuno/C-5586-2008; Neves,
   Nuno/C-9795-2014; Tomas, Pedro/C-5954-2008
OI Falcao, Gabriel/0000-0001-9805-6747; Domingos, Joao/0000-0002-3038-1073;
   Roma, Nuno/0000-0003-2491-4977; Neves, Nuno/0000-0003-0628-2259; Tomas,
   Pedro/0000-0001-8083-4432
FU Fundacao para a Ciencia e a Tecnologia (FCT) [UIDB/50021/2020,
   UIDB/EEA/50008/2020, PTDC/EEI-HAC/30485/2017, EXPL/EEI-HAC/1511/2021];
   European Union [101036168]
FX This work was supported in part by national funds through Fundacao para
   a Ciencia e a Tecnologia (FCT) under Projects UIDB/50021/2020,
   UIDB/EEA/50008/2020, PTDC/EEI-HAC/30485/2017, and
   EXPL/EEI-HAC/1511/2021, and by funds from the European Union Horizon
   2020 Research and Innovation program under Grant 101036168.
CR Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Brahmakshatriya A., P ACM IEEE 48 ANN IN, P429
   Domingos JM, 2021, CONF PROC INT SYMP C, P209, DOI 10.1109/ISCA52012.2021.00025
   Lattner C, 2021, INT SYM CODE GENER, P2, DOI 10.1109/CGO51591.2021.9370308
   Neves N, 2017, IEEE T VLSI SYST, V25, P2130, DOI 10.1109/TVLSI.2017.2671405
   Nowatzki T, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P416, DOI [10.1145/3079856.3080255, 10.1145/3140659.3080255]
   Pohl Angela, 2019, 2019 International Conference on High Performance Computing & Simulation (HPCS), P159, DOI 10.1109/HPCS48598.2019.9188238
   Schuiki F, 2021, IEEE T COMPUT, V70, P212, DOI 10.1109/TC.2020.2987314
   Stephens N, 2017, IEEE MICRO, V37, P26, DOI 10.1109/MM.2017.35
   Susu AE, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3406536
   Wang ZR, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P736, DOI 10.1145/3307650.3322229
   Waterman A., 2019, Tech. Rep. 20191213
NR 12
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 49
EP 58
DI 10.1109/MM.2022.3173405
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200007
DA 2024-07-18
ER

PT J
AU Mattioli, M
AF Mattioli, Michael
TI Meet the FaM1ly
SO IEEE MICRO
LA English
DT Article
ID XBOX
AB Apple has designed a new family of SoCs for use predominantly within its Mac (desktop and laptop) products: M1, M1 Pro, M1 Max, and M1 Ultra. Its design and architecture are wildly different from its competition, and its overall value and performance have caught the attention of the entire market. They have shown the world that, with full control, they can build secure, efficient, and high-performance systems. While ceding this control to Apple has been met with mild distaste, the benefits are well worth the tradeoffs. Taking a step back, this move is yet another instance of vertical integration which continues to make its rounds throughout the industry.
C1 [Mattioli, Michael] Goldman Sachs & Co, New York, NY 10282 USA.
RP Mattioli, M (corresponding author), Goldman Sachs & Co, New York, NY 10282 USA.
EM michael.mattioli@gs.com
OI Mattioli, Michael/0000-0003-4150-5390
CR AnandTech, MICR QUALC COLL BRIN
   [Anonymous], APPL EV
   Apple Developer, PORT YOUR MACOS APPS
   Apple Developer, WRIT ARM64 COE APPL
   Apple Developer, ROS TRANSL ENV
   Apple Developer, BUILD UN MACOS BIN
   Apple Newsroom, APPLE NEWSROOM 0205
   Apple Newsroom, APPLE NEWSROOM
   Apple Support, INST WIND 10 YOUR MA
   Apple Support, MAC STUD 2022 TECHN
   Apple Support, Secure Enclave
   Asahi Linux, AS LIN
   Lenovo, 1 THINKPAD POW SNAPD
   Mattioli M, 2021, IEEE MICRO, V41, P125, DOI 10.1109/MM.2021.3103245
   Mattioli M, 2021, IEEE MICRO, V41, P72, DOI 10.1109/MM.2021.3055681
   Wikimedia Commons, FIL APPL M1 JPG
NR 16
TC 4
Z9 5
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2022
VL 42
IS 3
BP 78
EP 84
DI 10.1109/MM.2022.3169245
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J8UV
UT WOS:000798189700010
OA Bronze
DA 2024-07-18
ER

PT J
AU [Anonymous]
AF [Anonymous]
TI ComputingEdge
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP C2
EP C2
DI 10.1109/MM.2022.3151180
PG 1
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500004
OA Bronze
DA 2024-07-18
ER

PT J
AU Kumar, P
   Gupta, GP
   Tripathi, R
AF Kumar, Prabhat
   Gupta, Govind P.
   Tripathi, Rakesh
TI PEFL: Deep Privacy-Encoding-Based Federated Learning Framework for Smart
   Agriculture
SO IEEE MICRO
LA English
DT Article
ID INTRUSION DETECTION; SECURITY; TECHNOLOGIES; SYSTEMS
AB Smart agriculture (SA) incorporates low-cost and low-energy-consuming sensors and devices to enhance quantitative and qualitative agricultural production. However, this device uses an open communication channel, i.e., Internet, and generates large amount of data in real time and, thus, has the potential to be misused. As a consequence, the major concern in the implementation of SA is minimizing the risk o f security and data privacy violation (e.g., adversaries performing inference attacks). To address these challenges, we propose PEFL, a deep privacy-encoding-based federated learning (FL) framework that adopts a perturbation-based encoding and long short-term memory-autoencoder technique to achieve the target of privacy. Then, an FL-based gated recurrent unit neural network algorithm (FedGRU) is designed using the encoded data for intrusion detection. The experimental results based on the ToN-loT data set reveal that the PEFL can efficiently identify normal and attack patterns after transformation over other non-FL and FL methods.
C1 [Kumar, Prabhat; Gupta, Govind P.; Tripathi, Rakesh] Natl Inst Technol Raipur, Raipur 492010, Madhya Pradesh, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Raipur
RP Kumar, P (corresponding author), Natl Inst Technol Raipur, Raipur 492010, Madhya Pradesh, India.
EM pkumar.phd2019.it@nitrr.ac.in; gpgupta.it@nitrr.ac.in;
   rtripathi.it@nitrr.ac.in
RI Gupta, Govind P/AAR-5307-2020; Kumar, Prabhat/ABF-9321-2020
OI Gupta, Govind P/0000-0002-0456-1572; Kumar, Prabhat/0000-0002-0723-0752
FU Mathematical Research Impact Centric Support (MATRICS) Project - Science
   and Engineering Research Board (SERB), India [MTR/2019/001285]
FX This work was supported by the Mathematical Research Impact Centric
   Support (MATRICS) Project funded by the Science and Engineering Research
   Board (SERB), India, under Grant MTR/2019/001285.
CR Aliyu I, 2021, IEEE ACCESS, V9, P102593, DOI 10.1109/ACCESS.2021.3094365
   Centonze P, 2019, CMC-COMPUT MATER CON, V59, P361, DOI 10.32604/cmc.2019.06223
   Chen Z, 2020, IEEE ACCESS, V8, P217463, DOI 10.1109/ACCESS.2020.3041793
   Keshk M, 2021, IEEE T SUST COMPUT, V6, P66, DOI 10.1109/TSUSC.2019.2906657
   Kumar P, 2021, AUTOM CONTROL COMPUT, V55, P137, DOI 10.3103/S0146411621020085
   Kumar P, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2020.101954
   Kumar R, 2021, IEEE CONSUM ELECTR M, V10, P51, DOI 10.1109/MCE.2021.3049623
   Kumar R, 2021, COMPUT NETW, V187, DOI 10.1016/j.comnet.2021.107819
   Li ZP, 2020, IEEE CONSUM ELECTR M, V9, P8, DOI 10.1109/MCE.2019.2959108
   Maas M, 2020, IEEE MICRO, V40, P8, DOI 10.1109/MM.2020.3012883
   Moustafa N., 2020, The TON_IoT Datasets
   Mythili R, 2020, CMC-COMPUT MATER CON, V62, P1097, DOI 10.32604/cmc.2020.08396
   Nguyen HD, 2021, INT J INFORM MANAGE, V57, DOI 10.1016/j.ijinfomgt.2020.102282
   Rahman SA, 2020, IEEE NETWORK, V34, P310, DOI 10.1109/MNET.011.2000286
   Ran ZY, 2020, CMC-COMPUT MATER CON, V65, P309, DOI 10.32604/cmc.2020.010102
   Shen J, 2022, IEEE T DEPEND SECURE, V19, P2198, DOI 10.1109/TDSC.2021.3050517
   Shi J., 2021, IEEE CONF COMPUT, P1
   Wang XF, 2019, IEEE NETWORK, V33, P156, DOI 10.1109/MNET.2019.1800286
   Yang X, 2021, IEEE-CAA J AUTOMATIC, V8, P273, DOI 10.1109/JAS.2020.1003536
   You I, 2019, INTELL AUTOM SOFT CO, V25, P117
NR 20
TC 38
Z9 38
U1 4
U2 23
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 33
EP 40
DI 10.1109/MM.2021.3112476
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500006
DA 2024-07-18
ER

PT J
AU Deng, ZX
   Park, J
   Tang, PTP
   Liu, HX
   Yang, J
   Yuen, H
   Huang, JY
   Khudia, D
   Wei, XH
   Wen, EL
   Choudhary, D
   Krishnamoorthi, R
   Wu, CJ
   Nadathur, S
   Kim, C
   Naumov, M
   Naghshineh, S
   Smelyanskiy, M
AF Deng, Zhaoxia
   Park, Jongsoo
   Tang, Ping Tak Peter
   Liu, Haixin
   Yang, Jie
   Yuen, Hector
   Huang, Jianyu
   Khudia, Daya
   Wei, Xiaohan
   Wen, Ellie
   Choudhary, Dhruv
   Krishnamoorthi, Raghuraman
   Wu, Carole-Jean
   Nadathur, Satish
   Kim, Changkyu
   Naumov, Maxim
   Naghshineh, Sam
   Smelyanskiy, Mikhail
TI Low-Precision Hardware Architectures Meet Recommendation Model Inference
   at Scale
SO IEEE MICRO
LA English
DT Article
DE Quantization (signal); Computational modeling; Production; Computer
   architecture; Adaptation models; Predictive models; Training
AB Tremendous success of machine learning (ML) and the unabated growth in model complexity motivated many ML-specific designs in hardware architectures to speed up the model inference. While these architectures are diverse, highly optimized low-precision arithmetic is a component shared by most. Nevertheless, recommender systems important to Facebook's personalization services are demanding and complex: They must serve billions of users per month responsively with low latency while maintaining high prediction accuracy. Do these low-precision architectures work well with our production recommendation systems? They do. But not without significant effort. In this article, we share our search strategies to adapt reference recommendation models to low-precision hardware, our optimization of low-precision compute kernels, and the tool chain to maintain our models' accuracy throughout their lifespan. We believe our lessons from the trenches can promote better codesign between hardware architecture and software engineering, and advance the state of the art of ML in industry.
C1 [Deng, Zhaoxia; Park, Jongsoo; Tang, Ping Tak Peter; Liu, Haixin; Yang, Jie; Yuen, Hector; Huang, Jianyu; Khudia, Daya; Wei, Xiaohan; Wen, Ellie; Choudhary, Dhruv; Krishnamoorthi, Raghuraman; Wu, Carole-Jean; Nadathur, Satish; Kim, Changkyu; Naumov, Maxim; Naghshineh, Sam; Smelyanskiy, Mikhail] Facebook, Menlo Pk, CA 94025 USA.
C3 Facebook Inc
RP Deng, ZX (corresponding author), Facebook, Menlo Pk, CA 94025 USA.
EM summerdeng@fb.com
RI Wang, Xingyi/KHT-7171-2024; Huang, Jianyu/F-7312-2017; Nadathur,
   Seshadri/AAN-7016-2021
OI Huang, Jianyu/0000-0001-7595-5539; Wen, Dingqiao/0000-0001-8229-2294; ,
   Jie/0000-0002-5294-3460; Liu, Haixin/0000-0002-5160-9276; Park,
   Jongsoo/0000-0002-4750-9440
CR [Anonymous], 2018, FBGEMM
   [Anonymous], 2020, ACCELERATING AI PERF
   [Anonymous], 2019, DLRM BENCHMARKS
   [Anonymous], 2021, PYTORCH NUMERIC SUIT
   F. Inc, 2020, FAK
   Fan A, 2020, Training with quantization noise for extreme model compression
   Guan H., 2019, POSTTRAINING 4 BIT Q
   Gupta U, 2020, ANN I S COM, P982, DOI 10.1109/ISCA45697.2020.00084
   Gupta U, 2020, INT S HIGH PERF COMP, P488, DOI 10.1109/HPCA47549.2020.00047
   Hashemi S, 2017, DES AUT TEST EUROPE, P1474, DOI 10.23919/DATE.2017.7927224
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   He X, 2014, P 8 INT WORKSHOP DAT, P1, DOI [DOI 10.1145/2648584.2648589, 10.1145/2648584.2648589]
   Jain S., 2020, P MACHINE LEARNING S, V2, P112
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krishnamoorthi Raghuraman, 2018, ARXIV180608342V1
   Meller E., 2019, P 36 INT C MACHINE L, P4486
   Naumov M., 2019, DEEP LEARNING RECOMM
   Naumov W. Z. M., 2020, DLRM WORKLOADS IMPLI
   Park J., DEEP LEARNING INFERE
   Yang J. A., 2020, P C KNOWL DISC DAT M
NR 20
TC 3
Z9 3
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 93
EP 100
DI 10.1109/MM.2021.3081981
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800022
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mattioli, M
   Lahtiranta, A
AF Mattioli, Michael
   Lahtiranta, Atte
TI The Xbox Series X System Architecture
SO IEEE MICRO
LA English
DT Article
DE Graphics processing units; Random access memory; Bandwidth; Hardware;
   Games; Engines; Nonvolatile memory
AB The Xbox Series X console, released in November 2020, contains a System on Chip (SoC) created in partnership with AMD. This article describes its architecture including the intelligence for input processing, rendering game graphics and audio, managing storage, user services, and security, all under a tiered operating system.
C1 [Mattioli, Michael] Goldman Sachs & Co, Hardware Engn, New York, NY 10282 USA.
   [Lahtiranta, Atte] Goldman Sachs & Co, Core Engn, New York, NY 10282 USA.
RP Mattioli, M (corresponding author), Goldman Sachs & Co, Hardware Engn, New York, NY 10282 USA.
EM michael.mattioli@gs.com; atte.lahtiranta@gs.com
CR Andrews J., 2020, XBOX SERIES X SYSTEM
   Brechner E, 2013, COMPUTER, V46, P77, DOI 10.1109/MC.2013.276
   Chen T., 2019, GUARDING PHYS ATTACK
   Commons W., 2020, FILE XBOX SERIES X 2
   CRN, 2019, AMDS XBOX PLAYSTATIO
   Mattioli M., 2020, IEEE CONSUM ELECTR M, V12, P312
   Microsoft, 2020, MEET MICROSOFT PLUTO
   Microsoft, 2020, MOUSE KEYBOARD SUPPO
   Sell J, 2018, IEEE MICRO, V38, P53, DOI 10.1109/MM.2018.022071135
NR 9
TC 3
Z9 3
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 72
EP 77
DI 10.1109/MM.2021.3055681
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200012
OA Green Published
DA 2024-07-18
ER

PT J
AU Das Sharma, D
AF Das Sharma, Debendra
TI PCI Express 6.0 Specification: A Low-Latency, High-Bandwidth,
   High-Reliability, and Cost-Effective Interconnect With 64.0 GT/s PAM-4
   Signaling
SO IEEE MICRO
LA English
DT Article
AB PCI Express (PCIe) specification has been doubling the data rate every generation in a backward compatible manner every two to three years. PCIe 6.0 specification will adopt PAM-4 signaling at 64.0 GT/s for maintaining the same channel reach of prior generations. A forward error correction (FEC) mechanism will offset the high BER of PAM-4. We propose a new flit-based approach with a lightweight, low-latency FEC coupled with a strong cyclic redundancy check (CRC) and a low-latency link-level retry mechanism to meet the stringent low-latency, high-bandwidth, and high-reliability goals. We also present a new low-power state that ensures power consumption is proportional to bandwidth usage without impacting the traffic flow.
C1 [Das Sharma, Debendra] Intel Corp, Data Ctr Grp, Santa Clara, CA 95054 USA.
C3 Intel Corporation
RP Das Sharma, D (corresponding author), Intel Corp, Data Ctr Grp, Santa Clara, CA 95054 USA.
EM debendra.das.sharma@intel.com
CR CXL Consortium, 2019, Compute Express Link 1.1 Specification
   Das Sharma D, 2020, SYMP HI PER INT, P1, DOI 10.1109/HOTI51249.2020.00016
   Intel Corp, 2019, PAM4 Signaling Fundamentals
   Liu C., 2019, Signal Integrity J.
   PCI-SIG, 2020, PCI EXPRESS BASE SPE
   PCI-SIG, 2019, PCI EXPRESS BASE SPE
   Pradhan DK., 1986, FAULT TOLERANT COMPU, V1
   Sharma D. D, 2017, EMBEDDED SYSTEMS ENG
   Wang X., 2016, 8023 IEEE NGECDC
NR 9
TC 14
Z9 14
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2021
VL 41
IS 1
BP 23
EP 29
DI 10.1109/MM.2020.3039925
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QA3KA
UT WOS:000613345000005
DA 2024-07-18
ER

PT J
AU Vinnakota, B
   Agarwal, I
   Drucker, K
   Jani, D
   Miller, G
   Mittal, M
   Wang, R
AF Vinnakota, Bapi
   Agarwal, Ishwar
   Drucker, Kevin
   Jani, Dharmesh
   Miller, Gary
   Mittal, Millind
   Wang, Robert
TI The Open Domain-Specific Architecture
SO IEEE MICRO
LA English
DT Article
AB Chiplet technology can significantly reduce the cost and time needed to develop custom high-performance silicon products. To realize a chiplet-based product, a die-to-die (D2D) network to interconnect the chiplets is required. Almost all of today's chiplet-based products use proprietary D2D interfaces. Industry has primarily paid attention to D2D PHYs. A design also requires logical information flow between chiplets. Current designs use proprietary PHYs and logic protocols between components. This approach makes it challenging to integrate chiplets from multiple vendors. The open domain specific architecture (ODSA) is a project within the open compute project (OCP) community that aims to establish open physical and logical D2D interfaces for chiplets. Ultimately, the ODSA aims to create open interfaces to enable a marketplace of interoperable chiplets. This will allow product designers to develop chiplet-based products that integrate best in class chiplets from multiple vendors. This article reviews technical developments within the ODSA.
C1 [Vinnakota, Bapi] San Jose State Univ, San Jose, CA 95134 USA.
   [Agarwal, Ishwar] Microsoft Corp, Redmond, WA 98052 USA.
   [Drucker, Kevin; Jani, Dharmesh] Facebook Inc, Menlo Pk, CA 94025 USA.
   [Miller, Gary] NXP Semicond Austin Oak Hill, Austin, TX 78735 USA.
   [Mittal, Millind] Xilinx Inc, San Jose, CA 95124 USA.
   [Wang, Robert] Analogx, Toronto, ON M2N 6K1, Canada.
C3 California State University System; San Jose State University;
   Microsoft; Facebook Inc; Xilinx
RP Vinnakota, B (corresponding author), San Jose State Univ, San Jose, CA 95134 USA.
CR [Anonymous], ODSA WIKI 2020
   [Anonymous], INTEL PCI EXPRESS AR
   [Anonymous], INTEL AIB BUS 2020
   Farjadrad R, 2020, IEEE MICRO, V40, P15, DOI 10.1109/MM.2019.2950352
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   Huang CH, 2016, CACS INT AUTOMAT CON, P1, DOI 10.1109/CACS.2016.7973874
   Hutner M, 2020, IEEE VLSI TEST SYMP, DOI 10.1109/vts48691.2020.9107636
   Jun H, 2017, IEEE INT MEM WORKSH, P99
   Lee HJ, 2020, IEEE CUST INTEGR CIR, DOI 10.1109/cicc48029.2020.9075914
   Lee Kevin, 2019, Facebook
   Pellegrini A, 2019, P IEEE HOT CHIPS 31, P1, DOI [10.1109/ HOTCHIPS.2019.8875640, DOI 10.1109/HOTCHIPS.2019.8875640]
   Powell W, 2018, P SPAC COMP CONN ENT
NR 12
TC 4
Z9 5
U1 4
U2 20
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2021
VL 41
IS 1
BP 30
EP 36
DI 10.1109/MM.2020.3042383
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QA3KA
UT WOS:000613345000006
DA 2024-07-18
ER

PT J
AU Khailany, B
   Ren, HX
   Dai, S
   Godil, S
   Keller, B
   Kirby, R
   Klinefelter, A
   Venkatesan, R
   Zhang, YQ
   Catanzaro, B
   Dally, WJ
AF Khailany, Brucek
   Ren, Haoxing
   Dai, Steve
   Godil, Saad
   Keller, Ben
   Kirby, Robert
   Klinefelter, Alicia
   Venkatesan, Rangharajan
   Zhang, Yanqing
   Catanzaro, Bryan
   Dally, William J.
TI Accelerating Chip Design With Machine Learning
SO IEEE MICRO
LA English
DT Article
DE Chip scale packaging; Computational modeling; Task analysis; Logic
   gates; Training; Very large scale integration; Data models; Design
   Methodology; Integrated Circuits; Machine Learning; VLSI
AB Recent advancements in machine learning provide an opportunity to transform chip design workflows. We review recent research applying techniques such as deep convolutional neural networks and graph-based neural networks in the areas of automatic design space exploration, power analysis, VLSI physical design, and analog design. We also present a future vision of an AI-assisted automated chip design workflow to aid designer productivity and automate optimization tasks.
C1 [Khailany, Brucek; Ren, Haoxing; Klinefelter, Alicia; Venkatesan, Rangharajan; Zhang, Yanqing] NVIDIA Corp, Santa Clara, CA 95051 USA.
   [Dai, Steve; Keller, Ben] NVIDIA Corp, ASIC & VLSI Res Grp, Santa Clara, CA USA.
   [Godil, Saad; Catanzaro, Bryan] NVIDIA Corp, Appl Deep Learning Res, Santa Clara, CA USA.
   [Kirby, Robert] NVIDIA Corp, Appl Deep Learning Res Team, Santa Clara, CA USA.
   [Dally, William J.] NVIDIA Corp, Res, Santa Clara, CA USA.
C3 Nvidia Corporation; Nvidia Corporation; Nvidia Corporation; Nvidia
   Corporation; Nvidia Corporation
RP Khailany, B (corresponding author), NVIDIA Corp, Santa Clara, CA 95051 USA.
EM bkhailany@nvidia.com; haoxingr@nvidia.com; sdai@nvidia.com;
   sgodil@nvidia.com; benk@nvidia.com; rkirby@nvidia.com;
   aklinefelter@nvidia.com; rangharajanv@nvidia.com; yanqingz@nvidia.com;
   bcatanzaro@nvidia.com; bdally@nvidia.com
RI Keller, Ben/IYJ-9712-2023
OI Ren, Haoxing/0000-0003-1028-3860
CR Guestrin C., 2016, KDD16 P 22 ACM, P785, DOI DOI 10.1145/2939672.2939785
   Kahng AB, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P68, DOI 10.1145/3177540.3177554
   Kipf T. N., 2017, 8 INT C LEARN REPR, P1
   Kirby R, 2019, IEEE INT CONF VLSI, P217, DOI [10.1109/VLSI-SoC.2019.8920342, 10.1109/vlsi-soc.2019.8920342]
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lin YB, 2020, IEEE T COMPUT AID D, V39, P5083, DOI 10.1109/TCAD.2020.2971531
   Lin YH, 2019, IEEE INT C ELECTR TA
   Mirhoseini A., 2020, CHIP PLACEMENT DEEP
   Mockus J., 1977, P IFIP TECH C OPT TE, P400
   Ren HX, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218515
   Shao YKS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P14, DOI 10.1145/3352460.3358302
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Xie Z., 2020, PROC IEEE ASP DAC
   Xie ZY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240843
   Zhang YX, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9206739
   Zhou YB, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P39, DOI 10.1145/3287624.3287653
NR 16
TC 24
Z9 28
U1 7
U2 53
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2020
VL 40
IS 6
BP 23
EP 32
DI 10.1109/MM.2020.3026231
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5BG
UT WOS:000582591600004
DA 2024-07-18
ER

PT J
AU Dadu, V
   Weng, J
   Liu, SH
   Nowatzki, T
AF Dadu, Vidushi
   Weng, Jian
   Liu, Sihao
   Nowatzki, Tony
TI Towards General-Purpose Acceleration: Finding Structure in Irregularity
SO IEEE MICRO
LA English
DT Article
DE Hardware; Machine learning algorithms; Databases; Computer architecture;
   Throughput; Computational modeling; Approximation algorithms
AB Programmable hardware accelerators (e.g., vector processors, GPUs) have been extremely successful at targeting algorithms with regular control and memory patterns to achieve order-of-magnitude performance and energy efficiency improvements. However, they perform far under the peak on important irregular algorithms, like those from graph processing, database querying, genomics, advanced machine learning, and others. This work posits that the primary culprit is specific forms of irregular control flow and memory access. By capturing the problematic behavior at a domain-agnostic level, we propose an accelerator that is sufficiently general, matches domain-specific accelerator performance, and significantly outperforms traditional CPUs and GPUs.
C1 [Dadu, Vidushi; Weng, Jian; Liu, Sihao; Nowatzki, Tony] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
C3 University of California System; University of California Los Angeles
RP Dadu, V (corresponding author), Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
EM vidushi.dadu@cs.ucla.edu; jian.weng@cs.ucla.edu; sihao@cs.ucla.edu;
   tjn@cs.ucla.edu
RI Liu, Sihao/HHR-8989-2022; Nowatzki, Tony/U-1173-2019
OI Nowatzki, Tony/0000-0001-8483-3824; Liu, Sihao/0000-0003-0937-2460
FU National Science Foundation [CCF-1751400, CCF-1937599]; VMware
FX We would like to thank G. Van den Broeck and A. Choi for their insights
   and help with arithmetic circuits workloads. We would also like to thank
   D. Ott and P. Subrahmanyam for their thoughtful conversations on the
   nature of irregularity and data dependence. This work was supported in
   part by the National Science Foundation under Grant CCF-1751400 and
   Grant CCF-1937599 and in part by the gift funding from VMware.
CR [Anonymous], [No title captured]
   Gómez-Luna J, 2013, IEEE T PARALL DISTR, V24, P2273, DOI 10.1109/TPDS.2012.319
   Gondimalla A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P151, DOI 10.1145/3352460.3358291
   Ham TJ, 2016, INT SYMP MICROARCH
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hegde K, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P319, DOI 10.1145/3352460.3358275
   Mishra AK, 2017, ASIA S PACIF DES AUT, P635, DOI 10.1109/ASPDAC.2017.7858395
   Nowatzki T, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P416, DOI [10.1145/3079856.3080255, 10.1145/3140659.3080255]
   Nowatzki T, 2016, INT S HIGH PERF COMP, P27, DOI 10.1109/HPCA.2016.7446051
   Pal S, 2018, INT S HIGH PERF COMP, P724, DOI 10.1109/HPCA.2018.00067
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Wu LS, 2014, ACM SIGPLAN NOTICES, V49, P255, DOI 10.1145/2541940.2541961
NR 12
TC 1
Z9 2
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 37
EP 46
DI 10.1109/MM.2020.2986199
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100006
DA 2024-07-18
ER

PT J
AU Donato, M
   Pentecost, L
   Brooks, D
   Wei, GY
AF Donato, Marco
   Pentecost, Lillian
   Brooks, David
   Wei, Gu-Yeon
TI MEMTI: Optimizing On-Chip Nonvolatile Storage for Visual Multitask
   Inference at the Edge
SO IEEE MICRO
LA English
DT Article
AB The combination of specialized hardware and embedded nonvolatile memories (eNVM) holds promise for energy-efficient deep neural network (DNN) inference at the edge. However, integrating DNN hardware accelerators with eNVMs still presents several challenges. Multilevel programming is desirable for achieving maximal storage density on chip, but the stochastic nature of eNVM writes makes them prone to errors and further increases the write energy and latency. In this article, we present MEMTI, a memory architecture that leverages a multitask learning technique for maximal reuse of DNN parameters across multiple visual tasks. We show that by retraining and updating only 10% of all DNN parameters, we can achieve efficient model adaptation across a variety of visual inference tasks. The system performance is evaluated by integrating the memory with the open-source NVIDIA deep learning architecture.
C1 [Donato, Marco; Pentecost, Lillian] Harvard Univ, Cambridge, MA 02138 USA.
   [Brooks, David] Harvard Univ, Comp Sci, Cambridge, MA 02138 USA.
   [Wei, Gu-Yeon] Harvard Univ, Elect Engn & Comp Sci, Cambridge, MA 02138 USA.
C3 Harvard University; Harvard University; Harvard University
RP Donato, M (corresponding author), Harvard Univ, Cambridge, MA 02138 USA.
EM mdonato@seas.harvard.edu; lillian_pentecost@seas.harvard.edu;
   dbrooks@seas.harvard.edu; guyeon@seas.harvard.edu
OI Pentecost, Lillian/0000-0002-6204-1938; Donato,
   Marco/0000-0002-9354-3447
FU Applications Driving Architectures (ADA) Research Center, a JUMP Center
   - SRC; Applications Driving Architectures (ADA) Research Center, a JUMP
   Center - DARPA
FX This work was supported by the Applications Driving Architectures (ADA)
   Research Center, a JUMP Center cosponsored by SRC and DARPA.
CR [Anonymous], P IEEE C COMP VIS PA
   [Anonymous], P SYSML C
   [Anonymous], P 55 ANN DES AUT C
   Cenko SB, 2012, IAU SYMP P SERIES, P72
   Daly D C., 2018, IEEE Solid-State Circuits Magazine, V10, P30, DOI DOI 10.1109/MSSC.2017.2771103
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Kaiser L, 2017, One Model To Learn Them All
   Khan F, 2016, IEEE ELECTR DEVICE L, V37, P88, DOI 10.1109/LED.2015.2504952
   Pentecost L, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P769, DOI 10.1145/3352460.3358258
   Reagen B., 2017, Synthesis Lectures on Computer Architecture, V12, P1, DOI DOI 10.2200/S00783ED1V01Y201706CAC041
   Yosinski J, 2014, ADV NEUR IN, V27
   Zhao Liang., 2014, 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), P1
NR 12
TC 6
Z9 9
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2019
VL 39
IS 6
BP 73
EP 81
DI 10.1109/MM.2019.2944782
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JO8FU
UT WOS:000497811100010
OA Green Published
DA 2024-07-18
ER

PT J
AU Hill, MD
   Masters, J
   Ranganathan, P
   Turner, P
   Hennessy, JL
AF Hill, Mark D.
   Masters, Jon
   Ranganathan, Parthasarathy
   Turner, Paul
   Hennessy, John L.
TI On the Spectre and Meltdown Processor Security Vulnerabilities
SO IEEE MICRO
LA English
DT Article
AB This paper first reviews the Spectre and Meltdown processor security vulnerabilities that were revealed during January-October 2018 and that allow the extraction of protected information from billions of processors in large and small systems. It then discusses short-term mitigation actions and speculates on the longer term implications to computer software and hardware. This paper expands from a keynote/ panel by the authors at IEEE Hot Chips 2018.
C1 [Hill, Mark D.] Univ Wisconsin, Comp Sci, Madison, WI 53706 USA.
   [Masters, Jon] Red Hat, Raleigh, NC USA.
   [Masters, Jon] Red Hat, Mitigat Efforts Meltdown & Spectre, Raleigh, NC USA.
   [Masters, Jon; Ranganathan, Parthasarathy] Google, Mountain View, CA USA.
   [Masters, Jon] Google, Platforms Hardware & Datactr, Mountain View, CA USA.
   [Turner, Paul] Google, CPU Scheduling & Secur, Mountain View, CA USA.
   [Hennessy, John L.] Alphabet, Mountain View, CA USA.
   [Hennessy, John L.] Stanford Univ, Elect Engn & Comp Sci, Stanford, CA 94305 USA.
C3 University of Wisconsin System; University of Wisconsin Madison; Google
   Incorporated; Google Incorporated; Google Incorporated; Stanford
   University
RP Hill, MD (corresponding author), Univ Wisconsin, Comp Sci, Madison, WI 53706 USA.
EM markhill@cs.wisc.edu; jcm@redhat.com; partha.ranganathan@google.com;
   pjt@google.com; hennessy@stanford.edu
FU NSF [CCF-1617824, CNS-1815656]; John P. Morgridge Endowed Chair
FX The authors would like to thank the numerous professionals who commented
   on this paper. They regret that the short paper format precluded more
   elaborate discussion on some of the nuances. The work of M. D. Hill was
   supported by Google during his sabbatical and at Wisconsin by NSF
   CCF-1617824, NSF CNS-1815656, and John P. Morgridge Endowed Chair.
CR [Anonymous], 2018, ARXIV181105441
   Arafa M, 2019, IEEE MICRO, V39, P29, DOI 10.1109/MM.2019.2899330
   Horn J., 2018, Project Zero, V39
   Kocher P., 2019, P 40 IEEE S SEC PRIV, V1801
   Lipp M., 2018, P 27 USENIX SEC S
   Patterson D., 2019, COMPUTER ARCHITECTUR, VSixth
   Rizzo D., 2018, IEEE HOT CHIPS
   SALTZER JH, 1975, P IEEE, V63, P1278, DOI 10.1109/PROC.1975.9939
   Schwarz M., 2018, ARXIV180710535V1
   Stiles D, 2019, IEEE MICRO, V39, P20, DOI 10.1109/MM.2019.2898633
   U. S. Dept. Defense, 1985, 520028STD US DEP DEF
   Wang ZH, 2006, ANN COMPUT SECURITY, P473, DOI 10.1109/ACSAC.2006.20
NR 12
TC 15
Z9 17
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2019
VL 39
IS 2
SI SI
BP 9
EP 19
DI 10.1109/MM.2019.2897677
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP7EG
UT WOS:000461849800003
DA 2024-07-18
ER

PT J
AU Maruyama, T
   Akizuki, Y
   Tabata, T
   Kitamura, K
   Takagi, N
   Ishii, H
   Watanabe, S
   Tawa, F
AF Maruyama, Takumi
   Akizuki, Yasunobu
   Tabata, Takekazu
   Kitamura, Kenichi
   Takagi, Noriko
   Ishii, Hiroyuki
   Watanabe, Shingo
   Tawa, Fumihiro
TI SPARC64 XII: Fujitsu's Latest 12-Core Processor for Mission-Critical
   Servers
SO IEEE MICRO
LA English
DT Article
AB The SPARC64 XII 12-core processor, developed for high-performance, mission-critical servers, runs at speeds of up to 4.35 GHz and achieves a peak performance of 417 GIPS and 835 Gflops. SPARC64 XII realizes a 2.3-2.9 times improvement in core performance over the previous-generation SPARC64 X+.
C1 [Maruyama, Takumi; Tabata, Takekazu; Kitamura, Kenichi; Watanabe, Shingo] Fujitsu, Tokyo, Japan.
   [Akizuki, Yasunobu; Takagi, Noriko; Ishii, Hiroyuki] Fujitsu, Processor Dev Div, Adv Syst Res & Dev Unit, Tokyo, Japan.
   [Tawa, Fumihiro] Fujitsu, Server Engn Dev Div, Tokyo, Japan.
C3 Fujitsu Ltd; Fujitsu Ltd
RP Maruyama, T (corresponding author), Fujitsu, Tokyo, Japan.
EM takumi_maruyama@jp.fujitsu.com; akizuki@jp.fujitsu.com;
   tabata.takekazu@jp.fujitsu.com; kitamura_ken1@jp.fujitsu.com;
   takagi.noriko@jp.fujitsu.com; hiroyuki.ishii@jp.fujitsu.com;
   snabe@jp.fujitsu.com; tawa.fumihiro@jp.fujitsu.com
CR [Anonymous], 2017, CISC VIS NETW IND GL
   [Anonymous], 2007, SPARC64 X X SPEC
   Maruyama T., 2017, COOL CHIPS, V20
   Maruyama T, 2010, IEEE MICRO, V30, P30, DOI 10.1109/MM.2010.40
   Yoshida T, 2013, IEEE MICRO, V33, P16, DOI 10.1109/MM.2013.126
NR 5
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2018
VL 38
IS 5
BP 75
EP 84
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GV7UB
UT WOS:000446337400011
DA 2024-07-18
ER

PT J
AU Kim, Y
   Shin, D
   Lee, J
   Yoo, HJ
AF Kim, Youchang
   Shin, Dongjoo
   Lee, Jinsu
   Yoo, Hoi-Jun
TI BRAIN: A Low-Power Deep Search Engine for Autonomous Robots
SO IEEE MICRO
LA English
DT Article
AB The authors propose a low-power deep search engine called BRAIN for real-time path planning of intelligent autonomous robots. BRAIN adopts a multithreaded core architecture with a transposition table cache to avoid duplicated searches between processors deep in the search tree. It achieves a fast search speed and low energy consumption and was successfully applied to autonomous navigation robots in dynamic environments.
C1 [Kim, Youchang; Yoo, Hoi-Jun] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon, South Korea.
   [Shin, Dongjoo; Lee, Jinsu] Korea Adv Inst Sci & Technol, Elect Engn, Daejeon, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Korea Advanced
   Institute of Science & Technology (KAIST)
RP Kim, Y (corresponding author), Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon, South Korea.
EM youchang.kim@kaist.ac.kr; imdjdj@kaist.ac.kr; jinsulee@kaist.ac.kr;
   hjyoo@kaist.ac.kr
RI YOO, HOI-JUN/C-1558-2011
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Science, ICT & Future Planning
   [NRF-2015R1A2A1A05001889]
FX This research was supported by the Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by the
   Ministry of Science, ICT & Future Planning (NRF-2015R1A2A1A05001889).
CR Ferguson C., 1988, AAAI 88. Seventh National Conference on Artificial Intelligence, P128
   Frigo M, 1998, ACM SIGPLAN NOTICES, V33, P212, DOI 10.1145/277652.277725
   Kim Y., 2016, P IEEE INT SOL STAT, DOI [10.1109/ISSCC.2016.7418005, DOI 10.1109/ISSCC.2016.7418005]
   Kishimoto A, 2013, ARTIF INTELL, V195, P222, DOI 10.1016/j.artint.2012.10.007
   KORF RE, 1985, ARTIF INTELL, V27, P97, DOI 10.1016/0004-3702(85)90084-0
   Mathew N, 2015, IEEE T AUTOM SCI ENG, V12, P1298, DOI 10.1109/TASE.2015.2461213
   Murray S., 2016, MICRO, P1, DOI 10.1109/MICRO.2016.7783748
   Plaat A, 1996, PROCEEDINGS OF THE THIRTEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND THE EIGHTH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE CONFERENCE, VOLS 1 AND 2, P234
   Semeraro G., 2002, P IEEE INT S HIGH PE, DOI [10.1109/HPCA.2002.995696, DOI 10.1109/HPCA.2002.995696]
   Song GM, 2009, IEEE T CONSUM ELECTR, V55, P2034, DOI 10.1109/TCE.2009.5373766
   Zhang X., 2015, MULTICHIP SYSTEM OPT, DOI [10.1109/VLSIC.2015.7231246, DOI 10.1109/VLSIC.2015.7231246]
   ZOBRIST AL, 1990, ICCA J, V13, P69, DOI 10.3233/ICG-1990-13203
NR 12
TC 4
Z9 5
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2017
VL 37
IS 5
BP 11
EP 19
DI 10.1109/MM.2017.3711641
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FJ8NM
UT WOS:000413024800003
DA 2024-07-18
ER

PT J
AU Stephens, N
   Biles, S
   Boettcher, M
   Eapen, J
   Eyole, M
   Gabrielli, G
   Horsnell, M
   Magklis, G
   Martinez, A
   Premillieu, N
   Reid, A
   Rico, A
   Walker, P
AF Stephens, Nigel
   Biles, Stuart
   Boettcher, Matthias
   Eapen, Jacob
   Eyole, Mbou
   Gabrielli, Giacomo
   Horsnell, Matt
   Magklis, Grigorios
   Martinez, Alejandro
   Premillieu, Nathanael
   Reid, Alastair
   Rico, Alejandro
   Walker, Paul
TI THE ARM SCALABLE VECTOR EXTENSION
SO IEEE MICRO
LA English
DT Article
AB THE ARM SCALABLE VECTOR EXTENSION (SVE) ALLOWS IMPLEMENTATIONS TO CHOOSE A VECTOR REGISTER LENGTH BETWEEN 128 AND 2,048 BITS. IT SUPPORTS A VECTOR-LENGTH-AGNOSTIC PROGRAMMING MODEL THAT LETS CODE RUN AND SCALE AUTOMATICALLY ACROSS ALL VECTOR LENGTHS WITHOUT RECOMPILATION. FINALLY, IT INTRODUCES SEVERAL INNOVATIVE FEATURES THAT BEGIN TO OVERCOME SOME OF THE TRADITIONAL BARRIERS TO AUTOVECTORIZATION.
C1 [Stephens, Nigel; Boettcher, Matthias; Gabrielli, Giacomo; Magklis, Grigorios; Reid, Alastair; Rico, Alejandro; Walker, Paul] ARM, Cambridge, England.
   [Biles, Stuart] ARM, Res Architecture, Cambridge, England.
   [Eapen, Jacob] ARM, Architecture & Technol Grp, Cambridge, England.
   [Eyole, Mbou] ARM, Res Div, Cambridge, England.
   [Horsnell, Matt] ARM, Architecture Res Grp, Cambridge, England.
   [Martinez, Alejandro] ARM, Architecture & Technol Dept, Cambridge, England.
   [Premillieu, Nathanael] ARM, CPU Modeling Team, Cambridge, England.
RP Stephens, N (corresponding author), ARM, Cambridge, England.
EM nigel.stephens@arm.com; stuart.biles@arm.com;
   matthias.boettcher@arm.com; jacob.eapen@arm.com; mbou.eyole@arm.com;
   gabrielli@arm.com; matt.horsnell@arm.com; grigorios.magklis@arm.com;
   alejandro.martinezvicente@arm.com; nathanael.premillieu@arm.com;
   alastair.reid@arm.com; alejandro.rico@arm.com; paul.walker@arm.com
OI Biles, Stuart/0000-0002-7898-915X; Reid, Alastair/0000-0003-4695-6668;
   Rico, Alejandro/0000-0003-1282-8887
CR A Sneak Peek into SVE and VLA Programming, 2016, CISC VIS NETW IND GL
   [Anonymous], ASC SEQUOIA BENCHMAR
   [Anonymous], 2017, MANTEVO PROJECT
   [Anonymous], NAS PARALLEL BENCHMA
   [Anonymous], 2014, CORAL BENCHMARK CODE
   [Anonymous], 2003, ASCI PURPLE BENCHMAR
   [Anonymous], 2017, HPGMG HIGH PERFORMAN
   [Anonymous], 2016, TORCH TESTBED OPTIM
   [Anonymous], PROF ARCH SPEC
   [Anonymous], ARM ARCHITECTURE REF
   Baghsorkhi SS, 2016, ACM SIGPLAN NOTICES, V51, P697, DOI 10.1145/2980983.2908111
   Boettcher M, 2014, DES AUT TEST EUROPE
   Lattner C, 2005, LECT NOTES COMPUT SC, V3602, P15, DOI 10.1007/11532378_2
   RUSSELL RM, 1978, COMMUN ACM, V21, P63, DOI 10.1145/359327.359336
   Seiler L, 2009, IEEE MICRO, V29, P10, DOI 10.1109/MM.2009.9
   Sodani Avinash, 2015, 2015 IEEE Hot Chips 27 Symposium (HCS), DOI 10.1109/HOTCHIPS.2015.7477467
   Woh M, 2008, INT SYMP MICROARCH, P152, DOI 10.1109/MICRO.2008.4771787
NR 17
TC 137
Z9 161
U1 2
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2017
VL 37
IS 2
BP 26
EP 39
DI 10.1109/MM.2017.35
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EV4JT
UT WOS:000401726500005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhang, TW
   Lee, RB
AF Zhang, Tianwei
   Lee, Ruby B.
TI MONITORING AND ATTESTATION OF VIRTUAL MACHINE SECURITY HEALTH IN CLOUD
   COMPUTING
SO IEEE MICRO
LA English
DT Article
AB Cloud customers need assurances regarding the security of their virtual machines operating within an infrastructure-as-a-service cloud system. This article presents an architecture that can monitor a virtual machine's security health and communicate this to the customer in an unforgeable manner. The authors demonstrate a concrete implementation of propertybased attestation and a full prototype based on the openstack open source cloud software.
C1 [Zhang, Tianwei; Lee, Ruby B.] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
C3 Princeton University
RP Zhang, TW (corresponding author), Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
EM tianweiz@princeton.edu; rblee@princeton.edu
FU National Science Foundation Computer and Network Systems award
   [1218817]; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1218817] Funding Source: National Science
   Foundation
FX This work was supported in part by the National Science Foundation
   Computer and Network Systems award no. 1218817.
CR [Anonymous], 2011, TCG DES IMPL US PRIN
   [Anonymous], 2012, SECURITY 12
   Champagne D, 2010, INT S HIGH PERF COMP, P31
   Chen J, 2014, INT SYMP MICROARCH, P216, DOI 10.1109/MICRO.2014.42
   Garfinkel T., 2003, Operating Systems Review, V37, P193, DOI 10.1145/1165389.945464
   Gligor V.D., 1994, NCSCTG030
   Jamkhedkar P, 2013, INT CONF CLOUD COMP, P371, DOI 10.1109/CloudCom.2013.55
   KEMMERER RA, 1983, ACM T COMPUT SYST, V1, P256, DOI 10.1145/357369.357374
   McKeen F., 2013, Hasp@ isca, DOI 10.1145/2487726. 2488368
   Perez-Botero D., 2013, P 2013 INT WORKSHOP, P3, DOI DOI 10.1145/2484402.2484406
   Ristenpart T, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P199
   Sadeghi Ahmad-Reza., 2004, NSPW 04 P 2004 WORKS, P67
   Sailer R, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P223
   Santos N., 2012, C SECURITY S SECURIT, P10
   Schiffman J, 2010, PROCEEDINGS OF THE 2010 ACM WORKSHOP CLOUD COMPUTING SECURITY WORKSHOP (CCSW'10:), P41
   Varadarajan V., 2012, PROC ACM C COMPUTER, P281, DOI [DOI 10.1145/2382196.2382228, 10.1145/2382196.2382228]
   Xu YJ, 2011, PROCEEDINGS OF THE 3RD ACM WORKSHOP CLOUD COMPUTING SECURITY WORKSHOP (CCSW'11), P29
   Zhang TW, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P362, DOI 10.1145/2749469.2750422
   Zhang Y., 2012, P 2012 IEEE INT C CY, P281
NR 19
TC 8
Z9 9
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2016
VL 36
IS 5
BP 28
EP 37
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6DW
UT WOS:000390422200005
DA 2024-07-18
ER

PT J
AU Nowatzki, T
   Gangadhar, V
   Sankaralingam, K
AF Nowatzki, Tony
   Gangadhar, Vinay
   Sankaralingam, Karthikeyan
TI A HETEROGENEOUS VON NEUMANN/EXPLICIT DATAFLOW PROCESSOR
SO IEEE MICRO
LA English
DT Article
AB DECADES-OLD EXPLICIT DATAFLOW ARCHITECTURES ELIMINATE MANY OF THE OVERHEADS OF GENERAL-PURPOSE PROCESSORS BUT HAVE NOT BEEN SUCCESSFUL BECAUSE OF THEIR LACK OF SUFFICIENT CONTROL SPECULATION AND THE LATENCY OVERHEAD OF EXPLICIT COMMUNICATION. THIS ARTICLE OBSERVES A SYNERGY BETWEEN OUT-OF-ORDER AND EXPLICIT DATAFLOW PROCESSORS, IN WHICH DYNAMICALLY SWITCHING BETWEEN THEM ACCORDING TO PROGRAM PHASES CAN GREATLY IMPROVE PERFORMANCE AND ENERGY EFFICIENCY.
C1 [Nowatzki, Tony; Sankaralingam, Karthikeyan] Univ Wisconsin Madison, Dept Comp Sci, Madison, WI 53706 USA.
   [Gangadhar, Vinay; Sankaralingam, Karthikeyan] Univ Wisconsin Madison, Dept Elect & Comp Engn, Madison, WI USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
RP Nowatzki, T (corresponding author), Univ Wisconsin Madison, Dept Comp Sci, Madison, WI 53706 USA.
EM tjn@cs.wisc.edu; vinay@cs.wisc.edu; karu@cs.wisc.edu
RI Nowatzki, Tony/U-1173-2019
OI Nowatzki, Tony/0000-0001-8483-3824
FU US National Science Foundation [CNS-1228782]; Google US/Canada PhD
   Fellowship
FX Support for this research was provided by the US National Science
   Foundation under grant CNS-1228782 and by a Google US/Canada PhD
   Fellowship.
CR ARVIND, 1990, IEEE T COMPUT, V39, P300, DOI 10.1109/12.48862
   Budiu M, 2005, INT SYM PERFORM ANAL, P177, DOI 10.1109/ISPASS.2005.1430572
   Burger D, 2004, COMPUTER, V37, P44, DOI 10.1109/MC.2004.65
   Gibson D, 2010, CONF PROC INT SYMP C, P14, DOI 10.1145/1816038.1815966
   Gupta S, 2011, INT SYMP MICROARCH, P12
   Hayenga M, 2014, INT S HIGH PERF COMP, P591, DOI 10.1109/HPCA.2014.6835968
   Mishra M, 2006, ACM SIGPLAN NOTICES, V41, P163, DOI 10.1145/1168918.1168878
   Nowatzki T, 2015, IEEE COMPUT ARCHIT L, V14, P94, DOI 10.1109/LCA.2015.2476801
   Nowatzki T, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P298, DOI 10.1145/2749469.2750380
   Swanson S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P291
   Venkatesh G, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P205
NR 11
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 20
EP 30
DI 10.1109/MM.2016.34
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500004
DA 2024-07-18
ER

PT J
AU Seznec, A
   Miguel, JS
   Albericio, J
AF Seznec, Andre
   Miguel, Joshua San
   Albericio, Jorge
TI PRACTICAL MULTIDIMENSIONAL BRANCH PREDICTION
SO IEEE MICRO
LA English
DT Article
AB THE MOST EFFICIENT BRANCH PREDICTORS EXPLOIT BOTH GLOBAL BRANCH HISTORY AND LOCAL HISTORY, BUT LOCAL HISTORY PREDICTORS INTRODUCE MAJOR DESIGN CHALLENGES. DRAWING FROM RECENT WORK ON MULTIDIMENSIONAL BRANCH PREDICTION, THE AUTHORS INTRODUCE A PRACTICAL, COST-EFFECTIVE MECHANISM FOR OVERCOMING THE CHALLENGES OF MANAGING LOCAL HISTORIES: THE INNERMOST-LOOP ITERATION COUNTER.
C1 [Seznec, Andre] INRIA, Rocquencourt, France.
   [Miguel, Joshua San; Albericio, Jorge] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON M5S 1A1, Canada.
C3 Inria; University of Toronto
RP Seznec, A (corresponding author), INRIA, Rocquencourt, France.
EM andre.seznec@inria.fr; joshua.sanmiguel@utoronto.ca;
   jorge@ece.utoronto.ca
FU European Research Council Advanced Grant DAL [267175]; Queen Elizabeth
   II/Montrose Werry Scholarship in Science and Technology from the Natural
   Sciences and Engineering Research Council of Canada; Bell Graduate
   Scholarship from the Natural Sciences and Engineering Research Council
   of Canada; Natural Sciences and Engineering Research Council of Canada;
   European Research Council (ERC) [267175] Funding Source: European
   Research Council (ERC)
FX This work was partially supported by the European Research Council
   Advanced Grant DAL no. 267175. This work is also supported by a Queen
   Elizabeth II/Montrose Werry Scholarship in Science and Technology, Bell
   Graduate Scholarship, a Discovery grant, and a Strategic grant from the
   Natural Sciences and Engineering Research Council of Canada.
CR Albericio J., 2014, P 4 CHAMP BRANCH PRE
   Albericio J, 2014, INT SYMP MICROARCH, P509, DOI 10.1109/MICRO.2014.40
   Hao E., 1994, MICRO, P228
   Ishii Yasuo., 2007, J INSTRUCTION LEVEL, V9, P1
   Jiménez DA, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P43, DOI 10.1109/HPCA.2003.1183523
   Jiménez DA, 2002, ACM T COMPUT SYST, V20, P369, DOI 10.1145/571637.571639
   Jiménez DA, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P197, DOI 10.1109/HPCA.2001.903263
   Morris D., 2002, US patent, Patent No. [09/169,866, 09169866]
   Seznec A, 2005, CONF PROC INT SYMP C, P394, DOI 10.1109/ISCA.2005.13
   Seznec A., 2006, Journal of Instruction Level Parallelism, V8, P1
   Seznec A., 2014, P 4 CHAMP BRANCH PRE
   Seznec A, 2011, INT SYMP MICROARCH, P117
   Seznec A, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P347, DOI 10.1145/2830772.2830831
   Sherwood T, 2000, LECT NOTES COMPUT SC, V1940, P73
   Tse-Yu Yeh, 1991, Proceedings of the 24th International Symposium on Microarchitecture. MICRO 24, P51, DOI 10.1145/123465.123475
NR 15
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 10
EP 19
DI 10.1109/MM.2016.33
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Suresh, A
   Sartori, J
AF Suresh, Amoghavarsha
   Sartori, John
TI AUTOMATED ALGORITHMIC ERROR RESILIENCE BASED ON OUTLIER DETECTION
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE PRESENTS AUTOMATED ALGORITHMIC ERROR RESILIENCE BASED ON OUTLIER DETECTION. THE AUTHORS' ERROR-RESILIENT ALGORITHMS INCUR SIGNIFICANTLY LOWER OVERHEAD THAN TRADITIONAL HARDWARE AND SOFTWARE ERROR-RESILIENCE TECHNIQUES, AND THEIR APPROACH AUTOMATES THE ROBUSTIFICATION PROCESS. FOR ERROR RATES UP TO 10E-3, THE ERROR-RESILIENT ALGORITHMS ACHIEVE THE SAME OUTPUT QUALITY AS THEIR ERROR-FREE COUNTERPARTS WITH SIGNIFICANTLY LOWER OVERHEAD THAN CONVENTIONAL HARDWARE AND SOFTWARE ERROR-RESILIENCE TECHNIQUES.
C1 [Suresh, Amoghavarsha] Univ Minnesota, Minneapolis, MN 55455 USA.
   [Sartori, John] Univ Minnesota, Elect & Comp Engn Dept, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities;
   University of Minnesota System; University of Minnesota Twin Cities
RP Suresh, A (corresponding author), Univ Minnesota, Minneapolis, MN 55455 USA.; Sartori, J (corresponding author), Univ Minnesota, Elect & Comp Engn Dept, Minneapolis, MN 55455 USA.
EM sure043@umn.edu; jsartori@umn.edu
CR [Anonymous], 2003, Introduction to parallel computing
   [Anonymous], 2012, IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)
   Bergman K., 2008, 200813 DARPA
   Ernst MD, 2007, SCI COMPUT PROGRAM, V69, P35, DOI 10.1016/j.scico.2007.01.015
   Glosli J.N., 2007, Supercomputing, P1, DOI 10.1145/1362622.1362700
   Hodge VJ, 2004, ARTIF INTELL REV, V22, P85, DOI 10.1023/B:AIRE.0000045502.10941.a9
   HUANG KH, 1984, IEEE T COMPUT, V33, P518, DOI 10.1109/TC.1984.1676475
   Keun Soo Yim, 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P287, DOI 10.1109/IPDPS.2011.36
   Michalak SE, 2005, IEEE T DEVICE MAT RE, V5, P329, DOI 10.1109/TDMR.2005.855685
   Nakka N, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P585
   Siewiorek DanielP., 1998, RELIABLE COMPUTER SY, V3rd
   Sloan J, 2010, I C DEPEND SYS NETWO, P161, DOI 10.1109/DSN.2010.5544923
   Sloan Joseph., 2013, Dependable Systems and Networks (DSN), 2013 43rd Annual IEEE/IFIP Interna- tional Conference on, P1, DOI [10.1109/DSN.2013.6575309, DOI 10.1109/DSN.2013.6575309]
   Suresh A., 2014, P ANN IEEE ACM INT S, P240
NR 14
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2016
VL 36
IS 1
BP 46
EP 59
DI 10.1109/MM.2015.5
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DG8US
UT WOS:000372359700013
DA 2024-07-18
ER

PT J
AU Kato, S
   Takeuchi, E
   Ishiguro, Y
   Ninomiya, Y
   Takeda, K
   Hamada, T
AF Kato, Shinpei
   Takeuchi, Eijiro
   Ishiguro, Yoshio
   Ninomiya, Yoshiki
   Takeda, Kazuya
   Hamada, Tsuyoshi
TI AN OPEN APPROACH TO AUTONOMOUS VEHICLES
SO IEEE MICRO
LA English
DT Article
AB Autonomous vehicles are an emerging application of automotive technology, but their components are often proprietary. this article introduces an open platform using commodity vehicles and sensors. the authors present algorithms, software libraries, and datasets required for scene recognition, path planning, and vehicle control. researchers and developers can use the common interface to study the basis of autonomous vehicles, design new algorithms, and test their performance.
C1 [Kato, Shinpei] Nagoya Univ, Grad Sch Informat Sci, Nagoya, Aichi 4648601, Japan.
   [Takeuchi, Eijiro; Ishiguro, Yoshio; Ninomiya, Yoshiki] Nagoya Univ, Inst Innovat Future Soc, Nagoya, Aichi 4648601, Japan.
   [Takeda, Kazuya] Nagoya Univ, Sch Informat Sci, Nagoya, Aichi 4648601, Japan.
   [Hamada, Tsuyoshi] Nagasaki Univ, Nagasaki Adv Comp Ctr, Nagasaki, Japan.
C3 Nagoya University; Nagoya University; Nagoya University; Nagasaki
   University
RP Kato, S (corresponding author), Nagoya Univ, Grad Sch Informat Sci, Nagoya, Aichi 4648601, Japan.
EM shinpei@is.nagoya-u.ac.jp; takeuchi@coi.nagoya-u.ac.jp; ishiy@acm.org;
   ninomiya@coi.nagoya-u.ac.jp; kazuya.takeda@nagoya-u.jp;
   hamada@nacc.nagasaki-u.ac.jp
CR Arulampalam MS, 2002, IEEE T SIGNAL PROCES, V50, P174, DOI 10.1109/78.978374
   Biber P, 2003, IROS 2003: PROCEEDINGS OF THE 2003 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4, P2743, DOI 10.1109/iros.2003.1249285
   Coulter R. C, 1992, Implementation of the pure pursuit path tracking algorithm
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Felzenszwalb PF, 2010, IEEE T PATTERN ANAL, V32, P1627, DOI 10.1109/TPAMI.2009.167
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   Hirabayashi M., 2015, IEEE T PARA IN PRESS
   Kalman R E., 1960, J BASIC ENG, V82, P35, DOI DOI 10.1115/1.3662552
   Magnusson M, 2007, J FIELD ROBOT, V24, P803, DOI 10.1002/rob.20204
   McNaughton Matthew, 2011, 2011 IEEE International Conference on Robotics and Automation (ICRA 2011), P4889, DOI 10.1109/ICRA.2011.5980223
   Pivtoraiko M, 2009, J FIELD ROBOT, V26, P308, DOI 10.1002/rob.20285
   Urmson C, 2008, J FIELD ROBOT, V25, P425, DOI 10.1002/rob.20255
NR 12
TC 322
Z9 366
U1 2
U2 39
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2015
VL 35
IS 6
BP 60
EP 68
DI 10.1109/MM.2015.133
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA3SW
UT WOS:000367720200007
DA 2024-07-18
ER

PT J
AU Lustig, D
   Pellauer, M
   Martonosi, M
AF Lustig, Daniel
   Pellauer, Michael
   Martonosi, Margaret
TI VERIFYING CORRECT MICROARCHITECTURAL ENFORCEMENT OF MEMORY CONSISTENCY
   MODELS
SO IEEE MICRO
LA English
DT Article
AB MEMORY CONSISTENCY MODELS DEFINE THE RULES AND GUARANTEES ABOUT THE ORDERING AND VISIBILITY OF MEMORY REFERENCES ON MULTITHREADED CPUS AND SYSTEMS ON CHIP. PIPECHECK OFFERS A METHODOLOGY AND AUTOMATED TOOL FOR VERIFYING THAT A PARTICULAR MICROARCHITECTURE CORRECTLY IMPLEMENTS THE CONSISTENCY MODEL REQUIRED BY ITS ARCHITECTURAL SPECIFICATION.
C1 [Lustig, Daniel] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Pellauer, Michael] Nvidia, Santa Clara, CA 95050 USA.
   [Martonosi, Margaret] Princeton Univ, Comp Sci, Princeton, NJ 08544 USA.
C3 Princeton University; Nvidia Corporation; Princeton University
RP Lustig, D (corresponding author), Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
EM dlustig@princeton.edu; mpellauer@nvidia.com; mrm@princeton.edu
OI Martonosi, Margaret/0000-0001-9683-8032
FU Intel PhD Fellowship; C-FAR, one of six centers of STARnet, a
   Semiconductor Research Corporation program - MARCO; DARPA; NSF
   [CCF-1117147]
FX We thank Jade Alglave, Lennart Beringer, James Bornholt, Doug Clark,
   Nirav Dave, and Kathryn McKinley for their helpful feedback. Daniel
   Lustig was supported in part by an Intel PhD Fellowship. This work was
   supported in part by C-FAR, one of six centers of STARnet, a
   Semiconductor Research Corporation program sponsored by MARCO and DARPA.
   This work was also supported in part by NSF under grant CCF-1117147.
CR Alglave J, 2014, ACM T PROGR LANG SYS, V36, DOI 10.1145/2627752
   Alglave J, 2012, FORM METHOD SYST DES, V41, P178, DOI 10.1007/s10703-012-0161-5
   [Anonymous], 2007, OPENSPARC T2 COR MIC
   [Anonymous], 2004, COQ PROOF ASS REF MA
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Duan Y., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, P213
   Dubois M., 1986, 13th Annual International Symposium on Computer Architecture (Cat. No.86CH2291-3), P434
   Gharachorloo Kourosh., 1991, Proceedings of the 1991 International Conference on Parallel Processing, P355
   Owens S, 2009, LECT NOTES COMPUT SC, V5674, P391, DOI 10.1007/978-3-642-03359-9_27
NR 9
TC 1
Z9 1
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 72
EP 82
DI 10.1109/MM.2015.47
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700009
DA 2024-07-18
ER

PT J
AU Hammarlund, P
   Martinez, AJ
   Bajwa, AA
   Hill, DL
   Hallnor, E
   Jiang, H
   Dixon, M
   Derr, M
   Hunsaker, M
   Kumar, R
   Osborne, RB
   Rajwar, R
   Singhal, R
   D'Sa, R
   Chappell, R
   Kaushik, S
   Chennupaty, S
   Jourdan, S
   Gunther, S
   Piazza, T
   Burton, T
AF Hammarlund, Per
   Martinez, Alberto J.
   Bajwa, Atiq A.
   Hill, David L.
   Hallnor, Erik
   Jiang, Hong
   Dixon, Martin
   Derr, Michael
   Hunsaker, Mikal
   Kumar, Rajesh
   Osborne, Randy B.
   Rajwar, Ravi
   Singhal, Ronak
   D'Sa, Reynold
   Chappell, Robert
   Kaushik, Shiv
   Chennupaty, Srinivas
   Jourdan, Stephan
   Gunther, Steve
   Piazza, Tom
   Burton, Ted
TI HASWELL: THE FOURTH-GENERATION INTEL CORE PROCESSOR
SO IEEE MICRO
LA English
DT Article
AB HASWELL, THE FOURTH-GENERATION INTEL CORE PROCESSOR ARCHITECTURE, DELIVERS A RANGE OF CLIENT PARTS, A CONVERGED CORE FOR THE CLIENT AND SERVER, AND TECHNOLOGIES USED ACROSS MANY PRODUCTS. IT USES AN OPTIMIZED VERSION OF INTEL 22-NM PROCESS TECHNOLOGY. HASWELL PROVIDES ENHANCEMENTS IN POWER-PERFORMANCE EFFICIENCY, POWER MANAGEMENT, FORM FACTOR AND COST, CORE AND UNCORE MICROARCHITECTURE, AND THE CORE'S INSTRUCTION SET.
C1 [Hammarlund, Per; Martinez, Alberto J.; Bajwa, Atiq A.; Hill, David L.; Hallnor, Erik; Derr, Michael; Hunsaker, Mikal; Kumar, Rajesh; Osborne, Randy B.; Singhal, Ronak; Chappell, Robert; Chennupaty, Srinivas; Jourdan, Stephan; Gunther, Steve; Piazza, Tom] Intel, Hillsboro, OR 97124 USA.
   [Jiang, Hong] Intel, Visual & Parallel Comp Grp, Media Architecture Team, Hillsboro, OR 97124 USA.
   [Dixon, Martin; Rajwar, Ravi] Intel, Product Dev Grp, Hillsboro, OR 97124 USA.
   [D'Sa, Reynold; Burton, Ted] Intel, Devices Dev Grp, Hillsboro, OR 97124 USA.
   [Kaushik, Shiv] Intels Software & Serv Group, Windows OS Div, Santa Clara, CA USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation; Intel
   Corporation
RP Hammarlund, P (corresponding author), Intel, 2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM per.hammarlund@intel.com
CR [Anonymous], 2014, P IEEE APPL POW EL C
   [Anonymous], 2013, INT 64 IA 32 ARCH SO
   Brain R., 2013, P S VLSI CIRC, pT16
   Hammarlund P., 2013, HOT CHIPS, V25
   Hamzaoglu F., 2014, P IEEE INT IN PRESS
   Kanter D., 2013, MICROPROCESSOR REPOR
   Karnagel T., 2014, P 20 INT S IN PRESS
   Siddique N., 2014, P IEEE INT IN PRESS
   Wang Y., 2013, P IEEE INT EL DEV M, P240
   Yoo RM, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503232
NR 10
TC 174
Z9 218
U1 2
U2 26
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2014
VL 34
IS 2
BP 6
EP 20
DI 10.1109/MM.2014.10
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RL
UT WOS:000337894500003
DA 2024-07-18
ER

PT J
AU Pinckney, N
   Dreslinski, RG
   Sewell, K
   Fick, D
   Mudge, T
   Sylvester, D
   Blaauw, D
AF Pinckney, Nathaniel
   Dreslinski, Ronald G.
   Sewell, Korey
   Fick, David
   Mudge, Trevor
   Sylvester, Dennis
   Blaauw, David
TI LIMITS OF PARALLELISM AND BOOSTING IN DIM SILICON
SO IEEE MICRO
LA English
DT Article
AB The authors investigate the limit of voltage scaling together with task parallelization to maintain task-completion latency while reducing energy consumption. They examine improvements in energy efficiency and parallelism due to quickly boosting a core's operating voltage. When accounting for parallelization overheads, minimum task energy is obtained at near-threshold supply voltages across six commercial technology nodes and provides a roughly 4x improvement in overall CMP energy efficiency.
C1 [Pinckney, Nathaniel; Dreslinski, Ronald G.; Sewell, Korey; Mudge, Trevor] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Fick, David] Univ Michigan, Dept Elect Engn & Comp Sci, Michigan Integrated Circuits Lab, Ann Arbor, MI 48109 USA.
   [Sylvester, Dennis; Blaauw, David] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan; University of Michigan System;
   University of Michigan
RP Pinckney, N (corresponding author), 1301 Beal Ave, Ann Arbor, MI 48109 USA.
EM npfet@umich.edu
FU National Science Foundation; ARM Holdings; DARPA [HR0011-13-2-0006]
FX The authors gratefully acknowledge the National Science Foundation, ARM
   Holdings, and DARPA (agreement #HR0011-13-2-0006) for their support of
   this project.
CR [Anonymous], 2012, P IEEE INT S HIGH PE
   [Anonymous], 2008, Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors
   [Anonymous], 1967, AFIPS, DOI 10.1145/1465482.1465560
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Dreslinski R.G., 2012, 10 ANN WORKSH DUPL D
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Moore GE, 2003, ISSCC DIG TECH PAP I, V46, P20
   Nazhandali L, 2005, CONF PROC INT SYMP C, P197, DOI 10.1109/ISCA.2005.26
   Pinckney N, 2012, DES AUT CON, P1143
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   Sawant S., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P74, DOI 10.1109/ISSCC.2011.5746225
   Taylor MB, 2012, DES AUT CON, P1131
   Wang A, 2004, ISSCC DIG TECH PAP I, V47, P292, DOI 10.1109/ISSCC.2004.1332709
   Zhai B, 2004, DES AUT CON, P868, DOI 10.1145/996566.996798
   Zhai B, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32, DOI 10.1145/1283780.1283789
NR 17
TC 5
Z9 9
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2013
VL 33
IS 5
BP 30
EP 37
DI 10.1109/MM.2013.73
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 230BI
UT WOS:000325311200005
DA 2024-07-18
ER

PT J
AU Demme, J
   Martin, R
   Simha, AW
   Sethumadhavan, S
AF Demme, John
   Martin, Robert
   Waksman, Adam
   Sethumadhavan, Simha
TI A QUANTITATIVE, EXPERIMENTAL APPROACH TO MEASURING PROCESSOR
   SIDE-CHANNEL SECURITY
SO IEEE MICRO
LA English
DT Article
AB Side-channel attackers infer secrets by observing unintentional side effects of program execution. The lack of an experimental methodology for understanding such side effects makes it difficult to address them in the early design stages. The proposed side-channel vulnerability factor addresses this need, and is based on the observation that side-channel attacks rely on recognizing leaked execution patterns.
C1 [Demme, John; Waksman, Adam] Columbia Univ, Comp Architecture & Secur Technol Lab, New York, NY 10027 USA.
   [Martin, Robert; Sethumadhavan, Simha] Columbia Univ, New York, NY 10027 USA.
C3 Columbia University; Columbia University
RP Demme, J (corresponding author), 1214 Amsterdam Ave,MC 0401, New York, NY 10027 USA.
EM jdd@cs.columbia.edu; simha@cs.columbia.edu
RI Demme, John/Z-2828-2019
FU AFOSR [FA 99500910389]; DARPA [FA 865011C7190, FA 87501020253]; NSF
   [CCF/TC 1054844]
FX This work was supported by grants FA 99500910389 (AFOSR), FA 865011C7190
   (DARPA), FA 87501020253 (DARPA), CCF/TC 1054844 (NSF), and gifts from
   Microsoft Research, WindRiver, Xilinx, and Synopsys. Opinions, findings,
   conclusions, and recommendations expressed in this material are those of
   the authors and do not necessarily reflect the views of the US
   Government or commercial entities.
CR [Anonymous], 2006, P CRYPT TRACK RSA C
   [Anonymous], P BSDCAN 05
   [Anonymous], 2010, PROCEEDINGS OF THE 2
   [Anonymous], P 4 INT C TRUST TRUS
   Demme J, 2012, CONF PROC INT SYMP C, P106, DOI 10.1109/ISCA.2012.6237010
   Domnitser L, 2010, LECT NOTES COMPUT SC, V6258, P70, DOI 10.1007/978-3-642-14706-7_6
   Gullasch D, 2011, P IEEE S SECUR PRIV, P490, DOI 10.1109/SP.2011.22
   Mangard S, 2008, POWER ANAL ATTACKS R
   Micali S, 2004, LECT NOTES COMPUT SC, V2951, P278
   Sabelfeld A, 2003, IEEE J SEL AREA COMM, V21, P5, DOI 10.1109/JSAC.2002.806121
   Sherwood T, 2003, IEEE MICRO, V23, P84, DOI 10.1109/MM.2003.1261391
   Standaert FX, 2009, LECT NOTES COMPUT SC, V5479, P443, DOI 10.1007/978-3-642-01001-9_26
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
   Zhang Y., 2012, 2012 ACM SIGSAC C CO, P305, DOI DOI 10.1145/2382196.2382230
NR 14
TC 9
Z9 11
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 68
EP 77
DI 10.1109/MM.2013.23
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900009
DA 2024-07-18
ER

PT J
AU Tan, MRT
   McLaren, M
   Jouppi, NP
AF Tan, Michael R. T.
   McLaren, Moray
   Jouppi, Norman P.
TI OPTICAL INTERCONNECTS FOR HIGH-PERFORMANCE COMPUTING SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB A first step toward advanced optical interconnect technologies is a data-center switch using a multibus optical backplane. This network switch replaces the electronic backplane and communications fabric application-specific integrated circuit (ASIC) with an optical fabric based on multiple optical broadcast buses. The prototype demonstrated reliable performance, and the optical bus can scale to much higher bandwidths. Thus, network switches using optical backplanes have significant advantages for future systems.
C1 [Tan, Michael R. T.] Hewlett Packard Labs, Mississauga, ON, Canada.
   [McLaren, Moray; Jouppi, Norman P.] Hewlett Packard Labs, Intelligent Infrastruct Lab, Mississauga, ON, Canada.
C3 Hewlett-Packard; Hewlett-Packard
RP Jouppi, NP (corresponding author), Hewlett Packard Corp, Mailstop 1181,1501 Page Mill Rd, Palo Alto, CA 94304 USA.
EM norm.jouppi@hp.com
CR Benner AF, 2005, IBM J RES DEV, V49, P755, DOI 10.1147/rd.494.0755
   Greenberg A, 2009, ACM SIGCOMM COMP COM, V39, P68, DOI 10.1145/1496091.1496103
   Rosenberg P, 2012, J LIGHTWAVE TECHNOL, V30, P590, DOI 10.1109/JLT.2011.2177813
   Tan M., 2011, OPTICAL FIBER COMMUN
   Tan MRT, 2009, IEEE MICRO, V29, P62, DOI 10.1109/MM.2009.57
NR 5
TC 5
Z9 8
U1 1
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2013
VL 33
IS 1
BP 14
EP 21
DI 10.1109/MM.2012.92
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 090VF
UT WOS:000315007400004
DA 2024-07-18
ER

PT J
AU Hardavellas, N
   Ferdman, M
   Falsafi, B
   Ailamaki, A
AF Hardavellas, Nikos
   Ferdman, Michael
   Falsafi, Babak
   Ailamaki, Anastasia
TI TOWARD DARK SILICON IN SERVERS
SO IEEE MICRO
LA English
DT Article
AB Server chips will not scale beyond a few tens to low hundreds of cores, and an increasing fraction of the chip in future technologies will be dark silicon that we cannot afford to power. Specialized multicore processors, however, can leverage the underutilized die area to overcome the initial power barrier, delivering significantly higher performance for the same bandwidth and power envelopes.
C1 [Hardavellas, Nikos] Northwestern Univ, Technol Inst EECS, Evanston, IL 60208 USA.
   [Ferdman, Michael] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Falsafi, Babak] Ecole Polytech Fed Lausanne, EcoCloud Ctr Targeting Robust Econ & Environm Fri, CH-1015 Lausanne, Switzerland.
C3 Northwestern University; Carnegie Mellon University; Swiss Federal
   Institutes of Technology Domain; Ecole Polytechnique Federale de
   Lausanne
RP Hardavellas, N (corresponding author), Northwestern Univ, Technol Inst EECS, 2145 Sheridan Rd, Evanston, IL 60208 USA.
EM nikos@northwestern.edu
RI Hardavellas, Nikos/D-1253-2009; Ferdman, Mike/IZD-5758-2023
OI Hardavellas, Nikos/0000-0002-1137-8100
CR [Anonymous], P 38 INT S COMP ARCH
   BURD T, 2000, P IEEE INT SOL STAT, P294
   Chung E. S., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P225, DOI 10.1109/MICRO.2010.36
   DAVIS JD, 2005, P 13 INT C PAR ARCH, P51
   Goulding-Hotta N, 2011, IEEE MICRO, V31, P86, DOI 10.1109/MM.2011.18
   Hameed R., 2010, Proceedings of the 37th Annual International Symposium on Computer Architecture, DOI [10.1145/1815961.1815968, DOI 10.1145/1815961.1815968]
   Hardavellas N., 2010, NWUEECS1005
   Hardavellas N., 2007, CIDR, P79
   HARDAVELLAS N, 2009, THESIS CARNEGIE MELL
   Hua H, 2006, IEEE INT INTERC TECH, P45
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Leon AS, 2007, IEEE J SOLID-ST CIRC, V42, P7, DOI 10.1109/JSSC.2006.885049
   Loh GH, 2008, CONF PROC INT SYMP C, P453, DOI 10.1109/ISCA.2008.15
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Rodriguez S, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P25, DOI 10.1109/LPE.2006.4271802
   WATANABE Y, 2010, P 37 INT S COMP ARCH, P2
   Wenisch TF, 2006, IEEE MICRO, V26, P18, DOI 10.1109/MM.2006.79
NR 17
TC 176
Z9 215
U1 1
U2 12
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2011
VL 31
IS 4
BP 6
EP 15
DI 10.1109/MM.2011.77
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 798TF
UT WOS:000293234400003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Felber, P
   Rivière, E
   Moreira, WM
   Harmanci, D
   Marlier, P
   Diestelhorst, S
   Hohmuth, M
   Pohlack, M
   Cristal, A
   Hur, I
   Unsal, OS
   Stenström, P
   Dragojevic, A
   Guerraoui, R
   Kapalka, M
   Gramoli, V
   Drepper, U
   Tomic, S
   Afek, Y
   Korland, G
   Shavit, N
   Fetzer, C
   Nowack, M
   Riegel, T
AF Felber, Pascal
   Riviere, Etienne
   Moreira, Walther Maldonado
   Harmanci, Derin
   Marlier, Patrick
   Diestelhorst, Stephan
   Hohmuth, Michael
   Pohlack, Martin
   Cristal, Adrian
   Hur, Ibrahim
   Unsal, Osman S.
   Stenstrom, Per
   Dragojevic, Aleksandar
   Guerraoui, Rachid
   Kapalka, Michal
   Gramoli, Vincent
   Drepper, Ulrich
   Tomic, Sasa
   Afek, Yehuda
   Korland, Guy
   Shavit, Nir
   Fetzer, Christof
   Nowack, Martin
   Riegel, Torvald
CA The Velox Project
TI THE VELOX TRANSACTIONAL MEMORY STACK
SO IEEE MICRO
LA English
DT Article
AB The transactional memory programming paradigm could become the coordination methodology of choice for actual and future multicore and many-core architectures. The transactional memory support spans a complete software and hardware stack, including programming language and hardware support, runtime and libraries, compilers, and application environments. The VELOX project has developed such a comprehensive transactional memory stack.
C1 [Riviere, Etienne] Univ Neuchatel, Dept Comp Sci, CH-2009 Neuchatel, Switzerland.
   [Cristal, Adrian; Tomic, Sasa] Univ Politecn Cataluna, E-08028 Barcelona, Spain.
   Tel Aviv Univ, Tel Aviv, Israel.
   [Diestelhorst, Stephan; Hohmuth, Michael; Pohlack, Martin; Fetzer, Christof; Nowack, Martin; Riegel, Torvald] Tech Univ Dresden, Dresden, Germany.
   [Felber, Pascal; Kapalka, Michal; Gramoli, Vincent] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland.
   [Stenstrom, Per] Chalmers Univ Technol, Gothenburg, Sweden.
   [Cristal, Adrian; Hur, Ibrahim; Unsal, Osman S.] Barcelona Supercomp Ctr, Barcelona, Spain.
C3 University of Neuchatel; Universitat Politecnica de Catalunya; Tel Aviv
   University; Technische Universitat Dresden; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne; Chalmers
   University of Technology; Universitat Politecnica de Catalunya;
   Barcelona Supercomputer Center (BSC-CNS)
RP Rivière, E (corresponding author), Univ Neuchatel, Dept Comp Sci, Emile Argand 11, CH-2009 Neuchatel, Switzerland.
EM etienne.riviere@unine.ch
RI Cristal, Adrian/AAL-9102-2020; Nowack, Martin/AAB-3129-2020; Cristal,
   Adrian/O-9821-2015; UNSAL, OSMAN/B-9161-2016
OI Nowack, Martin/0000-0002-1177-0233; Felber, Pascal/0000-0003-1574-6721;
   Cristal, Adrian/0000-0003-1277-9296; UNSAL, OSMAN/0000-0002-0544-9697;
   Guerraoui, Rachid/0000-0002-4794-8902
FU European Community [216852]
FX We thank Gina Alioto and Javier Arias for their support and involvement
   in the VELOX project. The research leading to the results presented in
   this article received funding from the European Community's Seventh
   Framework Programme (FP7/2007-2013) under grant agreement No 216852.
CR Christie D, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P27
   Dice D., 2006, Proceedings of the International Symposium on Distributed Computing (DISC), P194, DOI DOI 10.1007/11864219_14
   DRAGOJEVIC A, 2010, COMM ACM IN PRESS
   Dragojevic A, 2009, PLDI'09 PROCEEDINGS OF THE 2009 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P155, DOI 10.1145/1542476.1542494
   FELBER P, 2010, IEEE T PARALLEL 0316
   Felber P, 2009, LECT NOTES COMPUT SC, V5805, P93, DOI 10.1007/978-3-642-04355-0_12
   Gajinov V, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P126, DOI 10.1145/1542275.1542298
   Gramolit V, 2010, PARALLEL PROCESS LET, V20, P31, DOI 10.1142/S0129626410000041
   Harmanci D, 2010, J PARALLEL DISTR COM, V70, P1053, DOI 10.1016/j.jpdc.2010.02.008
   KESTOR G, 2009, P WORKSH T COMP T AC
   KORLAND G, 2010, P PROGR ISS HET MULT
   Maldonado W, 2010, PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P79, DOI 10.1145/1693453.1693465
   Michael M. M., 1996, Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, P267, DOI 10.1145/248052.248106
   Tomic Sasa, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P145, DOI 10.1145/1669112.1669132
   Zyulkyarov F., 2009, PPOPP, P25
NR 15
TC 2
Z9 2
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2010
VL 30
IS 5
BP 76
EP 87
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 682AD
UT WOS:000284366400008
OA Green Published
DA 2024-07-18
ER

PT J
AU Hardavellas, N
   Ferdman, M
   Falsafi, B
   Ailamaki, A
AF Hardavellas, Nikos
   Ferdman, Michael
   Falsafi, Babak
   Ailamaki, Anastasia
TI NEAR-OPTIMAL CACHE BLOCK PLACEMENT WITH REACTIVE NONUNIFORM CACHE
   ARCHITECTURES
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB The growing core counts and caches of modern processors result in data access latency becoming a function of the data's physical location in the cache thus. The placement of cache blocks determines the cache's performance reactive nonuniform cache architectures (R-NUCA) achieve near-optimal cache block placement by Classifying Blocks online and placing data close to the cores that use them.
C1 [Hardavellas, Nikos] Northwestern Univ, Evanston, IL 60208 USA.
   [Ferdman, Michael] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Falsafi, Babak] Ecole Polytech Fed Lausanne, Parallel Syst Architecture Lab, CH-1015 Lausanne, Switzerland.
C3 Northwestern University; Carnegie Mellon University; Swiss Federal
   Institutes of Technology Domain; Ecole Polytechnique Federale de
   Lausanne
RP Hardavellas, N (corresponding author), Northwestern Univ, Evanston, IL 60208 USA.
RI Ferdman, Mike/IZD-5758-2023; Hardavellas, Nikos/D-1253-2009
OI Hardavellas, Nikos/0000-0002-1137-8100
CR Beckmann BM, 2006, INT SYMP MICROARCH, P443
   Chishti Z, 2005, CONF PROC INT SYMP C, P357, DOI 10.1109/ISCA.2005.39
   Cho SY, 2006, INT SYMP MICROARCH, P455
   Hardavellas N, 2009, CONF PROC INT SYMP C, P184, DOI 10.1145/1555815.1555779
   Huh Jaehyuk., 2005, ICS 05, P31
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Wenisch TF, 2006, IEEE MICRO, V26, P18, DOI 10.1109/MM.2006.79
   Zhang M, 2005, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2005.53
   ZHAO L, 2008, ACM SIGARCH COMP MAY, V36, P56
NR 9
TC 10
Z9 14
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 20
EP 28
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900004
DA 2024-07-18
ER

PT J
AU Stern, R
AF Stern, Richard
TI Coming down the home stretch in the Rambus standardization skullduggery
   saga: To levy or not to levy royalties
SO IEEE MICRO
LA English
DT Article
EM rstern@khhte.com
CR SIDEBAR, 2001, IEEE MICRO, V21, P11
   2001, IEEE MICRO, V21, P8
   2003, IEEE MICRO, V23, P5
   2001, IEEE MICRO, V21, P12
   2002, IEEE MICRO, V22, P86
   2003, IEEE MICRO, V23, P72
   2002, IEEE MICRO, V22, P6
NR 7
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2007
VL 27
IS 2
BP 80
EP 82
DI 10.1109/MM.2007.30
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 188II
UT WOS:000247913200010
DA 2024-07-18
ER

PT J
AU Sarangi, S
   Narayanasamy, S
   Carneal, B
   Tiwari, A
   Calder, B
   Torrellas, J
AF Sarangi, Smruti
   Narayanasamy, Satish
   Carneal, Bruce
   Tiwari, Abhishek
   Calder, Brad
   Torrellas, Josep
TI Patching processor design errors with programmable hardware
SO IEEE MICRO
LA English
DT Article
AB Equipping processors with programmable hardware to patch design errors lets manufacturers release regular hardware patches, avoiding costly chip recalls and potentially speeding time to market. For each error detected, the manufacturer creates a fingerprint, which the customer uses to program the hardware. The hardware watches for error conditions; when they arise, it takes action to avoid the error.
C1 Univ Illinois, Urbana, IL 61801 USA.
   Univ Calif San Diego, Dept Comp Sci, San Diego, CA 92103 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of California System; University of California San Diego
RP Calder, B (corresponding author), Univ Illinois, Urbana, IL 61801 USA.
EM calder@cs.ucsd.edu; torrellas@cs.uiuc.edu
RI Tiwari, Abhishek/HLW-2170-2023
OI Narayanasamy, Satish/0000-0001-5016-1214
CR Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Corliss ML, 2003, CONF PROC INT SYMP C, P362, DOI 10.1109/ISCA.2003.1207014
   Gluska A, 2003, DES AUT CON, P280
   HALFHILL TR, 2005, BYTE COM         MAR
   Heller LC, 2004, IBM J RES DEV, V48, P425, DOI 10.1147/rd.483.0425
   Nakano J, 2006, INT S HIGH PERF COMP, P203, DOI 10.1109/HPCA.2006.1598129
   Narayanasamy S, 2007, PR IEEE COMP DESIGN, P491
   Prvulovic M, 2002, CONF PROC INT SYMP C, P111, DOI 10.1109/ISCA.2002.1003567
   Sarangi SR, 2006, INT SYMP MICROARCH, P26
   Sinha S, 2000, PR IEEE COMP DESIGN, P494, DOI 10.1109/ICCD.2000.878328
   Sorin DJ, 2002, CONF PROC INT SYMP C, P123, DOI 10.1109/ISCA.2002.1003568
   WAGNER I, 2006, P DES AUT C DAC 06
NR 12
TC 36
Z9 47
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 12
EP 25
DI 10.1109/MM.2007.19
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000004
DA 2024-07-18
ER

PT J
AU Unsal, OS
   Tschanz, JW
   Bowman, K
   De, V
   Vera, X
   González, A
   Ergin, O
AF Unsal, Osman S.
   Tschanz, James W.
   Bowman, Keith
   De, Vivek
   Vera, Xavier
   Gonzalez, Antonio
   Ergin, Oguz
TI Impact of parameter variations on circuits and microarchitecture
SO IEEE MICRO
LA English
DT Article
AB Parameter variations, which are increasing along with advances in process technologies, affect both timing and power. variability must be considered at both the circuit and microarchitectural design levels to keep pace with performance scaling and to keep power consumption within reasonable limits. This article presents an overview of the main sources of variability and surveys variation-tolerant circuit and microarchitectural approaches.
C1 Barcelona Supercomp Ctr, Barcelona 08034, Spain.
   Intel Microproc Technol Labs, Circuits Res Lab, Hillsboro, OR USA.
   Intel Barcelona Res Ctr, Barcelona, Spain.
   Univ Politecn Cataluna, Comp Architecture Dept, E-08028 Barcelona, Spain.
   TOBB Univ Econ & Technol, Dept Comp Engn, Ankara, Turkey.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Intel Corporation; Intel Corporation; Universitat Politecnica
   de Catalunya; TOBB Ekonomi ve Teknoloji University
RP Unsal, OS (corresponding author), Barcelona Supercomp Ctr, C Jordi Girona 29,Edificio Nexus 2,3a Planta, Barcelona 08034, Spain.
EM osman.unsal@bsc.es
RI González, Antonio/I-2961-2014; Ergin, Oguz/E-5717-2010; UNSAL,
   OSMAN/B-9161-2016
OI González, Antonio/0000-0002-0009-0996; Ergin, Oguz/0000-0003-2701-3787;
   Bowman, Keith/0000-0002-7638-9783; UNSAL, OSMAN/0000-0002-0544-9697
CR Abdollahi A, 2004, IEEE T VLSI SYST, V12, P140, DOI 10.1109/TVLSI.2003.821546
   Borkar S., 2004, Proceedings. 37th International Symposium on Microarchitecture
   Borkar S, 2003, DES AUT CON, P338
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Chaparro P, 2005, INT S HIGH PERF COMP, P61, DOI 10.1109/HPCA.2005.12
   Deleganes D. J., 2004, INTEL TECHNOLOGY J, V08, P43
   Duvall SG, 2000, 2000 5TH INTERNATIONAL WORKSHOP ON STATISTICAL METROLOGY, P56, DOI 10.1109/IWSTM.2000.869312
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   FRIEDBERG P, 2005, P VLSI ULSI MULT INT, P539
   Hinton G, 2001, IEEE J SOLID-ST CIRC, V36, P1617, DOI 10.1109/4.962281
   Lu SL, 2004, COMPUTER, V37, P67, DOI 10.1109/MC.2004.1274006
   Marculescu D, 2005, DES AUT CON, P11
   MUELLER SM, 1999, P 11 ANN S PAR ALG A, P148
   NARENDRA S, 2002, P INT SOL STAT CIRC, V1, P270
   Pant M. D., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P255, DOI 10.1109/LPE.1999.799450
   Poirier C., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P304
   Rahal-Arabi T, 2002, 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P220, DOI 10.1109/VLSIC.2002.1015090
   STINSON JC, 2003, Patent No. 6533535
   Suzuki H, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P313, DOI 10.1145/1013235.1013312
   Tschanz J, 2002, 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P310, DOI 10.1109/VLSIC.2002.1015112
   Tschanz J., 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), P422, DOI 10.1109/ISSCC.2002.993112
   UHT AK, 2000, 0320000100 U RHOD IS
   Vassighi A, 2004, DES AUT CON, P2, DOI 10.1145/996566.996570
   WOLRICH G, 1984, IEEE J SOLID-ST CIRC, V19, P690, DOI 10.1109/JSSC.1984.1052209
   Wuu J., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P488
NR 26
TC 64
Z9 80
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2006
VL 26
IS 6
BP 30
EP 39
DI 10.1109/MM.2006.122
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 119IG
UT WOS:000243005400004
OA Green Published
DA 2024-07-18
ER

PT J
AU Stern, R
AF Stern, R
TI Court dismisses "copyright champion's" source code copyright suit
SO IEEE MICRO
LA English
DT Article
EM rstern@khhte.com
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2006
VL 26
IS 3
BP 88
EP 90
DI 10.1109/MM.2006.50
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 058FQ
UT WOS:000238651300009
DA 2024-07-18
ER

PT J
AU Kim, H
   Mutlu, O
   Stark, J
   Patt, YN
AF Kim, H
   Mutlu, O
   Stark, J
   Patt, YN
TI Wish branches: Enabling adaptive and aggressive predicated execution
SO IEEE MICRO
LA English
DT Article
AB THE GOAL OF WISH BRANCHES IS TO USE PREDICATED EXECUTION FOR HARD-TO-PREDICT DYNAMIC BRANCHES, AND BRANCH PREDICTION FOR EASY-TO-PREDICT DYNAMIC BRANCHES, THEREBY OBTAINING THE BEST OF BOTH WORLDS. WISH LOOPS, ONE CLASS OF WISH BRANCHES, USE PREDICATION TO REDUCE THE MISPREDICTION PENALTY FOR HARD-TO-PREDICT BACKWARD ( LOOP) BRANCHES.
C1 Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   Intel Corp, Israel Dev Ctr, Haifa, Israel.
C3 University of Texas System; University of Texas Austin; Intel
   Corporation
RP Univ Texas, Dept Elect & Comp Engn, 1 Univ Stn C0803, Austin, TX 78712 USA.
EM hyesoon@ece.utexas.edu
CR Allen J.R., 1983, Proc. of the Symposium on Principles of Programming Languages. POPL, P177
   Choi Y, 2001, INT SYMP MICROARCH, P182
   Chuang W., 2003, Proceedings of the 17th Annual International Conference on Supercomputing, ICS'03, P183
   Compaq Computer Corporation, 1999, ALPH 21264 MICR HARD
   *INT CORP, 2002, IA 64 INT IT ARCH SO, V3
   Jacobsen E, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P142, DOI 10.1109/MICRO.1996.566457
   Kim H, 2005, INT SYMP MICROARCH, P43
   KIM H, 2006, IN PRESS P 4 ANN INT
   RAU BR, 1989, COMPUTER, V22, P12, DOI 10.1109/2.19820
   Sprangle E., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P143
   Wang PH, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P15, DOI 10.1109/HPCA.2001.903248
NR 11
TC 2
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 48
EP 58
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600008
DA 2024-07-18
ER

PT J
AU Marculescu, D
   Talpes, E
AF Marculescu, D
   Talpes, E
TI Energy awareness and uncertainty in microarchitecture-level design
SO IEEE MICRO
LA English
DT Article
ID PARAMETER VARIATIONS; DIE
AB THE AUTHORS PRESENT MICROARCHITECTURE-LEVEL STATISTICAL MODELS FOR CHARACTERIZING PROCESS AND SYSTEM PARAMETER VARIABILITY, CONCENTRATING ON GATE LENGTH AND ON-CHIP TEMPERATURE VARIATIONS. TO ASSESS THE EFFECT OF MICROARCHITECTURE DECISIONS ON THESE VARIATIONS, AND VICE VERSA, THEY PROPOSE A JOINT PERFORMANCE, POWER, AND VARIABILITY METRIC THAT DISTINGUISHES AMONG VARIOUS DESIGN CHOICES.
C1 Carnegie Mellon Univ, ECE Dept, Pittsburgh, PA 15213 USA.
   Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University; Carnegie Mellon University
RP Carnegie Mellon Univ, ECE Dept, Hammerschlag Hall,5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM dianam@ece.cmu.edu
RI Marculescu, Diana/Q-4925-2019
OI Marculescu, Diana/0000-0002-5734-4221
CR Acar E, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P96
   Basu A, 2004, DES AUT CON, P884, DOI 10.1145/996566.996801
   Borkar S, 2004, DES AUT CON, P75
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   Eisele M, 1997, IEEE T VLSI SYST, V5, P360, DOI 10.1109/92.645062
   Iyer A, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P379, DOI 10.1109/ICCAD.2002.1167562
   MCFARLING S, 1993, TN36 DEC WRL
   Palacharla S, 1997, ACM COMP AR, P206, DOI 10.1145/384286.264201
   Semeraro G, 2002, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2002.1176263
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   TALPES E, 2003, P INT S LOW POW EL D, P278
   Tschanz JW, 2002, IEEE J SOLID-ST CIRC, V37, P1396, DOI 10.1109/JSSC.2002.803949
NR 14
TC 21
Z9 27
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 64
EP 76
DI 10.1109/MM.2005.86
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300009
DA 2024-07-18
ER

PT J
AU Kodi, AK
   Louri, A
AF Kodi, AK
   Louri, A
TI Design of a high-speed optical interconnect for scalable shared-memory
   multiprocessors
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 12th Annual IEEE Symposium on High Performance Interconnects
CY AUG 25-27, 2004
CL Stanford Univ, Stanford, CA
SP IEEE
HO Stanford Univ
AB THE ARCHITECTURE PROPOSED HERE REDUCES REMOTE MEMORY ACCESS LATENCY BY INCREASING CONNECTIVITY AND MAXIMIZING CHANNEL AVAILABILITY FOR REMOTE COMMUNICATION. IT ALSO PROVIDES EFFICIENT AND FAST UNICAST, MULTICAST, AND BROADCAST CAPABILITIES, USING A COMBINATION OF AGGRESSIVELY DESIGNED MULTIPLEXING TECHNIQUES. SIMULATIONS SHOW THAT THIS ARCHITECTURE PROVIDES EXCELLENT INTERCONNECT SUPPORT FOR A HIGHLY SCALABLE, HIGH-BANDWIDTH, LOW-LATENCY NETWORK.
C1 Univ Arizona, Elect & Comp Engn Dept, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Univ Arizona, Elect & Comp Engn Dept, 1230 E Speedway Blvd, Tucson, AZ 85721 USA.
EM louri@ece.arizona.edu
CR [Anonymous], P 18 INT PAR DISTR P
   [Anonymous], SCALABLE SHARED MEMO
   Cho H, 2004, J LIGHTWAVE TECHNOL, V22, P2021, DOI 10.1109/JLT.2004.833531
   Collet JH, 2000, APPL OPTICS, V39, P671, DOI 10.1364/AO.39.000671
   Huang DW, 2003, IEEE J SEL TOP QUANT, V9, P614, DOI 10.1109/JSTQE.2003.812506
   Kibar O, 1999, J LIGHTWAVE TECHNOL, V17, P546, DOI 10.1109/50.754783
   Lemoff BE, 2004, J LIGHTWAVE TECHNOL, V22, P2043, DOI 10.1109/JLT.2004.833251
   Miller DAB, 2000, P IEEE, V88, P728, DOI 10.1109/5.867687
   Patel RR, 2003, IEEE J SEL TOP QUANT, V9, P657, DOI 10.1109/JSTQE.2003.813313
   2004, WHITE PAPER CRAY XD1
   [No title captured]
   2003, WHITE PAPER
NR 12
TC 21
Z9 28
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2005
VL 25
IS 1
BP 41
EP 49
DI 10.1109/MM.2005.7
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 905ZO
UT WOS:000227610500007
DA 2024-07-18
ER

PT J
AU Li, XD
   Li, ZM
   Zhou, P
   Zhou, YY
   Adve, SV
   Kumar, S
AF Li, XD
   Li, ZM
   Zhou, P
   Zhou, YY
   Adve, SV
   Kumar, S
TI Performance-directed energy management for storage systems
SO IEEE MICRO
LA English
DT Article
AB MANY ALGORITHMS USE THRESHOLDS TO CONTROL A MEMORY OR DISK'S POWER MODE, WHICH CAN DEGRADE PERFORMANCE PAST AN ACCEPTABLE LIMIT AND REQUIRE PAINSTAKING PARAMETER TUNING. THESE DRAWBACKS MAKE THEM IMPRACTICAL FOR MANY REAL SYSTEMS. PERFORMANCE-DIRECTED ALGORITHMS OVERCOME BOTH THESE OBSTACLES.
C1 Siebel Ctr Comp Sci, Urbana, IL 61801 USA.
RP Siebel Ctr Comp Sci, Room 4111,201 N,Goodwin Ave, Urbana, IL 61801 USA.
EM xli3@uiuc.edu
CR [Anonymous], 1996, CSTR19961308 U WISC
   Carrera E.V., 2003, Proceedings of the 17th annual international conference on Supercomputing, ICS '03, P86
   Gurumurthi S, 2003, CONF PROC INT SYMP C, P169, DOI 10.1109/ISCA.2003.1206998
   IRANI S, 2001, 0150 UCI ICS DEP INF
   LABS HP, 2004, TOOLS TRACES
   LEBECK AR, 2000, P 9 INT C ARCH SUPP, P105
   Lefurgy C, 2003, COMPUTER, V36, P39, DOI 10.1109/MC.2003.1250880
   LI X, 2004, P INT C ARCH SUPP PR, P271
   *MAX THROUGHP INC, 2002, POWER HEAT SLEDGEHAM
   Moore F, 2002, ENERGY USER NEW 1125
NR 10
TC 1
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 38
EP 49
DI 10.1109/MM.2004.84
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900007
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, S
TI Creative destruction and deconstruction
SO IEEE MICRO
LA English
DT Article
EM greenstein@kellogg.northwestern.edu
NR 0
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2004
VL 24
IS 5
BP 83
EP 85
DI 10.1109/MM.2004.45
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 866QX
UT WOS:000224789100010
DA 2024-07-18
ER

PT J
AU Rajagopal, S
   Cavallaro, JR
   Rixner, S
AF Rajagopal, S
   Cavallaro, JR
   Rixner, S
TI Design space exploration for real-time embedded stream processors
SO IEEE MICRO
LA English
DT Article
ID POWER
AB THIS TOOL EXPLORES TRADEOFFS BETWEEN ORGANIZATION AND NUMBER OF ALUS AND CLOCK FREQUENCY IN A STREAM PROCESSOR. THE TOOL PROVIDES CANDIDATE LOW-POWER CONFIGURATIONS AND ESTIMATES OF THEIR REAL-TIME PERFORMANCE. THE TOOL RELATES INSTRUCTION-LEVEL, SUBWORD, AND DATA PARALLELISM TO FUNCTIONAL UNITS' ORGANIZATION AND UTILIZATION. THE EXPLORATION METHODOLOGY IS APPLICABLE TO ALL EMBEDDED-PROCESSOR DESIGNS IN SIGNAL AND MEDIA PROCESSING.
C1 WiQuest Commun, Allen, TX 75013 USA.
   Rice Univ, Houston, TX 77251 USA.
C3 Rice University
RP WiQuest Commun, POB 2326, Allen, TX 75013 USA.
EM sridhar.rajagopal@wiquest.com
RI Cavallaro, Joseph R/HZH-3769-2023
OI Cavallaro, Joseph R/0000-0002-9841-1806; Rajagopal,
   Sridhar/0009-0000-6780-6429
CR BEAUMONTSMITH A, 1997, P 31 AS C SIGN SYST, V2, P1517
   BOLIOLO A, 1999, P IEEE ACM INT C COM, P284
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   Clark LT, 2001, IEEE J SOLID-ST CIRC, V36, P1599, DOI 10.1109/4.962279
   Gemmeke T, 2002, IEEE J SOLID-ST CIRC, V37, P941, DOI 10.1109/JSSC.2002.1015694
   Kapasi UJ, 2003, COMPUTER, V36, P54, DOI 10.1109/MC.2003.1220582
   Khailany B, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P153, DOI 10.1109/HPCA.2003.1183534
   Leupers R, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P291, DOI 10.1109/PACT.2000.888353
   Owens JD, 2002, PR IEEE COMP DESIGN, P295, DOI 10.1109/ICCD.2002.1106785
   RAJAGOPAL S, 2004, THESIS RICE U
   RAJAGOPAL S, 2002, P 44 IEEE INT MIDW S, V3, P413
   [No title captured]
NR 12
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2004
VL 24
IS 4
BP 54
EP 66
DI 10.1109/MM.2004.25
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 848QA
UT WOS:000223481000008
DA 2024-07-18
ER

PT J
AU Magklis, G
   Semeraro, G
   Albonesi, DH
   Dropsho, SG
   Dwarkadas, S
   Scott, ML
AF Magklis, G
   Semeraro, G
   Albonesi, DH
   Dropsho, SG
   Dwarkadas, S
   Scott, ML
TI Dynamic frequency and voltage scaling for a multiple-clock-domain
   microprocessor
SO IEEE MICRO
LA English
DT Article
AB MULTIPLE CLOCK DOMAINS IS ONE SOLUTION TO THE INCREASING PROBLEM OF PROPAGATING THE CLOCK SIGNAL ACROSS INCREASINGLY LARGER AND FASTER CHIPS. THE ABILITY TO INDEPENDENTLY SCALE FREQUENCY AND VOLTAGE IN EACH DOMAIN CREATES A POWERFUL MEANS OF REDUCING POWER DISSIPATION.
C1 Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA.
   Rochester Inst Technol, Dept Comp Engn, Rochester, NY 14623 USA.
C3 University of Rochester; Rochester Institute of Technology
RP Univ Rochester, Dept Elect & Comp Engn, Comp Studies Bldg,POB 270231, Rochester, NY 14627 USA.
EM albonesi@ece.rochester.edu
OI Scott, Michael/0000-0001-8652-7644; Dwarkadas,
   Sandhya/0000-0003-2631-8191
CR Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   BURGER D, 1997, CSTR971342 U WISC
   CHAPIRO DM, 1984, THESIS STANFORD U
   EUSTACE A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P303
   Iyer A, 2002, CONF PROC INT SYMP C, P158, DOI 10.1109/ISCA.2002.1003573
   JENSEN K, 1999, P 2 COST G6 WORKSH D
   Kursun V, 2003, IEEE T VLSI SYST, V11, P514, DOI 10.1109/TVLSI.2003.812289
   Magklis G, 2003, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2003.1206985
   Semeraro G, 2002, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2002.1176263
   Semeraro G, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P29
NR 10
TC 59
Z9 72
U1 1
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 62
EP 68
DI 10.1109/MM.2003.1261388
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wang, YC
   Paccagnella, R
   He, ET
   Shacham, H
   Fletcher, CW
   Kohlbrenner, D
AF Wang, Yingchen
   Paccagnella, Riccardo
   He, Elizabeth Tang
   Shacham, Hovav
   Fletcher, Christopher W.
   Kohlbrenner, David
TI Hertzbleed: Turning Power Side-Channel Attacks Into Remote Timing
   Attacks on x86
SO IEEE MICRO
LA English
DT Article
DE Timing; Side-channel attacks; Program processors; Power demand; Power
   measurement; Software; Registers
AB Power side-channel attacks exploit data-dependent variations in a CPU's power consumption to leak secrets. In this article, we show that on modern CPUs, power side-channel attacks can be turned into timing attacks that can be mounted without access to any power measurement interface. This discovery exploits how, under certain circumstances, the dynamic frequency scaling of modern x86 CPU depends on the current power consumption (and hence, data). We demonstrate that this "frequency side channel" is a real threat to the security of cryptographic software. First, we reverse engineer the dependency between data, power, and frequency on a modern x86 CPU-finding, among other things, that differences as small as a set bit's position in a word can be distinguished through frequency changes. Second, we describe a novel chosen-ciphertext attack against (constant-time implementations of) supersingular isogeny key encapsulation that allows full key extraction via remote timing.
C1 [Wang, Yingchen; Shacham, Hovav] Univ Texas Austin, Austin, TX 78712 USA.
   [Paccagnella, Riccardo; Fletcher, Christopher W.] Univ Illinois, Urbana, IL 61801 USA.
   [Kohlbrenner, David] Univ Washington, Seattle, WA 98195 USA.
C3 University of Texas System; University of Texas Austin; University of
   Illinois System; University of Illinois Urbana-Champaign; University of
   Washington; University of Washington Seattle
RP Wang, YC (corresponding author), Univ Texas Austin, Austin, TX 78712 USA.
EM yingchen@cs.utexas.edu; rp8@illinois.edu; ehe3@illinois.edu;
   hovav@cs.utexas.edu; cwfletch@illinois.edu; dkohlbre@cs.washington.edu
OI Paccagnella, Riccardo/0000-0002-9552-8216; Wang,
   Yingchen/0009-0009-4140-307X
CR Castryck Wouter, 2023, Advances in Cryptology - EUROCRYPT 2023: 42nd Annual International Conference on the Theory and Applications of Cryptographic Techniques, Proceedings. Lecture Notes in Computer Science (14008), P423, DOI 10.1007/978-3-031-30589-4_15
   De Feo L., 2022, IACR T CRYPTOGRAPHIC, P264, DOI [10.46586/tches.v2022.i3.264-289, DOI 10.46586/TCHES.V2022.I3.264-289]
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P. C., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P104
   Lipp Moritz, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P355, DOI 10.1109/SP40001.2021.00063
   Mangard S, 2008, POWER ANAL ATTACKS R
   Wang Y, 2023, PROC IEEE S SECUR PR
   Wang YC, 2022, PROCEEDINGS OF THE 31ST USENIX SECURITY SYMPOSIUM, P679
NR 8
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 19
EP 27
DI 10.1109/MM.2023.3274619
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700004
DA 2024-07-18
ER

PT J
AU Kojima, T
   Okuhara, H
   Kondo, M
   Amano, H
AF Kojima, Takuya
   Okuhara, Hayate
   Kondo, Masaaki
   Amano, Hideharu
TI A Scalable Body Bias Optimization Method Toward Low-Power CGRAs
SO IEEE MICRO
LA English
DT Article
DE Delays; Registers; Field programmable gate arrays; Voltage control;
   Transistors; Reconfigurable devices; Power demand
ID FPGA
AB Body biasing is one of the critical techniques to realize more energy-efficient computing with reconfigurable devices, such as coarse-grained reconfigurable architectures. Its benefit depends on the control granularity, whereas fine-grained control makes it challenging to find the best body bias voltage for each domain due to the complexity of the optimization problem. This work reformulates the optimization problem and introduces continuous relaxation to solve it faster than previous work based on an integer linear program. Experimental result shows the proposed method can solve the problem within 0.5 s for all benchmarks in any conditions. For a middle-class problem, up to 5.65x speedup and a geometric mean of 2.06x speedup are demonstrated compared to the previous method with negligible loss of accuracy. Besides, we explore finer body bias control considering the power- and area-overhead of an on-chip body bias generator and suggest the most reasonable design saves 66% of energy consumption.
C1 [Kojima, Takuya] Univ Tokyo, Bunkyo Ku, Tokyo 1138654, Japan.
   [Okuhara, Hayate] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117583, Singapore.
   [Kondo, Masaaki; Amano, Hideharu] Keio Univ, Yokohama, Kanagawa 1088345, Japan.
C3 University of Tokyo; National University of Singapore; Keio University
RP Kojima, T (corresponding author), Univ Tokyo, Bunkyo Ku, Tokyo 1138654, Japan.
EM tkojima@am.ics.keio.ac.jp; hayate01@nus.edu.sg;
   kondo@acsl.ics.keio.ac.jp; hunga@am.ics.keio.ac.jp
RI Okuhara, Hayate/JFA-8999-2023
OI Okuhara, Hayate/0000-0003-1582-0100; Kondo, Masaaki/0000-0002-6025-8738;
   Kojima, Takuya/0000-0002-5943-444X
FU JSPS KAKENHI [22K17866]; VLSI Design and Education Center (VDEC);
   University of Tokyo; Synopsys, Inc.; Cadence Design Systems, Inc.;
   Grants-in-Aid for Scientific Research [22K17866] Funding Source: KAKEN
FX This work was supported in part by JSPS KAKENHI under Grant 22K17866 and
   in part by the VLSI Design and Education Center (VDEC), the University
   of Tokyo in collaboration with Synopsys, Inc., and Cadence Design
   Systems, Inc.
CR Fujita Y, 2015, INT SYMPOS COMPUT NE, P21, DOI 10.1109/CANDAR.2015.19
   Hioki M, 2016, IEICE T INF SYST, VE99D, P3082, DOI 10.1587/transinf.2016EDP7129
   Kojima T., 2017, PROC IEEE 27 INT C F, P1
   Kojima T, 2020, IEEE T VLSI SYST, V28, P2383, DOI 10.1109/TVLSI.2020.3009225
   Kojima T, 2019, 2019 14TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC 2019), P113, DOI [10.1109/recosoc48741.2019.9034924, 10.1109/ReCoSoC48741.2019.9034924]
   Kühn JM, 2015, DES AUT TEST EUROPE, P876
   Kuon I, 2007, FOUND TRENDS ELECTRO, V2, P135, DOI 10.1561/1000000005
   Matsushita Y, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577346
   Nagai K, 2020, APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), P31, DOI [10.1109/APCCAS50809.2020.9301711, 10.1109/apccas50809.2020.9301711]
   Okuhara H., 2017, PROC INT C RECONFIGU, P1
   Wang L, 2018, IEEE T VLSI SYST, V26, P1403, DOI 10.1109/TVLSI.2018.2810108
   Weste N. H., 2015, CMOS VLSI DESIGN CIR
NR 12
TC 1
Z9 1
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2023
VL 43
IS 1
BP 49
EP 57
DI 10.1109/MM.2022.3226739
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8R9FX
UT WOS:000928193400009
DA 2024-07-18
ER

PT J
AU Yi, JJ
AF Yi, Joshua J.
TI Analysis of Historical Patenting Behavior and Patent Characteristics of
   Computer Architecture Companies-Part IV: Claims
SO IEEE MICRO
LA English
DT Article
C1 [Yi, Joshua J.] Law Off Joshua J Yi PLLC, Austin, TX 78750 USA.
RP Yi, JJ (corresponding author), Law Off Joshua J Yi PLLC, Austin, TX 78750 USA.
EM josh@joshuayipatentlaw.com
CR Fredrikson, ARE ANY METHOD CLAIM
NR 1
TC 0
Z9 0
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 119
EP 127
DI 10.1109/MM.2022.3195076
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200012
OA Bronze
DA 2024-07-18
ER

PT J
AU Swaminathan, K
   Vega, A
   Watson, TJ
   Heights, Y
AF Swaminathan, Karthik
   Vega, Augusto
   Watson, Thomas J.
   Heights, Yorktown
TI Hardware Specialization: From Cell to Heterogeneous Microprocessors
   <i>Everywhere</i>
SO IEEE MICRO
LA English
DT Article
AB With advances in device technologies, design methodologies, and programming paradigms, microprocessors of today have undergone a complete metamorphosis compared to their predecessors from the 1970s and 1980s. In particular, heterogeneity has become an all-pervasive feature of modern-day processors in device and packaging technologies, architectures, and programming interfaces, resulting in unprecedented enhancements in their performance, power efficiency, and functionality. We explore these heterogeneous designs, from their inception in the early 2000s, to their culmination into a whole new class of processors termed as Systems-on-a-Chip, and finally track their evolution into the microprocessors of tomorrow.
C1 [Swaminathan, Karthik; Vega, Augusto; Watson, Thomas J.; Heights, Yorktown] IBM Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
C3 International Business Machines (IBM)
RP Swaminathan, K (corresponding author), IBM Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
EM kvswamin@us.ibm.com; ajvega@us.ibm.com
OI Swaminathan, Karthik/0000-0002-4799-7587; Vega,
   Augusto/0000-0001-6521-7137
CR [Anonymous], 2019, 2019 IEEE Hot Chips 31 Symposium (HCS), P1
   Barry P., 2016, P IEEE HOT CHIPS 28, P1
   Csongor R., TESLA RAISES BAR SEL
   DARPA, DOM SPEC SYST CHIP D
   Ditty M, 2018, HOT CHIPS S HIGH PER
   Greenhalgh P., 2011, ARM White paper, P1
   Grossman M, 2021, IEEE MICRO, V41, P22, DOI 10.1109/MM.2021.3058629
   Gschwind M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.41
   IntelNewsroom, INTELNEWSROOM
   Khushu S., 2019, PROC HOT CHIPS S, P1
   Qualcomm Technologies Inc., QUALC SNAPDR 801 PRO
   Shi C., SCI ADV, V7, P2021
   Talpes E, 2020, IEEE MICRO, V40, P25, DOI 10.1109/MM.2020.2975764
NR 13
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 112
EP 120
DI 10.1109/MM.2021.3114882
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100020
DA 2024-07-18
ER

PT J
AU Gendler, A
   Knoll, E
   Sazeides, Y
AF Gendler, Alex
   Knoll, Ernest
   Sazeides, Yiannakis
TI I-DVFS: Instantaneous Frequency Switch During Dynamic Voltage and
   Frequency Scaling
SO IEEE MICRO
LA English
DT Article
DE IP networks; Clocks; Phase locked loops; Phasor measurement units;
   Switches; Time-frequency analysis; Frequency control; Power Management;
   DVFS
ID POWER
AB This work presents I-DVFS: a novel approach to perform instantaneously the frequency switch during dynamic voltage frequency scaling (DVFS). The I-DVFS, unlike legacy DVFS, does not require halting an IPs execution to perform a DVFS transition, and thus, the performance overhead of DVFS is both reduced and more deterministic. Such attributes enable the more frequent use of DVFS and, thus, improve an IPs performance, power, and energy efficiency. Nonetheless, the overlapping of an IPs DVFS transition with the normal IPs execution creates a number of issues that need careful treatment at design time to ensure the reliable operation in the field. This article presents these issues and elucidates on how they are addressed in an implementation of I-DVFS that has been productized and can be found in millions of CPUs.
C1 [Gendler, Alex] Intel Dev Ctr, IL-31015 Haifa, Israel.
   [Knoll, Ernest] Marvell Israel, IL-2069203 Yokneam, Israel.
   [Sazeides, Yiannakis] Univ Cyprus, CY-1678 Nicosia, Cyprus.
C3 Intel Corporation; Marvell Technology Group; University of Cyprus
RP Sazeides, Y (corresponding author), Univ Cyprus, CY-1678 Nicosia, Cyprus.
EM alexandergendler@gmail.com; ernestk1955@gmail.com; yanos@cs.ucy.ac.cy
CR Barroso L, 2017, COMMUN ACM, V60, P47, DOI 10.1145/3015146
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Fischer T, 2006, IEEE J SOLID-ST CIRC, V41, P218, DOI 10.1109/JSSC.2005.859879
   Iyer A, 2002, CONF PROC INT SYMP C, P158, DOI 10.1109/ISCA.2002.1003573
   Miyoshi A., 2002, Conference Proceedings of the 2002 International Conference on SUPERCOMPUTING, P35, DOI 10.1145/514191.514200
   Papazian Irma Esmer, 2020, 2020 IEEE Hot Chips 32 Symposium (HCS), DOI 10.1109/HCS49909.2020.9220434
   Phelps B., 2020, 11 GEN INTELCORETM P
   Rotem E, 2013, 2013 19TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), P141, DOI 10.1109/THERMINIC.2013.6675226
NR 8
TC 0
Z9 0
U1 2
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 76
EP 84
DI 10.1109/MM.2021.3096655
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800020
DA 2024-07-18
ER

PT J
AU Rodrigo, S
   Abadal, S
   Alarcón, E
   Bandic, M
   van Someren, H
   Almudéver, CG
AF Rodrigo, Santiago
   Abadal, Sergi
   Alarcon, Eduard
   Bandic, Medina
   van Someren, Hans
   Almudever, Carmen G.
TI On Double Full-Stack Communication-Enabled Architectures for Multicore
   Quantum Computers
SO IEEE MICRO
LA English
DT Article
DE Qubit; Quantum computing; Computers; Computer architecture; Logic gates;
   Quantum entanglement; Quantum state
AB Despite its tremendous potential, it is still unclear how quantum computing will scale to satisfy the requirements of its most powerful applications. Among other issues, there are hard limits to the number of qubits that can be integrated into a single chip. Multicore architectures are a firm candidate for unlocking the scalability of quantum processors. Nonetheless, the vulnerability and complexity of quantum communications make this a challenging approach. A comprehensive design should imply consolidating the communications stack in the quantum computer architecture. In this article, we explain how this vision, by entangling communications and computation in the core of the design, may help to solve the open challenges. We also summarize the first results of our application of structured design methodologies backing this vision. With our work, we hope to contribute with design guidelines that may help unleash the potential of quantum computing.
C1 [Rodrigo, Santiago; Abadal, Sergi; Alarcon, Eduard] Univ Politecn Cataluna, Barcelona 08034, Spain.
   [Bandic, Medina; van Someren, Hans; Almudever, Carmen G.] Delft Univ Technol, NL-2628 Delft, Netherlands.
   [Almudever, Carmen G.] Univ Politecn Valencia, Valencia 46022, Spain.
C3 Universitat Politecnica de Catalunya; Delft University of Technology;
   Universitat Politecnica de Valencia
RP Rodrigo, S (corresponding author), Univ Politecn Cataluna, Barcelona 08034, Spain.
EM srodrigo@ac.upc.edu; abadal@ac.upc.edu; eduard.alarcon@upc.edu;
   M.Bandic@tudelft.nl; j.van-someren-1@tudelft.nl;
   C.GarciaAlmudever-1@tudelft.nl
RI G Almudever, Carmen/KCK-2227-2024; Abadal, Sergi/L-6004-2014
OI Abadal, Sergi/0000-0003-0941-0260; G. Almudever,
   Carmen/0000-0002-3800-2357; Rodrigo, Santiago/0000-0001-8843-5276
CR Almudever CG, 2017, DES AUT TEST EUROPE, P836, DOI 10.23919/DATE.2017.7927104
   Brown KR, 2016, NPJ QUANTUM INFORM, V2, DOI 10.1038/npjqi.2016.34
   Fu X, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P813, DOI 10.1145/3123939.3123952
   Kaushal V, 2020, AVS QUANTUM SCI, V2, DOI 10.1116/1.5126186
   Khammassi N., 2020, ARXIV200513283
   Llewellyn D, 2020, NAT PHYS, V16, P148, DOI 10.1038/s41567-019-0727-x
   Martonosi M., 2019, Next Steps in Quantum Computing: Computer Science's Role
   Pirandola S, 2015, NAT PHOTONICS, V9, P641, DOI [10.1038/nphoton.2015.154, 10.1038/NPHOTON.2015.154]
   Pirker A, 2019, NEW J PHYS, V21, DOI 10.1088/1367-2630/ab05f7
   Preskill J, 2018, QUANTUM-AUSTRIA, V2, DOI 10.22331/q-2018-08-06-79
   Rodrigo S., 2020, ARXIV200908186
   Wehner S, 2018, SCIENCE, V362, DOI 10.1126/science.aam9288
NR 12
TC 7
Z9 7
U1 1
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 48
EP 56
DI 10.1109/MM.2021.3092706
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800016
OA Green Published
DA 2024-07-18
ER

PT J
AU Bishop, MD
   Wong, HSP
   Mitra, S
   Shulaker, MM
AF Bishop, Mindy D.
   Wong, H-S. Philip
   Mitra, Subhasish
   Shulaker, Max M.
TI Monolithic 3-D Integration
SO IEEE MICRO
LA English
DT Article
ID THERMAL-PROPERTIES; DESIGN
AB The demands of future applications in computing (from self-driving cars to bioinformatics) overwhelm the projected capabilities of current electronic systems. The need to process unprecedented amounts of loosely structured data is driving the push for ultradense and fine-grained integration of traditionally off-chip components (e.g., sensors, memories) with energy-efficient computation units-all within a single chip. Monolithic 3-D integration is a leading approach for building such future systems, as it naturally enables ultradense connectivity between various heterogeneous technologies inside a single chip. This article discusses exciting recent progress toward realizing monolithic 3-D systems and elucidates key benefits that these new systems offer. Monolithic 3-D integration promises to enable the next wave of gains in performance (both energy and speed) for coming generations of applications as well as provides the means for developing rich additional functionalities such as sensing-immersed-in-computation that lie beyond the scope of traditional computing today.
C1 [Bishop, Mindy D.] MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
   [Wong, H-S. Philip] Stanford Univ, Sch Engn, Stanford, CA 94305 USA.
   [Wong, H-S. Philip] Stanford Univ, Elect Engn, Stanford, CA 94305 USA.
   [Mitra, Subhasish] Stanford Univ, Elect Engn & Comp Sci, Stanford, CA 94305 USA.
   [Mitra, Subhasish] Stanford Univ, Stanford Robust Syst Grp, Stanford, CA 94305 USA.
   [Mitra, Subhasish] Stanford Univ, Computat Focus Area, Stanford SystemX Alliance, Stanford, CA 94305 USA.
   [Mitra, Subhasish] Stanford Univ, Inst Neurosci, Stanford, CA 94305 USA.
   [Shulaker, Max M.] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
   [Shulaker, Max M.] MIT, NOVELS Novel Elect Syst Grp, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT); Stanford University;
   Stanford University; Stanford University; Stanford University; Stanford
   University; Stanford University; Massachusetts Institute of Technology
   (MIT); Massachusetts Institute of Technology (MIT)
RP Bishop, MD (corresponding author), MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
EM mbishop@mit.edu; hspwong@stanford.edu; subh@stanford.edu;
   shulaker@mit.edu
FU Analog Devices Inc. (ADI); DARPA ERI 3DSoC Program; National Science
   Foundation; SRC; Stanford SystemX Alliance; Stanford Non-Volatile Memory
   Technology Research Initiative
FX We would like to thank Analog Devices Inc. (ADI), the DARPA ERI 3DSoC
   Program, the National Science Foundation, SRC, Stanford SystemX
   Alliance, and the Stanford Non-Volatile Memory Technology Research
   Initiative for their support.
CR Aly MMS, 2019, P IEEE, V107, P19, DOI 10.1109/JPROC.2018.2882603
   Aly MMS, 2015, COMPUTER, V48, P24, DOI 10.1109/MC.2015.376
   Amer AG, 2019, ISSCC DIG TECH PAP I, V62, P470, DOI 10.1109/ISSCC.2019.8662377
   Andrieu F, 2018, 2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), P141, DOI 10.1109/ICICDT.2018.8399776
   [Anonymous], 2019, CMOS TECHNOLOGIES NE
   [Anonymous], 2007, Solid-State Circuits Society Newsletter, IEEE, DOI [DOI 10.1109/N-SSC.2007.4785534, 10.1109/N-SSC.2007.4785534]
   Batude P., 2015, 2015 Symposium on VLSI Technology, pT48, DOI 10.1109/VLSIT.2015.7223698
   Bobba S., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P336, DOI 10.1109/ASPDAC.2011.5722210
   Chen C, 2012, DES AUT TEST EUROPE, P1361
   Chen C, 2010, FPGA 10, P273
   Chen H.-Y., 2012, 2012 International Electron Devices Meeting, P20
   Cheng C.-C., 2019, IEDM
   Cheng HC, 2013, IEEE T COMP PACK MAN, V3, P2037, DOI 10.1109/TCPMT.2013.2277735
   Cheng J, 2013, PROCEEDINGS OF THE 2013 IEEE SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE FOR ENGINEERING SOLUTIONS (CIES), P1, DOI 10.1109/CIES.2013.6611721
   Das S, 2004, ASIA S PACIF DES AUT, P110, DOI 10.1109/ASPDAC.2004.1337549
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Fang L, 2013, 2013 3RD INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, COMMUNICATIONS AND NETWORKS (CECNET), P11, DOI 10.1109/CECNet.2013.6703259
   Fuensanta M, 2013, THERMOCHIM ACTA, V565, P95, DOI 10.1016/j.tca.2013.04.028
   Gopireddy B, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P643, DOI 10.1145/3307650.3322233
   Griggio F., 2018, P IEEE INT REL PHYS
   Grossi A, 2019, IEEE T ELECTRON DEV, V66, P1281, DOI 10.1109/TED.2019.2894387
   Hills G, 2019, NATURE, V572, P595, DOI 10.1038/s41586-019-1493-8
   Hills G, 2018, IEEE T NANOTECHNOL, V17, P1259, DOI 10.1109/TNANO.2018.2871841
   Ho R, 2019, IEEE T NANOTECHNOL, V18, P845, DOI 10.1109/TNANO.2019.2902739
   Jie Deng, 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P70
   Kanhaiya PS, 2019, S VLSI TECH, pT54, DOI [10.23919/VLSIT.2019.8776563, 10.23919/vlsit.2019.8776563]
   Leduc P, 2008, 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, P76, DOI 10.1109/VTSA.2008.4530806
   Lee YJ, 2012, ICCAD-IEEE ACM INT, P539
   Lundstrom M, 2003, SCIENCE, V299, P210, DOI 10.1126/science.1079567
   Moore S.K., 2019, IEEE Spectrum
   Nishimura T., 1987, TECHNICAL DIGEST INT, P111
   Osoba B, 2016, INT EL DEVICES MEET
   Panth S, 2014, I SYMPOS LOW POWER E, P171, DOI 10.1145/2627369.2627642
   Panth S, 2013, ASIA S PACIF DES AUT, P681, DOI 10.1109/ASPDAC.2013.6509679
   Park JH, 2011, IEEE ELECTR DEVICE L, V32, P234, DOI 10.1109/LED.2010.2095827
   Park JH, 2007, APPL PHYS LETT, V91, DOI 10.1063/1.2793183
   Pop E, 2012, MRS BULL, V37, P1273, DOI 10.1557/mrs.2012.203
   Saraswat K.C., 2010, P 17 IEEE INT S PHYS, P1, DOI DOI 10.1109/IPFA.2010.5532301
   Shulaker M. M., 2014, S VLSI TECHN VLSI TE, P1
   Shulaker MM, 2017, NATURE, V547, P74, DOI 10.1038/nature22994
   Soogine Chong, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P478, DOI 10.1145/1687399.1687490
   Srimani T, 2019, S VLSI TECH, pT24, DOI [10.23919/vlsit.2019.8776514, 10.23919/VLSIT.2019.8776514]
   Srimani T, 2019, IEEE T NANOTECHNOL, V18, P132, DOI 10.1109/TNANO.2018.2888640
   Villa O, 2014, INT CONF HIGH PERFOR, P830, DOI 10.1109/SC.2014.73
   Vinet M, 2011, MICROELECTRON ENG, V88, P331, DOI 10.1016/j.mee.2010.10.022
   Vinet M, 2016, PROC EUR S-STATE DEV, P226, DOI 10.1109/ESSDERC.2016.7599627
   Wang X., 2018, 2018 IEEE International Electron Devices Meeting (IEDM), P28
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Wong S, 2007, 2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, P66
   Wu T. F., 2019, P IEEE INT SOL STAT, P226
   Wu TF, 2018, ISSCC DIG TECH PAP I, P492, DOI 10.1109/ISSCC.2018.8310399
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Young Yang Liauw, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P406, DOI 10.1109/ISSCC.2012.6177067
   Zhang ZP, 2013, IEEE ELECTR DEVICE L, V34, P1044, DOI 10.1109/LED.2013.2266111
   ZHAO TM, 1994, IEEE ELECTR DEVICE L, V15, P415, DOI 10.1109/55.320986
NR 55
TC 24
Z9 28
U1 5
U2 40
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2019
VL 39
IS 6
BP 16
EP 27
DI 10.1109/MM.2019.2942982
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JO8FU
UT WOS:000497811100004
DA 2024-07-18
ER

PT J
AU Yüzügüler, AC
   Celik, F
   Drumond, M
   Falsafi, B
   Frossard, P
AF Yuzuguler, Ahmet Caner
   Celik, Firat
   Drumond, Mario
   Falsafi, Babak
   Frossard, Pascal
TI Analog Neural Networks With Deep-Submicrometer Nonlinear Synapses
SO IEEE MICRO
LA English
DT Article
ID IMPLEMENTATION
AB Analog computing is a promising approach to improve the silicon efficiency for inference accelerators in extremely resource-constrained environments. Existing analog circuit proposals for neural networks, however, fall short of realizing the full potential of analog computing because they implement linear synapses, leading to circuits that are either area inefficient or vulnerable to process variation. In this paper, we first present a novel nonlinear analog synapse circuit design that is dense and inherently less sensitive to process variation. We then propose an interpolation-based methodology to train nonlinear synapses built with deep-submicrometer transistors. Our analog neural network achieves a 29x and 582x improvement in computational density relative to state-of-the-art digital and analog inference accelerators, respectively.
C1 [Yuzuguler, Ahmet Caner; Drumond, Mario; Falsafi, Babak] Ecole Polytech Fed Lausanne, Sch Comp & Commun Sci, Lausanne, Switzerland.
   [Celik, Firat] Ecole Polytech Fed Lausanne, Elect Engn, Lausanne, Switzerland.
   [Frossard, Pascal] Ecole Polytech Fed Lausanne, Signal Proc Lab LTS4, Lausanne, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; Swiss Federal Institutes of Technology Domain;
   Ecole Polytechnique Federale de Lausanne; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne
RP Yüzügüler, AC (corresponding author), Ecole Polytech Fed Lausanne, Sch Comp & Commun Sci, Lausanne, Switzerland.
EM ahmet.yuzuguler@epfl.ch; firat.celik@epfl.ch; mario.drumond@epfl.ch;
   babak.falsafi@epfl.ch; pascal.frossard@epfl.ch
RI Frossard, Pascal/AAF-2268-2019
CR Binas J., 2018, P C SYST MACH LEARN
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Feinberg B, 2018, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2018.00015
   Fisher RA, 1936, ANN EUGENIC, V7, P179, DOI 10.1111/j.1469-1809.1936.tb02137.x
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   LONT JB, 1992, IEEE T NEURAL NETWOR, V3, P457, DOI 10.1109/72.129418
   Milev M, 2003, IEEE T NEURAL NETWOR, V14, P1187, DOI 10.1109/TNN.2003.816369
   Pelgrom MJM, 1998, INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, P915, DOI 10.1109/IEDM.1998.746503
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   ZURADA JM, 1992, IEEE CIRCUIT DEVIC, V8, P36, DOI 10.1109/101.158511
NR 11
TC 1
Z9 1
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 55
EP 63
DI 10.1109/MM.2019.2931182
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600008
OA Green Published
DA 2024-07-18
ER

PT J
AU Xie, MM
   Pan, C
   Zhang, YT
   Hu, JT
   Liu, YP
   Xue, CJ
AF Xie, Mimi
   Pan, Chen
   Zhang, Youtao
   Hu, Jingtong
   Liu, Yongpan
   Xue, Chun Jason
TI A Novel STT-RAM-Based Hybrid Cache for Intermittently Powered Processors
   in IoT Devices
SO IEEE MICRO
LA English
DT Article
ID ENERGY
AB Emerging nonmemory technologies have been widely employed in intermittently powered the Internet of Things (IoT) devices to bridge program execution across different power cycles. Together with register contents, the cache contents will be checkpointed to nonvolatile memory upon power outages. While pure nonvolatile memory-based cache is an intuitive option, it suffers from inferior performance due to high write latency and energy overhead. We introduce a spin-transfer torque magnetic random-access memory (STT-RAM)-based hybrid cache which is specifically tailored for the intermittently powered embedded system. This cache design supports both normal memory access and checkpointing: During normal access, the large density of STT-RAM and the fast access speed of static random-access memory (SRAM) are fully taken advantage to achieve high performance and low energy consumption; during checkpointing, the most important cache blocks in SRAM are migrated to the dead or unimportant clean cache blocks in STT-RAM. This design achieves instant resumption speed without restoration of large cache state. The experimental results demonstrate a 1.3x execution progress improvement compared with a pure nonvolatile cache design.
C1 [Xie, Mimi; Pan, Chen; Hu, Jingtong] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15260 USA.
   [Zhang, Youtao] Univ Pittsburgh, Comp Sci, Pittsburgh, PA USA.
   [Liu, Yongpan] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Peoples R China.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh; Tsinghua University; City University
   of Hong Kong
RP Xie, MM (corresponding author), Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15260 USA.
EM mm.xie@pitt.edu; chen.pan@pitt.edu; zhangyt@cs.pitt.edu; jthu@pitt.edu;
   ypliu@tsinghua.edu.cn; jasonxue@cityu.edu.hk
RI liu, yongpan/J-4493-2012
FU National Science Foundation [CNS-1830891, CCF-1617071]; National Science
   Foundation of China [61674094]; Research Grants Council of the Hong Kong
   Special Administrative Region, China [CityU 11214115]
FX This work was supported in part by the National Science Foundation
   (CNS-1830891 and CCF-1617071); in part by National Science Foundation of
   China under Grant 61674094; and in part by the Research Grants Council
   of the Hong Kong Special Administrative Region, China, under Project
   CityU 11214115.
CR [Anonymous], 2015, P 52 ANN DES AUT C
   [Anonymous], 2011, Solid- State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE In- ternational
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   GUTHAUS M.R., 2001, P IEEE 4 ANN WORKSHO, P83
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Liu HM, 2008, INT SYMP MICROARCH, P222, DOI 10.1109/MICRO.2008.4771793
   Liu YP, 2017, IEEE T COMPUT AID D, V36, P1660, DOI 10.1109/TCAD.2017.2648841
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Song WN, 2019, IEEE T COMPUT, V68, P498, DOI 10.1109/TC.2018.2879103
   Wang Z, 2014, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2014.6835933
   Xie M., 2016, P CODES ISSS, P22
NR 12
TC 11
Z9 12
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2019
VL 39
IS 1
SI SI
BP 24
EP 32
DI 10.1109/MM.2018.2890257
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN6UC
UT WOS:000460320500005
OA hybrid
DA 2024-07-18
ER

PT J
AU Genc, H
   Zu, YZ
   Chin, TW
   Halpern, M
   Reddi, VJ
AF Genc, Hasan
   Zu, Yazhou
   Chin, Ting-Wu
   Halpern, Matthew
   Reddi, Vijay Janapa
TI Flying IoT: Toward Low-Power Vision in the Sky
SO IEEE MICRO
LA English
DT Article
AB The authors study cognitive computer vision in a new design space called the Flying IoT. They investigate ultra-low-power computing challenges on a state-of-the-art platform involving a commercial micro UAV. To improve the drone's performance while maintaining low power, they propose a sensor-cloud architecture to process its computer vision algorithms with simple software optimizations that enable the drone to consume less power than cutting-edge embedded processors while achieving better performance.
C1 [Genc, Hasan; Zu, Yazhou; Halpern, Matthew; Reddi, Vijay Janapa] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Chin, Ting-Wu] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 University of Texas System; University of Texas Austin; Carnegie Mellon
   University
RP Genc, H (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM hngenc@utexas.edu; yazhou.zu@utexas.edu; tingwuc@andrew.cmu.edu;
   matthalp@utexas.edu; vj@ece.utexas.edu
RI Chin, Ting-Wu/AAL-4790-2020
CR Abrol A, 2016, IEEE ACCESS, V4, P1355, DOI 10.1109/ACCESS.2016.2549641
   Andrews JG, 2014, IEEE J SEL AREA COMM, V32, P1065, DOI 10.1109/JSAC.2014.2328098
   [Anonymous], 2013, AN4715 FREESC SEM
   [Anonymous], 2016, JETS TX1 POW MON
   [Anonymous], 2016, Ericsson Mobility Report
   Campmany V, 2016, PROCEDIA COMPUT SCI, V80, P2377, DOI 10.1016/j.procs.2016.05.455
   Chen HC, 2015, MEAS SCI TECHNOL, V26, DOI 10.1088/0957-0233/26/2/025702
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Demiris G, 2008, INT J TECHNOL ASSESS, V24, P120, DOI 10.1017/S0266462307080154
   Domoney W. F., 2015, P 3 INT REN SUST EN, P1
   Genc H., 2017, SENS CLOUD ARCH WORK
NR 11
TC 35
Z9 38
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2017
VL 37
IS 6
BP 40
EP 51
DI 10.1109/MM.2017.4241339
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT0YB
UT WOS:000422855000007
DA 2024-07-18
ER

PT J
AU Zu, YZ
   Huang, W
   Paul, I
   Reddi, VJ
AF Zu, Yazhou
   Huang, Wei
   Paul, Indrani
   Reddi, Vijay Janapa
TI T<sub>I</sub>-STATES: POWER MANAGEMENT IN ACTIVE TIMING MARGIN
   PROCESSORS
SO IEEE MICRO
LA English
DT Article
AB Temperature inversion is a transistor-level effect that improves performance when temperature increases. This article presents a comprehensive measurement-based analysis of its implications for architecture design and power management using the AMD A10-8700P processor. The authors propose temperature-inversion states (T-I-states) to harness the opportunities promised by temperature inversion. They expect T-I-states to be able to improve the power efficiency of many processors manufactured in future CMOS technologies.
C1 [Zu, Yazhou] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Huang, Wei] Univ Virginia, Elect & Comp Engn, Charlottesville, VA 22903 USA.
   [Paul, Indrani] Georgia Inst Technol, Elect & Comp Engn, Atlanta, GA 30332 USA.
   [Reddi, Vijay Janapa] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin; University of
   Virginia; University System of Georgia; Georgia Institute of Technology;
   University of Texas System; University of Texas Austin
RP Zu, YZ (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM yazhou.zu@utexas.edu; wein.huang@amd.com; indrani.paul@amd.com;
   vj@ece.utexas.edu
RI Paul, Indrani/HLW-8545-2023
OI Paul, Indrani/0000-0001-6976-3725
CR [Anonymous], J SOLID STATE CIRCUI
   [Anonymous], WP0113910
   Cai EM, 2015, ICCAD-IEEE ACM INT, P500, DOI 10.1109/ICCAD.2015.7372611
   Grenat A, 2014, ISSCC DIG TECH PAP I, V57, P106, DOI 10.1109/ISSCC.2014.6757358
   Huang Wei., 2011, Green Computing Conference and Workshops (IGCC), 2011 International, P1
   Lee W, 2014, I SYMPOS LOW POWER E, P105, DOI 10.1145/2627369.2627608
   Lefurgy CR, 2011, INT SYMP MICROARCH, P1
   Park C, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P71, DOI 10.1109/IEDM.1995.497185
   Sundaram S, 2016, I CONF VLSI DESIGN, P565, DOI 10.1109/VLSID.2016.106
   Wolpert D., 2012, Managing temperature effects in nanoscale adaptive systems, P15, DOI [DOI 10.1007/978-1-4614-0748-5_2, 10.1007/978-1-4614-0748-5_2, DOI 10.1007/978-1-4614-0748-5]
   Zhao W, 2006, IEEE T ELECTRON DEV, V53, P2816, DOI 10.1109/TED.2006.884077
   Zu YZ, 2016, INT SYMP MICROARCH
NR 12
TC 1
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 106
EP 114
DI 10.1109/MM.2017.68
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400013
DA 2024-07-18
ER

PT J
AU Kanev, S
   Darago, JP
   Hazelwood, K
   Ranganathan, P
   Moseley, T
   Wei, GY
   Brooks, D
AF Kanev, Svilen
   Darago, Juan Pablo
   Hazelwood, Kim
   Ranganathan, Parthasarathy
   Moseley, Tipp
   Wei, Gu-Yeon
   Brooks, David
TI PROFILING A WAREHOUSE-SCALE COMPUTER
SO IEEE MICRO
LA English
DT Article
AB DATACENTERS ARE QUICKLY BECOMING THE PLATFORM OF CHOICE FOR MODERN APPLICATIONS. TO UNDERSTAND HOW DATACENTER SOFTWARE UTILIZES THE HARDWARE AND TO IMPROVE FUTURE SERVER PROCESSOR PERFORMANCE, THE AUTHORS PROFILED MORE THAN 20,000 GOOGLE MACHINES OVER A THREE-YEAR PERIOD, AS THEY SERVED THE REQUESTS OF BILLIONS OF USERS.
C1 [Kanev, Svilen; Darago, Juan Pablo; Hazelwood, Kim; Ranganathan, Parthasarathy; Moseley, Tipp] Google, Mountain View, CA 94043 USA.
   [Wei, Gu-Yeon] Harvard Univ, Elect Engn & Comp Sci, Cambridge, MA 02138 USA.
   [Brooks, David] Harvard Univ, Comp Sci, Cambridge, MA 02138 USA.
C3 Google Incorporated; Harvard University; Harvard University
RP Kanev, S (corresponding author), Google, Mountain View, CA 94043 USA.
EM skanev@eecs.harvard.edu; jpdarago@google.com; kimhazelwood@fb.com;
   parthas@google.com; tipp@google.com; guyeon@eecs.harvard.edu;
   dbrooks@eecs.harvard.edu
CR Chen DH, 2016, INT SYM CODE GENER, P12, DOI 10.1145/2854038.2854044
   Ferdman M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P37
   Kanev S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P158, DOI 10.1145/2749469.2750392
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Ren G, 2010, IEEE MICRO, V30, P65, DOI 10.1109/MM.2010.68
   Shao YS, 2015, IEEE MICRO, V35, P58, DOI 10.1109/MM.2015.50
   Yasin A, 2014, INT SYM PERFORM ANAL, P35, DOI 10.1109/ISPASS.2014.6844459
NR 7
TC 10
Z9 10
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 54
EP 59
DI 10.1109/MM.2016.38
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500009
DA 2024-07-18
ER

PT J
AU Kannan, A
   Jerger, NE
   Loh, GH
AF Kannan, Ajaykumar
   Jerger, Natalie Enright
   Loh, Gabriel H.
TI EXPLOITING INTERPOSER TECHNOLOGIES TO DISINTEGRATE AND REINTEGRATE
   MULTICORE PROCESSORS
SO IEEE MICRO
LA English
DT Article
AB The authors exploit a silicon interposer to disintegrate a multicore CPU chip into smaller chips that collectively cost less to manufacture than a single large chip. They study the performance-cost tradeoffs of interposer-based, multichip, multicore systems and propose interposer network-on-chip organizations to mitigate the performance challenges while preserving the cost benefits. This article also paves the way for various research problems in interposer-based disintegrated systems.
C1 [Kannan, Ajaykumar] Univ Toronto, Toronto, ON M5S 1A1, Canada.
   [Jerger, Natalie Enright] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 1A1, Canada.
   [Loh, Gabriel H.] Adv Micro Devices Inc, Sunnyvale, CA USA.
C3 University of Toronto; University of Toronto; Advanced Micro Devices
RP Kannan, A (corresponding author), Univ Toronto, Toronto, ON M5S 1A1, Canada.
EM kannan.ajay@gmail.com; enright@eecg.toronto.edu; gabriel.loh@amd.com
OI Enright Jerger, Natalie/0000-0002-0526-2080
CR [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], 2014, MEM FOR WORKSH
   [Anonymous], 2015, ADV MICRODEVICES JUN
   Badr M, 2014, CONF PROC INT SYMP C, P109, DOI 10.1109/ISCA.2014.6853236
   Black B., 2013, P INT S MICR
   Hackerott M., 2011, DIE PER WAFER CALCUL
   Jerger NE, 2014, INT SYMP MICROARCH, P458, DOI 10.1109/MICRO.2014.61
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Madan N, 2007, INT SYMP MICROARCH, P223, DOI 10.1109/MICRO.2007.31
   STAPPER CH, 1985, IBM J RES DEV, V29, P87, DOI 10.1147/rd.291.0087
   Yangdong Deng, 2001, Proceedings of ISPD'01. 2001 International Symposium on Physical Design, P171, DOI 10.1145/369691.369763
NR 11
TC 11
Z9 17
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 84
EP 93
DI 10.1109/MM.2016.53
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500013
DA 2024-07-18
ER

PT J
AU Sakamoto, T
   Tsuji, Y
   Tada, M
   Makiyama, H
   Hasegawa, T
   Yamamoto, Y
   Okanishi, S
   Maekawa, K
   Banno, N
   Miyamura, M
   Okamoto, K
   Iguchi, N
   Oda, H
   Kamohara, S
   Yamagata, Y
   Sugii, N
   Hada, H
   Ogasahara, Y
AF Sakamoto, Toshitsugu
   Tsuji, Yukihide
   Tada, Munehiro
   Makiyama, Hideki
   Hasegawa, Takumi
   Yamamoto, Yoshiki
   Okanishi, Shinobu
   Maekawa, Keiichi
   Banno, Naoki
   Miyamura, Makoto
   Okamoto, Koichiro
   Iguchi, Noriyuki
   Oda, Hidekazu
   Kamohara, Shiro
   Yamagata, Yasushi
   Sugii, Nobuyuki
   Hada, Hiromitsu
   Ogasahara, Yasuhiro
TI A SILICON-ON-THIN-BURIED-OXIDE CMOS MICROCONTROLLER WITH EMBEDDED
   ATOM-SWITCH ROM
SO IEEE MICRO
LA English
DT Article
ID STATE RELIABILITY
AB An ultra-low-power microcontroller unit (mcu) with an embedded atom-switch rom performs 0.39-v operation and 18.26-pj/cycle minimum active energy at 14.3 mhz. the mcu is fabricated using an embedded atom-switch process with a hybrid silicon-on-thin-buried-oxide (sotb) core and bulk i/o transistors. the sotb cmos with a body-bias voltage control realizes a high operation frequency of 40 mhz at 0.54 v and an ultra-low sleep power of 0.628 mu w.
C1 [Sakamoto, Toshitsugu; Tsuji, Yukihide; Tada, Munehiro; Makiyama, Hideki; Hasegawa, Takumi; Yamamoto, Yoshiki; Okanishi, Shinobu; Maekawa, Keiichi; Banno, Naoki; Miyamura, Makoto; Okamoto, Koichiro; Iguchi, Noriyuki; Oda, Hidekazu; Kamohara, Shiro; Yamagata, Yasushi; Sugii, Nobuyuki; Hada, Hiromitsu] Low Power Elect Assoc & Project, Tsukuba, Ibaraki, Japan.
   [Ogasahara, Yasuhiro] Natl Inst Adv Ind Sci & Technol, Tsukuba, Ibaraki, Japan.
C3 National Institute of Advanced Industrial Science & Technology (AIST)
RP Sakamoto, T (corresponding author), Low Power Elect Assoc & Project, Tsukuba, Ibaraki, Japan.
EM t-sakamoto@dp.jp.nec.com; y-tsuji@az.jp.nec.com; m-tada@bl.jp.nec.com;
   hideki.makiyama.wx@renesas.com; takumi.hasegawa.wr@renesas.com;
   yoshiki.yamamoto.pc@renesas.com; shinobu.okanishi.pv@renesas.com;
   keiichi.maekawa.fn@renesas.com; banno@bu.jp.nec.com;
   m-miyamura@aj.jp.nec.com; k-okamoto@fb.jp.nec.com; iguchi@aj.jp.nec.com;
   hidekazu.oda.yf@renesas.com; shiro.kamohara.uh@renesas.com;
   yasushi.yamagata.uh@renesas.com; nobuyuki.sugii.df@hitachi.com;
   h-hada@bp.jp.nec.com; ys.ogasahara@aist.go.jp
RI Tada, Munehiro/V-2243-2019; Ogasahara, Yasuhiro/I-6670-2018; tada,
   munehiro/O-8578-2016
OI Tada, Munehiro/0000-0002-1015-2222; Sugii, Nobuyuki/0000-0001-8006-8854;
   Tsuji, Yukihide/0000-0003-4814-2887; Ogasahara,
   Yasuhiro/0000-0003-2718-1756
FU Ministry of Economy, Trade and Industry (METI) of Japan; New Energy and
   Industrial Technology Development Organization (NEDO)
FX Our Ultra-Low Voltage Device Project was funded and supported by the
   Ministry of Economy, Trade and Industry (METI) of Japan and the New
   Energy and Industrial Technology Development Organization (NEDO). Part
   of the device processing was conducted by the SCR Operation Office of
   the National Institute of Advanced Industrial Science and Technology
   (AIST), Japan.
CR [Anonymous], 2011, Solid- State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE In- ternational
   Banno N, 2008, INT RELIAB PHY SYM, P707, DOI 10.1109/RELPHY.2008.4558999
   Chang MF, 2014, ISSCC DIG TECH PAP I, V57, P332, DOI 10.1109/ISSCC.2014.6757457
   Ishibashi K., 2015, IEICE T ELECT E, V98
   Majzoub SS, 2010, IEEE T COMPUT AID D, V29, P816, DOI 10.1109/TCAD.2010.2043587
   Nagatomi H., 2014, P SOI 3D SUBTHR MICR, P1
   Ogasahara Y., 2014, P IEEE INT MEM WORKS, P1
   Sakamoto T, 2003, APPL PHYS LETT, V82, P3032, DOI 10.1063/1.1572964
   Seok M, 2011, IEEE J EM SEL TOP C, V1, P42, DOI 10.1109/JETCAS.2011.2135550
   Sugii Nobuyuki, 2014, Journal of Low Power Electronics and Applications, V4, P65, DOI 10.3390/jlpea4020065
   Tada M., 2009, P IEEE INT EL DEV M
   Tada M, 2013, IEEE T ELECTRON DEV, V60, P3534, DOI 10.1109/TED.2013.2275188
   Tada M, 2011, IEEE T ELECTRON DEV, V58, P4398, DOI 10.1109/TED.2011.2169070
   Terabe K, 2005, NATURE, V433, P47, DOI 10.1038/nature03190
   Yamamoto Y., 2013, 2013 Symposium on VLSI Technology, pT212
NR 15
TC 3
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2015
VL 35
IS 6
BP 13
EP 23
DI 10.1109/MM.2015.142
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA3SW
UT WOS:000367720200003
DA 2024-07-18
ER

PT J
AU Qian, CX
   Luo, XP
   Le, Y
   Gu, GF
AF Qian, Chenxiong
   Luo, Xiapu
   Le, Yu
   Gu, Guofei
TI VULHUNTER: TOWARD DISCOVERING VULNERABILITIES IN ANDROID APPLICATIONS
SO IEEE MICRO
LA English
DT Article
AB A NEW STATIC-ANALYSIS FRAMEWORK HELPS SECURITY ANALYSTS DETECT VULNERABLE APPLICATIONS. THE AUTHORS DESIGNED AN APP PROPERTY GRAPH (APG), CONDUCTED GRAPH TRAVERSALS OVER APGS, AND REDUCED THE MANUAL-VERIFICATION WORKLOAD. THEY IMPLEMENTED THE FRAMEWORK IN VULHUNTER AND MODELED FIVE TYPES OF VULNERABILITIES. RESULTS SHOWED THAT OF 557 RANDOMLY COLLECTED APPS WITH AT LEAST 1 MILLION INSTALLATIONS, 375 APPS (67.3 PERCENT) HAD AT LEAST ONE VULNERABILITY.
C1 [Qian, Chenxiong; Luo, Xiapu; Le, Yu] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Hong Kong, Peoples R China.
   [Luo, Xiapu] Hong Kong Polytech Univ, Shenzhen Res Inst, Hong Kong, Hong Kong, Peoples R China.
   [Gu, Guofei] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX 77843 USA.
C3 Hong Kong Polytechnic University; Hong Kong Polytechnic University;
   Texas A&M University System; Texas A&M University College Station
RP Luo, XP (corresponding author), Hong Kong Polytech Univ, Dept Comp, Hong Kong, Hong Kong, Peoples R China.
EM cscqian@comp.polyu.edu.hk; csxluo@comp.polyu.edu.hk;
   cslyu@comp.polyu.edu.hk; guofei@cse.tamu.edu
OI Luo, Xiapu/0000-0002-9082-3208; Qian, Chenxiong/0000-0002-6201-6011
FU Hong Kong GRF [PolyU 5389/13E]; National Natural Science Foundation of
   China [61202396]; PolyU Research Grant [G-UA3X]; Open Fund of Key Lab of
   Digital Signal and Image Processing of Guangdong Province
   [2013GDDSIPL-04]
FX This work is supported in part by the Hong Kong GRF (No. PolyU
   5389/13E), the National Natural Science Foundation of China (No.
   61202396), the PolyU Research Grant (G-UA3X), and the Open Fund of Key
   Lab of Digital Signal and Image Processing of Guangdong Province
   (2013GDDSIPL-04).
CR Arzt S, 2014, ACM SIGPLAN NOTICES, V49, P259, DOI [10.1145/2666356.2594299, 10.1145/2594291.2594299]
   Chin E., 2011, P 9 INT C MOB SYST A, P239, DOI DOI 10.1145/1999995.2000018
   Enck W., 2010, P 9 USENIX C OP SYST
   Enck William., 2011, Proc. of the USENIX conference on Security, P21
   Gibler C., 2012, P 5 INT C TRUST TRUS, V7344, P291, DOI DOI 10.1007/978-3-642-30921-2
   Grace M., 2012, P NETW DISTR SYST SE
   KING JC, 1976, COMMUN ACM, V19, P385, DOI 10.1145/360248.360252
   Lengauer T., 1979, ACM T PROGR LANG SYS, V1, P121, DOI 10.1145/357062.357071
   Lhoták O, 2003, LECT NOTES COMPUT SC, V2622, P153
   Lu Long, 2012, P 2012 ACM C COMP CO, P229, DOI DOI 10.1145/2382196.2382223
   Qian CX, 2014, I C DEPEND SYS NETWO, P180, DOI 10.1109/DSN.2014.30
   Sounthiraraj D., 2014, P NETW DISTR SYST SE
   Yamaguchi F, 2014, P IEEE S SECUR PRIV, P590, DOI 10.1109/SP.2014.44
   Zheng Yunhui, 2013, P 9 JOINT M FDN SOFT, P114, DOI [10.1145/2491411.2491456, DOI 10.1145/2491411.2491456]
   ZHou Y., 2013, P NETW DISTR SYST SE
NR 15
TC 19
Z9 21
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2015
VL 35
IS 1
BP 44
EP 53
DI 10.1109/MM.2015.25
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CD9ZX
UT WOS:000351462300007
DA 2024-07-18
ER

PT J
AU Ferdman, M
   Adileh, A
   Kocberber, O
   Volos, S
   Alisafaee, M
   Jevdjic, D
   Kaynak, C
   Popescu, AD
   Ailamaki, A
   Falsafi, B
AF Ferdman, Michael
   Adileh, Almutaz
   Kocberber, Onur
   Volos, Stavros
   Alisafaee, Mohammad
   Jevdjic, Djordje
   Kaynak, Cansu
   Popescu, Adrian Daniel
   Ailamaki, Anastasia
   Falsafi, Babak
TI A CASE FOR SPECIALIZED PROCESSORS FOR SCALE-OUT WORKLOADS
SO IEEE MICRO
LA English
DT Article
AB EMERGING SCALE-OUT WORKLOADS NEED EXTENSIVE COMPUTATIONAL RESOURCES, BUT DATACENTERS USING MODERN SERVER HARDWARE FACE PHYSICAL CONSTRAINTS. IN THIS ARTICLE, THE AUTHORS SHOW THAT MODERN SERVER PROCESSORS ARE HIGHLY INEFFICIENT FOR RUNNING CLOUD WORKLOADS. THEY INVESTIGATE THE MICROARCHITECTURAL BEHAVIOR OF SCALE-OUT WORKLOADS AND PRESENT OPPORTUNITIES TO ENABLE SPECIALIZED PROCESSOR DESIGNS THAT CLOSELY MATCH THE NEEDS OF THE CLOUD.
C1 [Ferdman, Michael] SUNY Stony Brook, Dept Comp Sci, Stony Brook, NY 11794 USA.
   [Adileh, Almutaz] Univ Ghent, Dept Comp Sci, B-9000 Ghent, Belgium.
   [Kocberber, Onur; Volos, Stavros; Alisafaee, Mohammad; Jevdjic, Djordje; Kaynak, Cansu; Popescu, Adrian Daniel; Ailamaki, Anastasia; Falsafi, Babak] Ecole Polytech Fed Lausanne, Sch Comp & Commun Sci, CH-1015 Lausanne, Switzerland.
C3 State University of New York (SUNY) System; State University of New York
   (SUNY) Stony Brook; Ghent University; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne
RP Ferdman, M (corresponding author), SUNY Stony Brook, 1419 Comp Sci, Stony Brook, NY 11794 USA.
EM mferdman@cs.stonybrook.edu
RI Ferdman, Mike/IZD-5758-2023
FU EuroCloud; European Commission 7th RTD Framework Programme-Information
   and Communication Technologies: Computing Systems [247779]
FX We thank the reviewers and readers for their feedback and suggestions on
   all earlier versions of this work. We thank the PARSA lab for continual
   support and feedback, in particular Pejman Lotfi-Kamran and Javier
   Picorel for their assistance with the SPEC-web09 and SAT Solver
   benchmarks. We thank the DSLab for their assistance with SAT Solver, and
   Aamer Jaleel and Carole Jean-Wu for their assistance with understanding
   the Intel prefetchers and configuration. We thank the EuroCloud project
   partners for advocating and inspiring the CloudSuite benchmark suite.
   This work was partially supported by EuroCloud, project no. 247779 of
   the European Commission 7th RTD Framework Programme-Information and
   Communication Technologies: Computing Systems.
CR Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Ferdman M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P37
   Grot B, 2012, IEEE MICRO, V32, P52, DOI 10.1109/MM.2012.71
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Hardavellas N, 2009, CONF PROC INT SYMP C, P184, DOI 10.1145/1555815.1555779
   Horowitz M, 2005, INT EL DEVICES MEET, P11
   Lotfi-Kamran P, 2012, CONF PROC INT SYMP C, P500, DOI 10.1109/ISCA.2012.6237043
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
NR 8
TC 14
Z9 16
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 31
EP 42
DI 10.1109/MM.2014.41
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sim, J
   Loh, GH
   Sridharan, V
   O'Connor, M
AF Sim, Jaewoong
   Loh, Gabriel H.
   Sridharan, Vilas
   O'Connor, Mike
TI A CONFIGURABLE AND STRONG RAS SOLUTION FOR DIE-STACKED DRAM CACHES
SO IEEE MICRO
LA English
DT Article
AB DIE-STACKED MEMORY'S RESILIENCY PROBLEM WILL BECOME IMPORTANT BECAUSE OF ITS LACK OF SERVICEABILITY. THIS ARTICLE DETAILS HOW TO PROVIDE PRACTICAL AND COST-EFFECTIVE RELIABILITY, AVAILABILITY, AND SERVICEABILITY SUPPORT FOR DIE-STACKED DRAM CACHE ARCHITECTURES. THE PROPOSED APPROACH CAN PROVIDE VARYING LEVELS OF PROTECTION, FROM FINE-GRAINED SINGLE-BIT UPSETS TO COARSER-GRAINED FAULTS WITHIN THE CONSTRAINTS OF COMMODITY NON-ERROR-CORRECTING CODE DRAM STACKS.
C1 [Sim, Jaewoong] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA.
   [Loh, Gabriel H.; Sridharan, Vilas; O'Connor, Mike] Adv Micro Devices Inc, Sunnyvale, CA USA.
C3 University System of Georgia; Georgia Institute of Technology; Advanced
   Micro Devices
RP Sim, J (corresponding author), 266 Ferst Dr,Klaus Adv Comp Bldg, Atlanta, GA 30332 USA.
EM jaewoong.sim@gatech.edu
OI O'Connor, Mike/0000-0003-0944-2393
CR [姜学松 Jiang Xuesong], 2010, [高分子通报, Polymer Bulletin], P1
   Jung-Sik Kim, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P496, DOI 10.1109/ISSCC.2011.5746413
   Loh GH, 2011, INT SYMP MICROARCH, P454
   Meixner A, 2007, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2007.18
   Qureshi M. K., 2012, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), P235, DOI 10.1109/MICRO.2012.30
   Schroder DK, 2003, J APPL PHYS, V94, P1, DOI 10.1063/1.1567461
   Sim J., 2013, PROC INT S COMPUT AR, P416
   Sim J, 2012, INT SYMP MICROARCH, P247, DOI 10.1109/MICRO.2012.31
   Sridharan V., 2013, Proceedings of SC13: International Conference for High Performance Computing, Networking, Storage and Analysis
NR 9
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 80
EP 90
DI 10.1109/MM.2014.13
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100009
DA 2024-07-18
ER

PT J
AU Swaminathan, K
   Kultursay, E
   Saripalli, V
   Narayanan, V
   Kandemir, MT
   Datta, S
AF Swaminathan, Karthik
   Kultursay, Emre
   Saripalli, Vinay
   Narayanan, Vijaykrishnan
   Kandemir, Mahmut T.
   Datta, Suman
TI STEEP-SLOPE DEVICES: FROM DARK TO DIM SILICON
SO IEEE MICRO
LA English
DT Article
AB Although the superior subthreshold characteristics of steep-slope devices can help power up more cores, researchers still need CMOS technology to accelerate sequential applications because it can reach higher frequencies. Device-level heterogeneous multicores offer the best of both worlds, but they need smart resource management to realize this promise. This article discusses device-level heterogeneous multicores and resource-management schemes for reaching higher energy efficiency.
C1 [Swaminathan, Karthik; Kultursay, Emre; Narayanan, Vijaykrishnan; Kandemir, Mahmut T.] Penn State Univ, Comp Sci & Engn Dept, University Pk, PA 16802 USA.
   [Saripalli, Vinay] Penn State Univ, University Pk, PA 16802 USA.
   [Narayanan, Vijaykrishnan; Datta, Suman] Penn State Univ, Dept Elect Engn, University Pk, PA 16802 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); Pennsylvania State University; Pennsylvania State University -
   University Park; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); Pennsylvania State University; Pennsylvania State University -
   University Park
RP Swaminathan, K (corresponding author), Penn State Univ, 111 Informat Sci & Technol Bldg, University Pk, PA 16802 USA.
EM kvs120@cse.psu.edu
FU Center for Low Energy Systems Technology (LEAST); STARnet phase of the
   Focus Center Research Program (FCRP), an SRC program; MARCO
   (Microelectronics Advanced Research Corporation); DARPA; NSF [1205618,
   1213052]; IBM; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1205618] Funding Source: National Science
   Foundation; Directorate For Engineering; Div Of Electrical, Commun &
   Cyber Sys [1028807] Funding Source: National Science Foundation;
   Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [1213052] Funding Source: National Science
   Foundation
FX This work was supported in part by the Center for Low Energy Systems
   Technology (LEAST), one of six centers supported by the STARnet phase of
   the Focus Center Research Program (FCRP), an SRC program sponsored by
   MARCO (Microelectronics Advanced Research Corporation) and DARPA. It was
   also supported by NSF awards 1205618 and 1213052. Karthik Swaminathan
   was supported by the IBM PhD fellowship for the 2012-2013 academic year.
   The authors also thank Huichu Liu for her valuable input.
CR [Anonymous], 2009, EXPT DEMONSTRATION 1, DOI DOI 10.1109/IEDM.2009.5424355
   Kultursay E, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P245
   Swaminathan K., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P247, DOI 10.1109/ISLPED.2011.5993644
   Taylor MB, 2012, DES AUT CON, P1131
NR 4
TC 38
Z9 42
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2013
VL 33
IS 5
BP 50
EP 59
DI 10.1109/MM.2013.75
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 230BI
UT WOS:000325311200007
DA 2024-07-18
ER

PT J
AU Rogenmoser, R
   Clark, LT
AF Rogenmoser, Robert
   Clark, Lawrence T.
TI REDUCING TRANSISTOR VARIABILITY FOR HIGHER-PERFORMANCE, LOWER-POWER
   CHIPS
SO IEEE MICRO
LA English
DT Article
ID DIE-TO-DIE; BODY BIAS; FREQUENCY
AB CMOS integrated-circuit supply-voltage reduction has plateaued in recent years as increased transistor variability has limited transistor-threshold voltage scaling. The deeply depleted channel transistor, implemented on bulk CMOS, provides a low-cost option to re-enable voltage scaling on both future and legacy CMOS fabrication processes by reducing random variability and providing a strong body factor to pull in systematic variation and compensate for environmental effects resulting in 50 percent lower power at matched performance.
RP Rogenmoser, R (corresponding author), 130-D Knowles Dr, Los Gatos, CA 95032 USA.
EM roro@suvolta.com
CR [Anonymous], P INT EL DEV M DEC
   Auth C., 2012, 2012 IEEE Symposium on VLSI Technology, P131, DOI 10.1109/VLSIT.2012.6242496
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Clark LT, 2004, IEEE T VLSI SYST, V12, P947, DOI 10.1109/TVLSI.2004.832930
   De VK, 1996, 1996 SYMPOSIUM ON VLSI TECHNOLOGY, P198, DOI 10.1109/VLSIT.1996.507851
   Faria J., 2010, WAC 2010, P1
   Fujita K., 2011, P IEEE INT EL DEV M
   Hook T.B., 2010, P IEEE CUST INT CIRC, P1
   Mar H., 2006, P IEEE S VLSI CIRC, P224
   PELGROM MJM, 1989, IEEE J SOLID-ST CIRC, V24, P1433, DOI 10.1109/JSSC.1989.572629
   Rogenmoser R., 2012, HOT CHIPS
   Tschanz JW, 2002, IEEE J SOLID-ST CIRC, V37, P1396, DOI 10.1109/JSSC.2002.803949
   von Arnim K, 2007, INT EL DEVICES MEET, P483, DOI 10.1109/IEDM.2007.4418979
NR 13
TC 9
Z9 9
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2013
VL 33
IS 2
BP 18
EP 26
DI 10.1109/MM.2013.10
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 117UF
UT WOS:000316977900004
DA 2024-07-18
ER

PT J
AU Haring, RA
   Ohmacht, M
   Fox, TW
   Gschwind, MK
   Satterfield, DL
   Sugavanam, K
   Coteus, PW
   Heidelberger, P
   Blumrich, MA
   Wisniewski, RW
   Gara, A
   Chiu, GLT
   Boyle, PA
   Christ, NH
   Kim, C
AF Haring, Ruud A.
   Ohmacht, Martin
   Fox, Thomas W.
   Gschwind, Michael K.
   Satterfield, David L.
   Sugavanam, Krishnan
   Coteus, Paul W.
   Heidelberger, Philip
   Blumrich, Matthias A.
   Wisniewski, Robert W.
   Gara, Alan
   Chiu, George Liang-Tai
   Boyle, Peter A.
   Christ, Norman H.
   Kim, Changhoan
TI THE IBM BLUE GENE/Q COMPUTE CHIP
SO IEEE MICRO
LA English
DT Article
AB Blue Gene/Q aims to build a massively parallel high-performance computing system out of power-efficient processor chips, resulting in power-efficient, cost-efficient, and floor-space-efficient systems. focusing on reliability during design helps with scaling to large systems and lowers the total cost of ownership. This article examines the architecture and design of the compute chip, which combines processors, memory, and communication functions on a single chip.
C1 [Haring, Ruud A.; Blumrich, Matthias A.] IBM TJ Watson Res Ctr, Blue Gene Hardware Team, Yorktown Hts, NY 10598 USA.
   [Wisniewski, Robert W.] IBM TJ Watson Res Ctr, Blue Gene & Exascale Res Software Team, Yorktown Hts, NY 10598 USA.
   [Gara, Alan] IBM TJ Watson Res Ctr, IBM Blue Gene Syst, Yorktown Hts, NY 10598 USA.
   [Chiu, George Liang-Tai] IBM TJ Watson Res Ctr, Dept Syst, Yorktown Hts, NY 10598 USA.
   [Boyle, Peter A.] Univ Edinburgh, Edinburgh EH8 9YL, Midlothian, Scotland.
   [Kim, Changhoan] Columbia Univ, Prefetch Unit Blue Gene Q, New York, NY 10027 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM); International Business
   Machines (IBM); University of Edinburgh; Columbia University
RP Haring, RA (corresponding author), IBM TJ Watson Res Ctr, Blue Gene Hardware Team, POB 218, Yorktown Hts, NY 10598 USA.
EM ruud@us.ibm.com
RI Boyle, Peter/A-4380-2014
OI Ohmacht, Martin/0000-0001-5423-0512
FU Argonne National Laboratory; Lawrence Livermore National Laboratory on
   behalf of the US Department of Energy, under Lawrence Livermore National
   Laboratory [B554331]
FX The BG/Q project has been supported and partially funded by the Argonne
   National Laboratory and the Lawrence Livermore National Laboratory on
   behalf of the US Department of Energy, under Lawrence Livermore National
   Laboratory subcontract number B554331.
CR Almasi G, 2008, IBM J RES DEV, V52, P199
   Chen D., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, p26:1
   Chen D, 2012, IEEE MICRO, V32, P32, DOI 10.1109/MM.2011.96
   Gara A, 2005, IBM J RES DEV, V49, P195, DOI 10.1147/rd.492.0195
   Giampapa Mark., 2010, Proceedings of the 2010 International Conference for High Performance Computing, Networking, Storage and Analysis (SC), P1
   Johnson Charles, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P104, DOI 10.1109/ISSCC.2010.5434075
   Vanderwiel SP, 2000, ACM COMPUT SURV, V32, P174, DOI 10.1145/358923.358939
NR 7
TC 169
Z9 216
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2012
VL 32
IS 2
BP 48
EP 60
DI 10.1109/MM.2011.108
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 921DQ
UT WOS:000302458600008
DA 2024-07-18
ER

PT J
AU Desmet, V
   Girbal, S
   Ramirez, A
   Vega, A
   Temam, O
AF Desmet, Veerle
   Girbal, Sylvain
   Ramirez, Alex
   Vega, Augusto
   Temam, Olivier
TI ARCHEXPLORER FOR AUTOMATIC DESIGN SPACE EXPLORATION
SO IEEE MICRO
LA English
DT Article
AB Growing architectural complexity and stringent time-to-market constraints suggest the need to move architecture design beyond parametric exploration to structural exploration. ArchExplorer is a web-based permanent and open design-space exploration framework that lets researchers compare their designs against others. The authors demonstrate their approach by exploring the design space of an on-chip memory subsystem and a multicore processor.
C1 [Temam, Olivier] Inria Saclay, F-91893 Orsay, France.
   [Desmet, Veerle] Univ Ghent, Ghent, Belgium.
   [Ramirez, Alex; Vega, Augusto] Univ Politecn Cataluna, Barcelona Supercomp Ctr, Comp Architecture Dept, E-08028 Barcelona, Spain.
C3 Ghent University; Universitat Politecnica de Catalunya; Barcelona
   Supercomputer Center (BSC-CNS)
RP Temam, O (corresponding author), Inria Saclay, Batiment N,Parc Club Univ,Rue Jean Rostand, F-91893 Orsay, France.
EM olivier.temam@inria.fr
OI Girbal, Sylvain/0009-0008-7620-9069
CR AUGUST D, 2007, COMPUTER ARCHITECTUR, V6, P45, DOI DOI 10.1109/L-CA.2007.12
   BELLENS P, 2006, P ACM IEEE SC2006 C
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   BODIN F, 1995, ACM COMP AR, P265, DOI 10.1109/ISCA.1995.524567
   Burger D., 1996, EVALUATING FUTURE MI
   COOKSEY R, 2002, P 10 INT C ARCH SUPP, P279, DOI DOI 10.1145/605397.605427
   DAVIS J, 1999, M9937 UCBERL DEP EL
   Desmet V, 2010, INT SYM PERFORM ANAL, P45, DOI 10.1109/ISPASS.2010.5452068
   Emer J, 2002, COMPUTER, V35, P68, DOI 10.1109/2.982918
   GRACIAPEREZ D, 2004, P 37 INT S MICR, P43
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hardavellas Nikolaos., 2004, SIGMETRICS PERFORM E, V31, P31
   Hu ZG, 2002, CONF PROC INT SYMP C, P209, DOI 10.1109/ISCA.2002.1003579
   *IEEE, 2006, 1666TM2005 IEEE
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   Lai AC, 2001, ACM COMP AR, P144, DOI 10.1109/ISCA.2001.937443
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Nesbit KJ, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P96, DOI 10.1109/HPCA.2004.10030
   SEZNEC A, 1993, P 20 ANN INT S COMP, P169
   SMITH AJ, 1982, COMPUT SURV, V14, P473, DOI 10.1145/356887.356892
   Vachharajani M, 2002, INT SYMP MICROARCH, P271, DOI 10.1109/MICRO.2002.1176256
NR 21
TC 7
Z9 7
U1 0
U2 15
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2010
VL 30
IS 5
BP 5
EP 15
DI 10.1109/MM.2010.76
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 682AD
UT WOS:000284366400002
OA Green Published
DA 2024-07-18
ER

PT J
AU Wang, F
   Hamdi, M
AF Wang, Feng
   Hamdi, Mounir
TI MEMORY SUBSYSTEMS IN HIGH-END ROUTERS
SO IEEE MICRO
LA English
DT Article
AB As internet routers scale to support next-generation networks, their memory subsystems must also scale. Several solutions combine static RAM and dynamic RAM buffering but still have major scaling limitations. Using a parallel architecture and distributed memory-management algorithms with hybrid SRAM/DRAM improves buffering performance. The parallel hybrid SRAM/DRAM memory system is also work conserving, which is particularly important under light traffic conditions.
C1 [Hamdi, Mounir] Hong Kong Univ Sci & Technol, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
   [Hamdi, Mounir] Hong Kong Univ Sci & Technol, Master Sci Program Informat Technol, Hong Kong, Hong Kong, Peoples R China.
   [Hamdi, Mounir] Hong Kong Univ Sci & Technol, Comp Engn & Networking Lab, Hong Kong, Hong Kong, Peoples R China.
C3 Hong Kong University of Science & Technology; Hong Kong University of
   Science & Technology; Hong Kong University of Science & Technology
RP Wang, F (corresponding author), Flat F,11-F,Chuk Lam Court,Lucky Plaza, Shatin, Hong Kong, Peoples R China.
EM franklin.f.wang@gmail.com
OI Hamdi, Mounir/0000-0002-9766-0085
FU Hong Kong University of Science and Technology [RP07/08.EG09]
FX The research described in the article was supported under Hong Kong
   University of Science and Technology grant HKUST RP07/08.EG09.
CR Agrawal B, 2006, INT SYMP MICROARCH, P197
   Appenzeller G, 2004, ACM SIGCOMM COMP COM, V34, P281, DOI 10.1145/1030194.1015499
   de Melo G.A.S., 1989, Neritica, V4, P1
   García-Vidal J, 2006, IEEE T COMPUT, V55, P588, DOI 10.1109/TC.2006.63
   Hennessy J.L., 2006, Computer Architecture: A Quantitative Approach'', V4th
   Iyer S, 2001, 2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, P368, DOI 10.1109/HPSR.2001.923663
   IYER S, 2002, TR02HPNG031001 STANF
   Kabra M, 2006, 14TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, P67, DOI 10.1109/HOTI.2006.13
   Shrimali G, 2004, 12TH ANNUAL IEEE SYMPOSIUM ON HIGH PERFORMANCE INTERCONNECTS, PROCEEDINGS, P54, DOI 10.1109/CONECT.2004.1375202
   TAMIR Y, 1988, ACM SIGARCH COMPUTER, V16, P343
   VILLAMIZAR C, 1994, COMPUT COMMUN REV, V24, P45
NR 11
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2009
VL 29
IS 3
BP 52
EP 61
DI 10.1109/MM.2009.45
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456UP
UT WOS:000266877200007
DA 2024-07-18
ER

PT J
AU Stern, R
AF Stern, Richard
TI What kinds of computer-software-related advances (if any) are eligible
   for patents? Part I
SO IEEE MICRO
LA English
DT Article
EM rstern@khhte.com
NR 0
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2008
VL 28
IS 4
BP 96
EP +
DI 10.1109/MM.2008.62
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347LW
UT WOS:000259144100008
DA 2024-07-18
ER

PT J
AU Wen, M
   Wu, N
   Zhang, CY
   Yang, QM
   Ren, J
   He, Y
   Wu, W
   Chai, J
   Guan, ML
   Xun, CQ
AF Wen, Mei
   Wu, Nan
   Zhang, Chunyuan
   Yang, Qianming
   Ren, Jun
   He, Yi
   Wu, Wei
   Chai, Jun
   Guan, Maolin
   Xun, Changqing
TI On-chip memory system optimization design for the FT64 scientific stream
   accelerator
SO IEEE MICRO
LA English
DT Article
AB With the extension of application domains, hardware-managed memory structures such as caches are drawing attention for dealing with irregular stream applications. However, since a real application usually has both regular and irregular stream characteristics, conventional stream register files, caches, or combinations thereof have shortcomings. This article focuses on combining software- and hardware-managed memory structures and presents a new syncretic memory system based on the FT64 stream accelerator.
C1 [Wen, Mei] Natl Univ Def Technol, Natl Lab Parallel & Distributed Proc, Comp Sch, Changsha 410073, Hunan, Peoples R China.
C3 National University of Defense Technology - China
RP Wen, M (corresponding author), Natl Univ Def Technol, Natl Lab Parallel & Distributed Proc, Comp Sch, Changsha 410073, Hunan, Peoples R China.
EM meiwen@nudt.edu.cn
FU National Nature Science Foundation of China [60673148, 60703073]; 863
   Project of China [2007AA01Z286]; Doctoral Program of Higher Education of
   China [SRFDP 20069998025]; National University of Defense Technology
FX We thank Xuejun Yang and all our colleagues of room 610, who helped
   generate good ideas in the development of the FT64 stream processor. Our
   research was supported by the National Nature Science Foundation of
   China under NSFC 60673148 and 60703073, the 863 Project of China under
   contract 2007AA01Z286, and the Research Fund for the Doctoral Program of
   Higher Education of China under SRFDP 20069998025. Several of the
   authors received support from the National University of Defense
   Technology and/or Computer School graduate fellowships.
CR Alm JH, 2004, CONF PROC INT SYMP C, P14
   [Anonymous], THESIS STANFORD U
   [Anonymous], THESIS U CALIFORNIA
   Dally WilliamJ., 2003, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, SC '03, P35, DOI 10.1145/1048935.1050187
   DALLY WJ, 2000, P ACM IEEE SUP C SC, P35
   DAS A, 2007, P 16 INT C PAR ARCH, P405
   Erez M., 2007, P INT C SUPERCOMPUTI, P93, DOI DOI 10.1145/1274971.1274987
   Hallnor EG, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P107, DOI [10.1109/ISCA.2000.854382, 10.1145/342001.339660]
   HOROWITZ M, 2000, P 27 ANN INT S COMP, P161
   Jayasena N, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P60, DOI 10.1109/HPCA.2004.10007
   JAYASENA N, 2005, THESIS STANFORD U
   Kapasi U.J., 2001, PROC 3 WORKSHOP MEDI, P101
   Kitagawa K, 2003, NEC RES DEV, V44, P2
   Leverich J, 2007, CONF PROC INT SYMP C, P358, DOI 10.1145/1273440.1250707
   OWENS JD, 1998, P 31 ANN ACM IEEE IN, P3
   Sankaralingam Karthikeyan, 2004, ACM Transactions on Architecture and Code Optimization (TACO), V1, P62
   SHEAFFER JW, 2007, P 22 ACM SIGGRAPH EU, P55
   SO K, 1988, P 15 INT S COMP ARCH, P261
   TIAN ZY, 2003, THESIS NATL U DEFENS
   WANG Z, 2004, P IBM AUST CAS CTR A
   Wawrzynek J, 1996, COMPUTER, V29, P79, DOI 10.1109/2.485896
   WEN M, 2006, P INT C INF SYST ICI, P350
   Williams S., 2006, P 3 C COMPUTING FRON, P9, DOI DOI 10.1145/1128022.1128027
   YANG X, 2007, ACM SIGARCH COMPUTER, V35, P210
NR 24
TC 3
Z9 7
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2008
VL 28
IS 4
BP 51
EP 70
DI 10.1109/MM.2008.56
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347LW
UT WOS:000259144100006
DA 2024-07-18
ER

PT J
AU Butts, M
AF Butts, Mike
TI Synchronization through communication in a massively parallel processor
   array
SO IEEE MICRO
LA English
DT Article
AB Programming mppas for complex real-time embedded applications is difficult with conventional multiprogramming models, which usually treat communication and synchronization separately. To ease this burden, this Mppa's architecture is based on the Structural Object Programming Model, which composes strictly encapsulated processing and memory objects in a structure of self-synchronizing channels. small risc cpus and memories execute the objects.
CR [Anonymous], 1974, PROC IFIP C 74
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Borkar S., 1988, Proceedings. Supercomputing '88 (IEEE Cat. No.88CH2617-9), P330, DOI 10.1109/SUPERC.1988.44670
   Butts M, 2007, ANN IEEE SYM FIELD P, P55, DOI 10.1109/FCCM.2007.14
   Caspi E., 2000, Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science Vol.1896), P605
   Chang C, 2005, IEEE DES TEST COMPUT, V22, P114, DOI 10.1109/MDT.2005.30
   DALLY WJ, 1992, IEEE MICRO, V12, P23, DOI 10.1109/40.127581
   JONES AM, TERA OPS HARDWARE NE
   Krasnov A., 2007, P INT C FIELD PROGR
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   List P, 2003, IEEE T CIRC SYST VID, V13, P614, DOI 10.1109/TCSVT.2003.815175
   Ostermann J., 2004, IEEE Circuits and Systems Magazine, V4, P7, DOI 10.1109/MCAS.2004.1286980
   Patel A, 2006, ANN IEEE SYM FIELD P, P111
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Waingold E, 1997, COMPUTER, V30, P86, DOI 10.1109/2.612254
   Zuchowski PS, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P187, DOI 10.1109/ICCAD.2002.1167533
NR 16
TC 26
Z9 42
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2007
VL 27
IS 5
BP 32
EP 40
DI 10.1109/MM.2007.4378781
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 226WV
UT WOS:000250620100004
DA 2024-07-18
ER

PT J
AU Gonzalez, I
   Aguayo, E
   Lopez-Buedo, S
AF Gonzalez, Ivan
   Aguayo, Estanislao
   Lopez-Buedo, Sergio
TI Self-reconfigurable embedded systems on low-cost FPGAs
SO IEEE MICRO
LA English
DT Article
AB Hardware acceleration significantly increases the performance of embedded systems built on programmable logic. Allowing an fpga-based microblaze processor to self-select the coprocessors it uses can help reduce area requirements and increase a system's versatility. With a simple hardware arrangement, requiring only a few external connections and no additional components, low-cost fpgas such as xilink's spartan-3 can become selfreconfigurable platforms.
C1 Univ Autonoma Madrid, Dept Comp Engn, E-28049 Madrid, Spain.
   George Washington Univ, Washington, DC 20052 USA.
   CIEMAT, Madrid, Spain.
C3 Autonomous University of Madrid; George Washington University; Centro de
   Investigaciones Energeticas, Medioambientales Tecnologicas
RP Gonzalez, I (corresponding author), Univ Autonoma Madrid, Dept Comp Engn, 11 Francisco Tomas & Valiente, E-28049 Madrid, Spain.
RI González, Iván/JKH-6626-2023; Gonzalez, Ivan/C-5982-2014; Lopez-Buedo,
   Sergio/L-3250-2013
OI Gonzalez, Ivan/0000-0002-5886-240X; Lopez-Buedo,
   Sergio/0000-0002-0815-7921
CR [Anonymous], 2002, DESIGN RIJNDAEL
   Brunham K, 2001, CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, P1259, DOI 10.1109/CCECE.2001.933623
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   DEMOLINER R, IMPLEMENTATION IDEA
   DEVINE C, CRYPTO SOURCE CODE
   Dyer M, 2002, LECT NOTES COMPUT SC, V2438, P292
   Hodjat A, 2004, IEEE MICRO, V24, P34, DOI 10.1109/MM.2004.11
   LAI XJ, 1991, LECT NOTES COMPUT SC, V473, P389
   Lysaght P, 2003, WINNING THE SOC REVOLUTION: EXPERIENCES IN REAL DESIGN, P141
   Lysecky R, 2005, DES AUT TEST EUROPE, P18, DOI 10.1109/DATE.2005.38
   MATTSSON D, 2004, THESIS CHALMERS U TE
   OULLETTE M, 2005, P IPDPS, pA168
   Schneier B., 2015, APPL CRYPTOGRAPHY, VSecond
   *XIL INC, 2005, PLATFORM FLASH SYSTE
   *XIL INC, 2004, CONN CUST IP MICR BL
   *XIL INC, 2006, EARL ACC PART REC US
   *XIL INC, 2004, 2 FLOWS PART REC MOD
   *XIL INC, 2004, MOD DES ISE 6 3 DEV, P84
   Xilinx Inc, 2000, XIL DES LANG HTML DO
NR 19
TC 18
Z9 19
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2007
VL 27
IS 4
BP 49
EP 57
DI 10.1109/MM.2007.72
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 213GM
UT WOS:000249654900006
DA 2024-07-18
ER

PT J
AU Binkert, NL
   Dreslinski, RG
   Hsu, LR
   Lim, KT
   Saidi, AG
   Reinhardt, SK
AF Binkert, Nathan L.
   Dreslinski, Ronald G.
   Hsu, Lisa R.
   Lim, Kevin T.
   Saidi, Ali G.
   Reinhardt, Steven K.
TI The M5 simulator: Modeling networked systems
SO IEEE MICRO
LA English
DT Article
AB Developed specifically to enable research in TCP/IP networking, the M5 simulator provides features necessary for simulating networked hosts, including full-system capability, a detailed I/O subsystem, and the ability to simulate multiple networked systems deterministically. M5's usefulness as a general-purpose architecture simulator and its liberal open-source license have led to its adoption by several academic and commercial groups.
C1 Hewlett Packard Labs, Palo Alto, CA 94304 USA.
   Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 Hewlett-Packard; University of Michigan System; University of Michigan
RP Binkert, NL (corresponding author), Hewlett Packard Labs, 1501 Page Mill Rd,MS 1183, Palo Alto, CA 94304 USA.
EM nate@binkert.org
CR Burger D. C., 1996, 1308 U WISC MAD COMP
   Emer J, 2002, COMPUTER, V35, P68, DOI 10.1109/2.982918
   HARDAVELLAS N, 2004, ACM SIGMETRICS PERFO, V31, P31, DOI DOI 10.1145/1054907.1054914
   Hsu L.R., 2005, Proceedings of the First Annual Workshop on Modeling, Benchmarking, and Simulation, MoBS'05, P68
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   ROSENBLUM M, 1995, IEEE PARALL DISTRIB, V3, P34, DOI 10.1109/88.473612
   SAIDI AG, 2005, P 2005 WORKSH INT OP, P33
NR 8
TC 413
Z9 520
U1 2
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2006
VL 26
IS 4
BP 52
EP 60
DI 10.1109/MM.2006.82
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 074DC
UT WOS:000239791900008
DA 2024-07-18
ER

PT J
AU Hur, I
   Lin, C
AF Hur, I
   Lin, C
TI Adaptive history-based memory schedulers for modern processors
SO IEEE MICRO
LA English
DT Article
AB CAREFUL MEMORY SCHEDULING CAN INCREASE MEMORY BANDWIDTH AND OVERALL SYSTEM PERFORMANCE. WE PRESENT A NEW MEMORY SCHEDULER THAT MAKES DECISIONS BASED ON THE HISTORY OF RECENTLY SCHEDULED OPERATIONS, PROVIDING TWO ADVANTAGES: IT CAN BETTER REASON ABOUT THE DELAYS ASSOCIATED WITH COMPLEX DRAM STRUCTURE, AND IT CAN ADAPT TO DIFFERENT OBSERVED WORKLOAD.
C1 IBM Corp, Future Processor Performance Dept, Austin, TX 78758 USA.
   Univ Texas, Dept Comp Sci, Austin, TX 78712 USA.
C3 International Business Machines (IBM); University of Texas System;
   University of Texas Austin
RP IBM Corp, Future Processor Performance Dept, Austin, TX 78758 USA.
EM ihur@cs.utexas.edu
CR BAILEY D, 1994, RNR94007 NAT AER SPA
   Carter J, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P70, DOI 10.1109/HPCA.1999.744334
   Clabes J, 2004, DES AUT CON, P670
   CVETANOVIC Z, P 30 ANN INT S COMP, P218
   HUR I, 2004, METHOD SYSTEM CREATI
   HUR I, 2004, 37 ANN IEEE ACM INT, P343
   Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   Khailany B, 2001, IEEE MICRO, V21, P35, DOI 10.1109/40.918001
   McKee SA, 2000, IEEE T COMPUT, V49, P1255, DOI 10.1109/12.895941
   MOYER SA, 1993, THESIS U VIRGINIA
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
   VALERO M, 1992, ACM COMP AR, V20, P372, DOI 10.1145/146628.140400
   Zhang C., 2000, PROC 14 INT C SUPERC, P167
NR 14
TC 4
Z9 4
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 22
EP 29
DI 10.1109/MM.2006.1
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600005
DA 2024-07-18
ER

PT J
AU Hofstee, HP
AF Hofstee, HP
TI First-generation cell processor
SO IEEE MICRO
LA English
DT Article
C1 SCEI, Sony Toshiba IBM Design Ctr, Austin, TX USA.
RP Hofstee, HP (corresponding author), SCEI, Sony Toshiba IBM Design Ctr, Austin, TX USA.
EM hofstee@us.ibm.com
CR Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kunimatsu A, 2000, IEEE MICRO, V20, P40, DOI 10.1109/40.848471
   KUTARAGI K, 1999, ISSCC, P256
NR 3
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 8
EP 9
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300003
DA 2024-07-18
ER

PT J
AU Arekapudi, S
   Chuang, ST
   Keslassy, I
   McKeown, N
AF Arekapudi, S
   Chuang, ST
   Keslassy, I
   McKeown, N
TI Using hardware to configure a load balanced switch
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 12th Annual IEEE Symposium on High Performance Interconnects
CY AUG 25-27, 2004
CL Stanford Univ, Stanford, CA
SP IEEE
HO Stanford Univ
AB THE LOAD-BALANCED SWITCH IS A PROMISING WAY TO SCALE ROUTER CAPACITY. IN THIS 100-TERABIT-PER-SECOND ROUTER, AN OPTICAL SWITCH SPREADS TRAFFIC EVENLY AMONG LINECARDS. WHEN THE NETWORK OPERATOR ADDS OR REMOVES LINECARDS, RECONFIGURING THE SWITCH CAN BE TIME CONSUMING, BUT A POLYNOMIAL-TIME ALGORITHM DRASTICALLY REDUCES THE REQUIRED MEMORY-INTENSIVE OPERATIONS, YIELDING A SWITCH-RECONFIGURATION TIME BELOW 50 MS.
C1 Stanford Univ, Stanford, CA 94305 USA.
   Technion Israel Inst Technol, IL-32000 Haifa, Israel.
C3 Stanford University; Technion Israel Institute of Technology
RP Gates Bldg,Room 350, Stanford, CA 94305 USA.
EM stchuang@yuba.stanford.com
OI Keslassy, Isaac/0000-0001-6103-6910
CR [Anonymous], 2000, Synchronous optical network (SONET) transport systems
   [Anonymous], 1962, FLOWS NETWORKS
   Birkhoff G., 1946, Univ. Nac. Tucuman, Ser. A, V5, P147
   Chang CS, 2002, COMPUT COMMUN, V25, P611, DOI 10.1016/S0140-3664(01)00427-3
   Chang CS, 1999, INT WORKSH QUAL SERV, P79, DOI 10.1109/IWQOS.1999.766481
   Cole R, 2001, COMBINATORICA, V21, P5, DOI 10.1007/s004930170002
   Hui J. Y., 1990, SWITCHING TRAFFIC TH
   Keslassy I, 2003, ACM SIGCOMM COMP COM, V33, P189
   Keslassy I., 2004, P IEEE INFOCOM
   1998, TRANSPORT SYSTEMS GE
   2001, 682001 ANSI TR
   1995, INTL TELECOMM UNION
NR 12
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2005
VL 25
IS 1
BP 70
EP 78
DI 10.1109/MM.2005.23
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 905ZO
UT WOS:000227610500010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Constantinescu, C
AF Constantinescu, C
TI Trends and challenges in VLSI circuit reliability
SO IEEE MICRO
LA English
DT Article
AB DEEP-SUBMICRON TECHNOLOGY IS HAVING A SIGNIFICANT IMPACT ON PERMANENT, INTERMITTENT, AND TRANSIENT CLASSES OF FAULTS. THIS ARTICLE DISCUSSES THE MAIN TRENDS AND CHALLENGES IN CIRCUIT RELIABILITY, AND EXPLAINS EVOLVING TECHNIQUES FOR DEALING WITH THEM.
C1 Intel Corp, Hillsboro, OR 97124 USA.
C3 Intel Corporation
RP Intel Corp, RA1 329,2501 NW 229th Ave, Hillsboro, OR 97124 USA.
EM cristian.constantinescu@intel.com
CR Bolchini C, 2002, INT SYM DEFEC FAU TO, P60, DOI 10.1109/DFTVS.2002.1173502
   CHA HS, 1994, PR IEEE COMP DESIGN, P385, DOI 10.1109/ICCD.1994.331932
   Check MA, 1999, IBM J RES DEV, V43, P671, DOI 10.1147/rd.435.0671
   Civera P, 2002, INT SYM DEFEC FAU TO, P31, DOI 10.1109/DFTVS.2002.1173499
   Constantinescu C, 2003, IEEE T RELIAB, V52, P53, DOI 10.1109/TR.2002.805785
   Hareland S, 2001, 2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P73, DOI 10.1109/VLSIT.2001.934953
   MAAMAR A, 1998, P EUR C, V1, P461
   Noda K, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P283, DOI 10.1109/CICC.2000.852667
   Quach N, 2000, IEEE MICRO, V20, P61
   Shivakumar P, 2000, P INT C DEP SYST NET, P389
   Stathis J. H., 2001, IEEE Transactions on Device and Materials Reliability, V1, P43, DOI 10.1109/7298.946459
   Vijaykumar TN, 2002, CONF PROC INT SYMP C, P87, DOI 10.1109/ISCA.2002.1003565
   Wada Y., 1998, 1998 IEEE International SOI Conference Proceedings (Cat No.98CH36199), P127, DOI 10.1109/SOI.1998.723144
   WALKER MG, 1920, IEEE SPECTRUM, V27, P65
NR 14
TC 363
Z9 410
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2003
VL 23
IS 4
BP 14
EP 19
DI 10.1109/MM.2003.1225959
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 715NP
UT WOS:000184978900008
DA 2024-07-18
ER

PT J
AU Eeckhout, L
AF Eeckhout, Lieven
TI Kaya for Computer Architects: Toward Sustainable Computer Systems
SO IEEE MICRO
LA English
DT Article
DE Carbon dioxide; Economic indicators; Carbon footprint; Statistics;
   Social factors; Manufacturing; Sustainable development; sustainability;
   computer systems; Kaya identity; Jevons' paradox
AB This article reformulates the well-known Kaya identity to understand computer systems' impact on sustainability and its total carbon footprint. By making a distinction between embodied and operational carbon emissions, we are able to understand 1) how the global carbon footprint of computing is likely to scale in the future, and 2) what we, as computer architects, can do to reduce the environmental impact of computing. We conclude that computer architects should first and foremost design smaller chips; reducing lifetime energy consumption is of secondary importance, yet still significant.
C1 [Eeckhout, Lieven] Univ Ghent, B-9000 Ghent, Belgium.
C3 Ghent University
RP Eeckhout, L (corresponding author), Univ Ghent, B-9000 Ghent, Belgium.
EM lieven.eeckhout@ugent.be
FU European Research Council (ERC) [741097]; European Research Council
   (ERC) [741097] Funding Source: European Research Council (ERC)
FX The author would like to thank David Bol and the anonymous reviewers for
   their thoughtful and valuable feedback. This work was supported by the
   European Research Council (ERC) under Advanced Grant 741097.
CR Bardon MG, 2020, INT EL DEVICES MEET, DOI 10.1109/IEDM13553.2020.9372004
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Bohr MT, 2017, IEEE MICRO, V37, P20, DOI 10.1109/MM.2017.4241347
   Bol D, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P19
   de Vries DK, 2005, IEEE T SEMICONDUCT M, V18, P136, DOI 10.1109/TSM.2004.836656
   European Environment Agency, 2020, GREENHOUSE GAS EMISS
   Freitag C, 2021, PATTERNS, V2, DOI 10.1016/j.patter.2021.100340
   Gupta U, 2021, INT S HIGH PERF COMP, P854, DOI 10.1109/HPCA51647.2021.00076
   Horiguchi Naoto, 2021, EE TIMES
   Kogge P., 2008, EXASCALE COMPUTING S
   Lin P., 2020, TSMC Becomes the World's First Semiconductor Company to Join RE100, Committed to 100% Renewable Energy Usage
   McClean B., 2021, IC INSIGHTS
   Ritchie H, 2017, Meat and Dairy Production Our World in Data Online, DOI DOI 10.1088/1748-9326/AA6CD5
   Su L., 2019, PROC KEYNOTE HOT CHI
   United Nations Climate Change, 2019, Cut Global Emissions by 7.6 Percent Every Year for Next Decade to Meet 1.5C Paris Target-UN Report
NR 15
TC 3
Z9 4
U1 8
U2 17
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2023
VL 43
IS 1
BP 9
EP 18
DI 10.1109/MM.2022.3218034
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8R9FX
UT WOS:000928193400004
OA Green Published
DA 2024-07-18
ER

PT J
AU Safa, A
   Van Assche, J
   Alea, MD
   Catthoor, F
   Gielen, GGE
AF Safa, Ali
   Van Assche, Jonah
   Alea, Mark Daniel
   Catthoor, Francky
   Gielen, Georges G. E.
TI Neuromorphic Near-Sensor Computing: From Event-Based Sensing to Edge
   Learning
SO IEEE MICRO
LA English
DT Article
DE Neurons; Neuromorphics; Encoding; Sensors; Cameras; System-on-chip;
   Power demand; Low power electronics; Event detection; Edge computing
AB Neuromorphic near-sensor computing has recently emerged as a low-power and low-memory paradigm for the design of artificial intelligence (AI)-enabled IoT devices working at the extreme edge. Compared to conventional sensing and learning techniques, neuromorphic sampling, and processing reduces data bandwidth requirements, induces large savings on power and area consumption, and enables online learning and adaptation. In this article, we discuss recent studies made in the design of event-based sampling and learning circuits. We show that our event-based sampling methods outperform conventional techniques in terms of power consumption. We also show that our spiking neural network (SNN), learning through spike-timing-dependent plasticity (STDP), outperforms the state-of-the-art SNN-STDP systems in terms of inference accuracy while being orders of magnitude more power efficient than conventional deep-learning systems. We hope that the opportunities discussed in this summary article will inspire future research.
C1 [Safa, Ali; Catthoor, Francky; Gielen, Georges G. E.] IMEC, B-3001 Leuven, Belgium.
   [Safa, Ali; Catthoor, Francky; Gielen, Georges G. E.] Katholieke Univ Leuven, B-3001 Leuven, Belgium.
   [Van Assche, Jonah; Alea, Mark Daniel] Katholieke Univ Leuven, B-3000 Leuven, Belgium.
C3 IMEC; KU Leuven; KU Leuven
RP Safa, A (corresponding author), IMEC, B-3001 Leuven, Belgium.; Safa, A (corresponding author), Katholieke Univ Leuven, B-3001 Leuven, Belgium.
RI Gielen, Georges GE/A-6725-2018
OI Van Assche, Jonah/0000-0001-9782-0184; Safa, Ali/0000-0001-5768-8633;
   Alea, Mark Daniel/0000-0002-2184-4777
FU Flemish Government; INTUITIVE-EU Horizon 2020 project [861166]; KUL
   internal grant "Time is money"
FX The authors would like to thank Yuming He for kindly lending the
   diagrams in Figure 3, as well as Lars Keuninckx and Ilja Ocket for
   useful discussions. This research received funding from the Flemish
   Government under the "Onderzoeksprogramma Artifici_ele Intelligentie
   (AI) Vlaanderen" program, the INTUITIVE-EU Horizon 2020 project under
   Grant 861166 and the KUL internal grant "Time is money."
CR Amir A, 2017, PROC CVPR IEEE, P7388, DOI 10.1109/CVPR.2017.781
   Cartiglia M., 2022, ARXIV
   George AM, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9206681
   He Y, 2021, 2021 INT C ELECT MAT, P1
   Liu QH, 2020, IEEE T NEUR NET LEAR, V31, P5300, DOI 10.1109/TNNLS.2020.2966058
   Liu SC, 2015, EVENT-BASED NEUROMORPHIC SYSTEMS, P1, DOI 10.1002/9781118927601
   Park J, 2019, ISSCC DIG TECH PAP I, V62, P140, DOI 10.1109/ISSCC.2019.8662398
   Qiao N, 2015, FRONT NEUROSCI-SWITZ, V9, DOI 10.3389/fnins.2015.00141
   Ramesh B, 2020, IEEE T PATTERN ANAL, V42, P2767, DOI 10.1109/TPAMI.2019.2919301
   Safa A, 2022, Arxiv, DOI arXiv:2111.00791
   Sironi A, 2018, PROC CVPR IEEE, P1731, DOI 10.1109/CVPR.2018.00186
   Süzen AA, 2020, 2ND INTERNATIONAL CONGRESS ON HUMAN-COMPUTER INTERACTION, OPTIMIZATION AND ROBOTIC APPLICATIONS (HORA 2020), P179, DOI 10.1109/hora49412.2020.9152915
   Van Assche J, 2020, IEEE T BIOMED CIRC S, V14, P746, DOI 10.1109/TBCAS.2020.3009027
   Zhang TL, 2021, SCI ADV, V7, DOI 10.1126/sciadv.abh0146
   Zhong Y, 2021, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS51556.2021.9401194
   Zhou FC, 2020, NAT ELECTRON, V3, P664, DOI 10.1038/s41928-020-00501-9
NR 16
TC 7
Z9 7
U1 1
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 88
EP 95
DI 10.1109/MM.2022.3195634
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600020
DA 2024-07-18
ER

PT J
AU Liu, HIC
   Brehler, M
   Ravishankar, M
   Vasilache, N
   Vanik, B
   Laurenzo, S
AF Liu, Hsin-I Cindy
   Brehler, Marius
   Ravishankar, Mahesh
   Vasilache, Nicolas
   Vanik, Ben
   Laurenzo, Stella
TI TinyIREE: An ML Execution Environment for Embedded Systems From
   Compilation to Deployment
SO IEEE MICRO
LA English
DT Article
AB Machine learning model deployment for training and execution has been an important topic for industry and academic research in the last decade. Much of the attention has been focused on developing specific toolchains to support acceleration hardware. In this article, we present Intermediate Representation Execution Environment (IREE), a unified compiler and runtime stack with the explicit goal to scale downmachine learning programs to the smallest footprints for mobile and edge devices, while maintaining the ability to scale up to larger deployment targets. IREE adopts a compiler-based approach and optimizes for heterogeneous hardware accelerators through the use of the Multi-Level IR (MLIR) compiler infrastructure, which provides the means to quickly design and implement multilevel compiler intermediate representations (IR). More specifically, this article is focused on TinyIREE, which is a set of deployment options in IREE that accommodate the limited memory and computation resources in embedded systems and bare-metal platforms, while also demonstrating IREE's intuitive workflow that generates workloads for different ISA extensions and application binary interface (ABIs) through LLVM.
C1 [Liu, Hsin-I Cindy] Google, Mountain View, CA 94043 USA.
   [Brehler, Marius] Fraunhofer IML, D-44227 Dortmund, Germany.
   [Ravishankar, Mahesh; Vanik, Ben; Laurenzo, Stella] Google, Seattle, WA 98103 USA.
   [Vasilache, Nicolas] Google, CH-8002 Zurich, Switzerland.
C3 Google Incorporated; Google Incorporated; Google Incorporated
RP Liu, HIC (corresponding author), Google, Mountain View, CA 94043 USA.
EM hcindyl@google.com; marius.brehler@iml.fraunhofer.de;
   ravishankarm@google.com; ntv@google.com; benvanik@google.com;
   laurenzo@google.com
OI Liu, Hsin-I/0000-0003-3003-8416; Vanik, Ben/0000-0003-2404-0501;
   Brehler, Marius/0000-0002-5903-8084
FU German Federal Ministry of Education and Research (BMBF) [01IS19060A];
   Competence Center Machine Learning Rhine-Ruhr (ML2R) [01IS18038B]
FX The work ofM. Brehler was supported by the German Federal Ministry of
   Education and Research (BMBF) as part of the AIA project under Grant
   01IS19060A and the Competence Center Machine Learning Rhine-Ruhr (ML2R)
   under Grant 01IS18038B.
CR Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Lattner C, 2021, INT SYM CODE GENER, P2, DOI 10.1109/CGO51591.2021.9370308
   mlplatform, US
   Rotem N, 2019, Arxiv, DOI arXiv:1805.00907
   Sandler M, 2019, Arxiv, DOI arXiv:1801.04381
   tensorflow, US
   Vasilache N, 2022, Arxiv, DOI arXiv:2202.03293
   Warden P., 2019, TinyML
NR 8
TC 5
Z9 5
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 9
EP 16
DI 10.1109/MM.2022.3178068
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200003
OA hybrid, Green Submitted
DA 2024-07-18
ER

PT J
AU Gass, W
AF Gass, Wanda
TI Early History of Texas Instrument's Digital Signal Processor
SO IEEE MICRO
LA English
DT Article
C1 [Gass, Wanda] Texas Instuments, Dallas, TX 75243 USA.
EM gass@designconnectcreate.org
OI Gass, Wanda/0000-0002-0819-8635
CR Caudel E. R., 1982, Proceedings of ICASSP 82. IEEE International Conference on Acoustics, Speech and Signal Processing, P1065
   CRAGON HG, 1980, COMPUTER, V13, P27, DOI 10.1109/MC.1980.1653373
   MAGAR SS, 1982, ISSCC DIG TECH PAP I, V25, P32
   Rajasekaran P. K., 1983, Proceedings of ICASSP 83. IEEE International Conference on Acoustics, Speech and Signal Processing, P753
   Rhines W. C., 2017, IEEE SPECTR 0622
NR 5
TC 1
Z9 1
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 129
EP 130
DI 10.1109/MM.2021.3113541
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100022
DA 2024-07-18
ER

PT J
AU Byun, I
   Min, D
   Lee, G
   Na, S
   Kim, J
AF Byun, Ilkwon
   Min, Dongmoon
   Lee, Gyuhyeon
   Na, Seongmin
   Kim, Jangwoo
TI A Next-Generation Cryogenic Processor Architecture
SO IEEE MICRO
LA English
DT Article
AB Cryogenic computing can achieve high performance and power efficiency by dramatically reducing the device's leakage power and wire resistance at low temperatures. Recent advances in cryogenic computing focus on developing cryogenic-optimal cache and memory devices to overcome memory capacity, latency, and power walls. However, little research has been conducted to develop a cryogenic-optimal core architecture even with its high potentials in performance, power, and area efficiency. In this article, we first develop CryoCore-Model, a cryogenic processor modeling framework that can accurately estimate the maximum clock frequency of processor models running at 77 K. Next, driven by the modeling tool, we design CryoCore, a 77 K-optimal core microarchitecture to maximize the core's performance and area efficiency while minimizing the cooling cost. The proposed cryogenic processor architecture, in this article, achieves the large performance improvement and power reduction and, thus, contributes to the future of high-performance and power-efficient computer systems.
C1 [Byun, Ilkwon; Min, Dongmoon; Lee, Gyuhyeon; Na, Seongmin; Kim, Jangwoo] Seoul Natl Univ, Dept Elect Comp Engn, Seoul 08826, South Korea.
C3 Seoul National University (SNU)
RP Byun, I (corresponding author), Seoul Natl Univ, Dept Elect Comp Engn, Seoul 08826, South Korea.
EM ik.byun@snu.ac.kr; dongmoon.min@snu.ac.kr; guhylee@snu.ac.kr;
   seongmin.na@snu.ac.kr; jangwoo@snu.ac.kr
OI Byun, Ilkwon/0000-0003-3104-7437; Min, Dongmoon/0000-0002-4503-0823
FU Samsung Electronics; SK Hynix; National Research Foundation of Korea
   (NRF) - Korean Government [NRF-2019R1A5A1027055]; NRF-2019-Global Ph.D.
   Fellowship Program [NRF-2021R1A2C3014131]; Institute of Information &
   Communications Technology Planning & Evaluation - Korean Government
   [1711080972]; Creative Pioneering Researchers Program through Seoul
   National University; Automation and Systems Research Institute (ASRI) at
   Seoul National University; Inter-university Semiconductor Research
   Center at Seoul National University
FX This work was supported in part by the Samsung Electronics, SK Hynix,
   National Research Foundation of Korea (NRF) funded by the Korean
   Government under Grant NRF-2019R1A5A1027055, NRF-2019-Global Ph.D.
   Fellowship Program, and Grant NRF-2021R1A2C3014131; in part by the
   Institute of Information & Communications Technology Planning &
   Evaluation funded by the Korean Government under Grant 1711080972; in
   part by the Creative Pioneering Researchers Program through Seoul
   National University; and in part by the Automation and Systems Research
   Institute (ASRI) and Inter-university Semiconductor Research Center at
   Seoul National University. Ilkwon Byun and Dongmoon Min contributed
   equally to this work.
CR [Anonymous], 2019, SYN DC ULTR
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Byun I, 2020, ANN I S COM, P335, DOI 10.1109/ISCA45697.2020.00037
   Celio C., 2015, Tech. Rep. UCB/EECS-2015-167
   Hu CK, 2018, INT RELIAB PHY SYM
   Iwasa Y., 2009, CASE STUDIES SUPERCO
   Lee GH, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P774, DOI 10.1145/3307650.3322219
   MATULA RA, 1979, J PHYS CHEM REF DATA, V8, P1147, DOI 10.1063/1.555614
   Min D, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P449, DOI 10.1145/3373376.3378513
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Steinhögl W, 2005, J APPL PHYS, V97, DOI 10.1063/1.1834982
NR 12
TC 8
Z9 8
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 80
EP 86
DI 10.1109/MM.2021.3070133
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800012
DA 2024-07-18
ER

PT J
AU Wu, D
   Li, JJ
   Yin, RK
   Kim, Y
   San Miguel, J
   Hsiao, H
AF Wu, Di
   Li, Jingjie
   Yin, Ruokai
   Kim, Younghyun
   San Miguel, Joshua
   Hsiao, Hsuan
TI uGEMM: Unary Computing for GEMM Applications
SO IEEE MICRO
LA English
DT Article
AB General matrix multiplication (GEMM) is pervasive in various domains, such as signal processing, computer vision, and machine learning. Conventional binary architectures for GEMM exhibit poor scalability in area and energy efficiency, due to the spatial nature of number representation and computing. On the contrary, unary computing processes data in temporal domain with extremely simple logic. However, to date, there rarely exist efficient architectures for unary GEMM. In this work, we first present uGEMM, a hardware-efficient unary GEMM architecture enabled by universally compatible arithmetic units, which simultaneously achieves input-insensitivity and high output accuracy. Next, we demonstrate that the proposed uGEMM can reliably early terminate the computation and offers dynamic energy-accuracy scaling for real-world applications via an accuracy-aware metric. Finally, to propel the future research for unary computing, we open source our unary computing simulator, UnarySim.
C1 [Wu, Di; Li, Jingjie] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
   [Yin, Ruokai; San Miguel, Joshua] Univ Wisconsin, Madison, WI 53706 USA.
   [Kim, Younghyun] Univ Wisconsin, Elect & Comp Engn, Madison, WI 53706 USA.
   [Hsiao, Hsuan] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON M5S 1A1, Canada.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Toronto
RP Wu, D (corresponding author), Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
EM di.wu@ece.wisc.edu; jingjie.li@wisc.edu; ryin25@wisc.edu;
   younghyun.kim@wisc.edu; jsanmiguel@wisc.edu;
   julie.hsiao@mail.utoronto.ca
RI Yin, Ruokai/GQB-5413-2022; wu, di/IYS-9217-2023
OI Li, Jingjie/0000-0001-6611-7496; Yin, Ruokai/0000-0002-7550-0638; San
   Miguel, Joshua/0000-0002-6886-7183
CR Alaghi A, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P39, DOI 10.1109/ICCD.2013.6657023
   [Anonymous], 2017, P DES AUT C DAC AUST
   Daruwalla K, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3364999
   Gaines B. R., 1969, Advances in Information Systems Science, P37, DOI 10.1007/978-1-4899-5841-9_2
   Jenson D, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2966988
   Lee VT, 2018, IEEE T COMPUT AID D, V37, P2277, DOI 10.1109/TCAD.2018.2858338
   Madhavan A, 2014, CONF PROC INT SYMP C, P517, DOI 10.1109/ISCA.2014.6853226
   Najafi MH, 2019, IEEE T VLSI SYST, V27, P2925, DOI 10.1109/TVLSI.2019.2929354
   Wu D, 2021, ASIA S PACIF DES AUT, P254, DOI 10.1145/3394885.3431549
   Wu D, 2020, ANN I S COM, P377, DOI 10.1109/ISCA45697.2020.00040
   Wu D, 2019, IEEE IJCNN
   Wu Di., UnarySim
NR 12
TC 4
Z9 5
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 50
EP 56
DI 10.1109/MM.2021.3065369
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800008
DA 2024-07-18
ER

PT J
AU Sugumar, R
   Shah, M
   Ramirez, R
AF Sugumar, Rabin
   Shah, Mehul
   Ramirez, Ricardo
TI Marvell ThunderX3: Next-Generation Arm-Based Server Processor
SO IEEE MICRO
LA English
DT Article
AB Marvell ThunderX3 is the third-generation Arm-based server processor from Marvell. This article describes the architecture of ThunderX3, going into details of core microarchitecture. ThunderX3 is distinctive among mainstream processors in supporting four SMT threads. The article describes the threading microarchitecture of ThunderX3 and highlights threading benefits. The article also touches on the on-chip interconnect and L3-cache and the power management subsystem. Initial benchmark results from silicon show 30%thorn single thread and up to 3X socket level performance gains over the prior generation resulting in industry-leading single thread and socket level performance.
C1 [Sugumar, Rabin; Shah, Mehul; Ramirez, Ricardo] Marvell Semicond Inc, Sunnyvale, CA 94089 USA.
C3 Marvell Technology Group
RP Sugumar, R (corresponding author), Marvell Semicond Inc, Sunnyvale, CA 94089 USA.
RI Ramirez-Mendoza, Ricardo A./I-4584-2015
OI Ramirez-Mendoza, Ricardo A./0000-0002-5122-507X; Sugumar,
   Rabin/0000-0002-5561-0987
CR Arm Developer, 2019, UNDERSTANDING ARMV8
NR 1
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 15
EP 20
DI 10.1109/MM.2021.3055451
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200004
DA 2024-07-18
ER

PT J
AU Zaruba, F
   Schuiki, F
   Benini, L
AF Zaruba, Florian
   Schuiki, Fabian
   Benini, Luca
TI Manticore: A 4096-Core RISC-V Chiplet Architecture for Ultraefficient
   Floating-Point Computing
SO IEEE MICRO
LA English
DT Article
AB Data-parallel problems demand ever growing floating-point (FP) operations per second under tight area- and energy-efficiency constraints. In this work, we present Manticore, a general-purpose, ultraefficient chiplet-based architecture for dataparallel FP workloads. We have manufactured a prototype of the chiplet's computational core in Globalfoundries 22FDX process and demonstrate more than 5x improvement in energy efficiency on FP intensive workloads compared to CPUs and GPUs. The compute capability at high energy and area efficiency is provided in "Snitch: A tiny pseudo dual-issue processor for area and energy efficient execution of floatingpoint intensive workloads," IEEE Trans. Comput., containing eight small integer cores, each controlling a large floating-point unit (FPU). The core supports two custom ISA extensions: The SSRs extension elides explicit load and store instructions by encoding them as register reads and writes ("Stream semantic registers: A lightweight RISC-V ISA extension achieving full compute utilization in single-issue cores," IEEE Trans. Comput.). The floating-point repetition extension decouples the integer core from the FPU allowing floating-point instructions to be issued independently. These two extensions allow the single-issue core to minimize its instruction fetch bandwidth and saturate the instruction bandwidth of the FPU, achieving FPU utilization above 90%, with more than 40% of core area dedicated to the FPU.
C1 [Zaruba, Florian; Schuiki, Fabian; Benini, Luca] Swiss Fed Inst Technol, Integrated Syst Lab, CH-8092 Zurich, Switzerland.
   [Benini, Luca] Univ Bologna, Dept Elect Elect & Informat Engn, I-40126 Bologna, Italy.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; University of
   Bologna
RP Zaruba, F (corresponding author), Swiss Fed Inst Technol, Integrated Syst Lab, CH-8092 Zurich, Switzerland.
EM zarubaf@iis.ee.ethz.ch; fschuiki@iis.ee.ethz.ch; lbenini@iis.ee.ethz.ch
RI Schuiki, Fabian/IUQ-8442-2023
OI Schuiki, Fabian/0000-0002-9923-5031; Zaruba,
   Florian/0000-0002-8194-6521; BENINI, LUCA/0000-0001-8068-3806
FU European Union [826647, 732631]
FX This work was supported by the European Union's H2020 program under
   Grant 826647 (European Processor Initiative-EPI) and Grant 732631 (Open
   Transprecision Computing -"OPRECOMP").
CR Christy R., 2020, P IEEE INT C SOL STA
   Davidson S, 2018, IEEE MICRO, V38, P30, DOI 10.1109/MM.2018.022071133
   Jouppi N. P., 2020, COMMUN
   Nvidia, 2020, NVIDIA AMP GA102 GPU
   Schuiki F., IEEE T COMPUT
   Takamoto A, 2018, INT CONF KNOWL SMART, P30, DOI 10.1109/KST.2018.8426087
   Vivet P., 2020, P IEEE INT C SOL STA
   Yang A., 2019, P S HIGH PERFORMANCE, V31
   Zaruba F., IEEE T COMPUT
   Zaruba F, 2019, IEEE T VLSI SYST, V27, P2629, DOI 10.1109/TVLSI.2019.2926114
NR 10
TC 22
Z9 23
U1 2
U2 20
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 36
EP 42
DI 10.1109/MM.2020.3045564
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mahdiani, H
   Khadem, A
   Ghanbari, A
   Modarressi, M
   Fattahi-Bayat, F
   Daneshtalab, M
AF Mahdiani, Hoda
   Khadem, Alireza
   Ghanbari, Azam
   Modarressi, Mehdi
   Fattahi-Bayat, Farima
   Daneshtalab, Masoud
TI ΔNN: Power-Efficient Neural Network Acceleration Using Differential
   Weights
SO IEEE MICRO
LA English
DT Article
AB The enormous and ever-increasing complexity of state-of-the-art neural networks has impeded the deployment of deep learning on resource-limited embedded and mobile devices. To reduce the complexity of neural networks, this article presents Delta NN, a power-efficient architecture that leverages a combination of the approximate value locality of neuron weights and algorithmic structure of neural networks. Delta NN keeps each weight as its difference (Delta) to the nearest smaller weight: each weight reuses the calculations of the smaller weight, followed by a calculation on the Delta value to make up the difference. We also round up/down the Delta to the closest power of two numbers to further reduce complexity. The experimental results show that Delta NN boosts the average performance by 14%-37% and reduces the average power consumption by 17%-49% over some state-of-the-art neural network designs.
C1 [Mahdiani, Hoda; Ghanbari, Azam] Univ Tehran, Dept Elect & Comp Engn, Comp Engn, Tehran, Iran.
   [Khadem, Alireza; Fattahi-Bayat, Farima] Univ Tehran, Tehran, Iran.
   [Modarressi, Mehdi] Univ Tehran, Coll Engn, Dept Elect & Comp Engn, Tehran, Iran.
   [Daneshtalab, Masoud] Malardalen Univ, Vasteras, Sweden.
C3 University of Tehran; University of Tehran; University of Tehran;
   Malardalen University
RP Mahdiani, H (corresponding author), Univ Tehran, Dept Elect & Comp Engn, Comp Engn, Tehran, Iran.
EM hoda.mahdiani@ut.ac.ir; arkhadem@umich.edu; azam.ghanbari@ut.ac.ir;
   modarressi@ut.ac.ir; farima.fatahi@ut.ac.ir; masoud.daneshtalab@mdh.se
OI Daneshtalab, Masoud/0000-0001-6289-1521
FU Initiation Grant Program of Swedish Foundation for International
   Cooperation in Research and Higher Education (STINT)
FX This work was supported by The Initiation Grant Program of Swedish
   Foundation for International Cooperation in Research and Higher
   Education (STINT).
CR Akhlaghi V, 2018, CONF PROC INT SYMP C, P662, DOI 10.1109/ISCA.2018.00061
   Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   [Anonymous], 2017, PROC INT C LEARN REP
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Du ZD, 2015, IEEE T COMPUT AID D, V34, P1223, DOI 10.1109/TCAD.2015.2419628
   Hegde K, 2018, CONF PROC INT SYMP C, P674, DOI 10.1109/ISCA.2018.00062
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Mahmoud M, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P134, DOI 10.1109/MICRO.2018.00020
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Tu FB, 2017, IEEE T VLSI SYST, V25, P2220, DOI 10.1109/TVLSI.2017.2688340
   Yasoubi A, 2017, IEEE COMPUT ARCHIT L, V16, P72, DOI 10.1109/LCA.2016.2521654
NR 11
TC 7
Z9 7
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 67
EP 74
DI 10.1109/MM.2019.2948345
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000010
DA 2024-07-18
ER

PT J
AU Pal, S
   Ebrahimi, E
   Zulfiqar, A
   Fu, YS
   Zhang, V
   Migacz, S
   Nellans, D
   Gupta, P
AF Pal, Saptadeep
   Ebrahimi, Eiman
   Zulfiqar, Arslan
   Fu, Yaosheng
   Zhang, Victor
   Migacz, Szymon
   Nellans, David
   Gupta, Puneet
TI Optimizing Multi-GPU Parallelization Strategies for Deep Learning
   Training
SO IEEE MICRO
LA English
DT Article
AB Deploying deep learning (DL) models across multiple compute devices to train large and complex models continues to grow in importance because of the demand for faster and more frequent training. Data parallelism (DP) is the most widely used parallelization strategy, but as the number of devices in data parallel training grows, so does the communication overhead between devices. Additionally, a larger aggregate batch size per step leads to statistical efficiency loss, i.e., a larger number of epochs are required to converge to a desired accuracy. These factors affect overall training time and beyond a certain number of devices, the speedup from DP scales poorly. This work explores hybrid parallelization, where each data parallel worker comprises more than one device to accelerate each training step by exploiting model parallelism. We show that at scale, hybrid training will be more effective at minimizing end-to-end training time than exploiting DP alone. We project that, for Inception-V8, GNMT, and BigLSTM, the hybrid strategy provides an end-to-end training speedup of at least 26.5%, 8%, and 22%, respectively, compared to what DP alone can achieve at scale.
C1 [Pal, Saptadeep; Gupta, Puneet] Univ Calif Los Angeles, Dept Elect & Comp Engn, Los Angeles, CA 90095 USA.
   [Ebrahimi, Eiman; Zulfiqar, Arslan; Zhang, Victor; Migacz, Szymon] NVIDIA, Santa Clara, CA USA.
   [Fu, Yaosheng] NVIDIA, Architecture Res Team, Santa Clara, CA USA.
   [Nellans, David] NVIDIA, Syst Architecture Res Grp, Santa Clara, CA USA.
C3 University of California System; University of California Los Angeles;
   Nvidia Corporation; Nvidia Corporation; Nvidia Corporation
RP Pal, S (corresponding author), Univ Calif Los Angeles, Dept Elect & Comp Engn, Los Angeles, CA 90095 USA.
EM saptadeep@ucla.edu; eebrahimi@nvidia.com; azulfiqar@nvidia.com;
   yfu@nvidia.com; viczhang@nvidia.com; smigacz@nvidia.com;
   dnellans@nvidia.com; puneetg@ucla.edu
RI Nuñez, David Lira/M-7602-2016; Pal, Saptadeep/AAI-7624-2021
OI Nuñez, David Lira/0000-0002-2466-2952; Pal,
   Saptadeep/0000-0002-8777-8573; Gupta, Puneet/0000-0002-6188-1134
CR [Anonymous], 2018, ARXIV180603377
   [Anonymous], 2015, COMPUTER SCI
   [Anonymous], 2016, ARXIV PREPRINT ARXIV
   [Anonymous], ARXIV180108030
   [Anonymous], 2017, P NIPS
   [Anonymous], 2016, CORR
   Chen J., 2016, ABS161100129 CORR
   Corrado G., 2012, P 25 INT C NEUR INF, P1223
   Gholami A, 2018, SPAA'18: PROCEEDINGS OF THE 30TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P77, DOI 10.1145/3210377.3210394
   Goyal Priya, 2017, abs/1706.02677
   Huang Yanping, 2018, Advances in Neural Information Processing Systems
   Jia Z., 2018, CORR
   Jozefowicz Rafal, 2016, arXiv preprint arXiv:1602.02410
   Mirhoseini Azalia, 2018, ICLR
   Pal S., 2019, ARXIV190713257
   Wu Yonghui, 2016, P C ASS MACH TRANSL
   Yadan O., 2013, ARXIV13125853
NR 17
TC 35
Z9 38
U1 8
U2 12
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 91
EP 101
DI 10.1109/MM.2019.2935967
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bose, P
   Mukhopadhyay, S
AF Bose, Pradip
   Mukhopadhyay, Saibal
TI Energy Secure System Architectures (ESSA): A Workshop Report
SO IEEE MICRO
LA English
DT Article
ID POWER; MANAGEMENT
C1 [Bose, Pradip] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   [Mukhopadhyay, Saibal] Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 International Business Machines (IBM); University System of Georgia;
   Georgia Institute of Technology
RP Bose, P (corresponding author), IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA.
EM pbose@us.ibm.com; saibal@ece.gatech.edu
OI Bose, Pradip/0000-0002-1380-5671
FU HOST 2019 symposium
FX The ESSA 2019 workshop,<SUP>13</SUP> the proceedings (and anticipated
   impact) of which were summarized in this article, would not have been
   possible without the help of an active and supportive program committee.
   The valuable contributions of our web and publicity chair, David Trilla,
   are to be noted in particular. We are grateful to the organizing
   committee of the HOST 2019 symposium for their support.
CR Bose P, 2012, DES AUT TEST EUROPE, P977
   Floyd M, 2011, IEEE MICRO, V31, P60, DOI 10.1109/MM.2011.29
   Govindavajhala S, 2003, P IEEE S SECUR PRIV, P154, DOI 10.1109/SECPRI.2003.1199334
   Gunther S., 2008, INT DEV FOR SAN FRAN
   Hamann HF, 2007, IEEE J SOLID-ST CIRC, V42, P56, DOI 10.1109/JSSC.2006.885064
   Ju BL, 2011, SPINE J, V11, P1, DOI 10.1016/j.spinee.2010.08.022
   Kim J., 2018, INT S HIGH PERF COMP
   Madan N, 2011, INT S HIGH PERF COMP, P291, DOI 10.1109/HPCA.2011.5749737
   Orosa L., 2019, DATAPLANT IN DRAM SE
   Sasaki H, 2017, IEEE COMPUT ARCHIT L, V16, P60, DOI 10.1109/LCA.2016.2572080
   Tang A, 2018, IEEE MICRO, V38, P98, DOI 10.1109/MM.2018.032271066
   Tang A, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1057
   Vega A, 2018, DES AUT TEST EUROPE, P1652, DOI 10.23919/DATE.2018.8342279
   Webel T., IBM J R D, V59
   Wu Zhenyu., 2011, Proceedings of the 5th USENIX conference on Offensive technologies, WOOT'11, P8
NR 15
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2019
VL 39
IS 4
SI SI
BP 27
EP 34
DI 10.1109/MM.2019.2921508
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IM0XV
UT WOS:000477713900005
OA Bronze
DA 2024-07-18
ER

PT J
AU Nguyen, K
   Lyu, KH
   Meng, XZ
   Sridharan, V
   Jian, X
AF Nguyen, Kate
   Lyu, Kehan
   Meng, Xianze
   Sridharan, Vilas
   Jian, Xun
TI Nonblocking DRAM Refresh
SO IEEE MICRO
LA English
DT Article
AB Since its invention half a century ago, dynamic random access memory (DRAM) has required dynamic refresh operations that block read accesses to refreshing data; this fundamental behavior gave DRAM its name. In contrast, DRAM's close relative-static random access memory (SRAM)-can statically re-enforce charge in the background without blocking read accesses at the cost of more expensive circuit structure. Nonblocking DRAM Refresh blurs this fundamental distinction between DRAM and SRAM at the system level to enable the best of both worlds-allowing read accesses to refreshing data in DRAM while preserving DRAM's low-cost circuit structure.
C1 [Nguyen, Kate] Virginia Tech, Blacksburg, VA 24061 USA.
   [Lyu, Kehan] Duke Univ, Durham, NC USA.
   [Meng, Xianze] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Sridharan, Vilas] AMD Inc, Reliabil Availabil & Serviceabil Architecture Grp, Santa Clara, CA USA.
   [Jian, Xun] Virginia Tech, Comp Sci Dept, Blacksburg, VA USA.
C3 Virginia Polytechnic Institute & State University; Duke University;
   University of California System; University of California San Diego;
   Virginia Polytechnic Institute & State University
RP Nguyen, K (corresponding author), Virginia Tech, Blacksburg, VA 24061 USA.
EM katevy@vt.edu; kehan@vt.edu; xianze@vt.edu; vilas.sridharan@amd.com;
   xunj@vt.edu
OI Jian, Xun/0000-0002-7120-7426
CR [Anonymous], P INT C HIGH PERF CO
   Giridhar B., 2013, P INT C HIGH PERF CO, P1
   JEDEC, 2017, JESD744B JEDEC
   Kim Y, 2014, CONF PROC INT SYMP C, P361, DOI 10.1109/ISCA.2014.6853210
   Kumar A, 2005, 2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, P990
   Liu JM, 2012, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2012.6237001
   M.T. Inc, 2015, SPEED VS LAT WHY CAS
   Patel M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P255, DOI 10.1145/3079856.3080242
   Sampson A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P164
   2015, PROC ACM IEEE 42ND A, P235, DOI DOI 10.1145/2749469.2750408
NR 10
TC 4
Z9 4
U1 3
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 103
EP 109
DI 10.1109/MM.2019.2907486
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700013
DA 2024-07-18
ER

PT J
AU Rupley, J
   Burgess, B
   Grayson, B
   Zuraski, GD
AF Rupley, Jeff
   Burgess, Brad
   Grayson, Brian
   Zuraski, Gerald D., Jr.
TI Samsung M3 Processor
SO IEEE MICRO
LA English
DT Article
AB The M3 Processor is Samsung's third-generation custom microarchitecture. As performance demands continue to grow, major design improvements are required. In this generation, the core is enhanced with a 6-wide microarchitecture, deeper out-of-order resources, and faster instructions. The M3 delivers a new level of performance to the Android eco-system.
C1 [Rupley, Jeff; Burgess, Brad; Grayson, Brian; Zuraski, Gerald D., Jr.] Samsung, Austin, TX 12100 USA.
C3 Samsung
RP Rupley, J (corresponding author), Samsung, Austin, TX 12100 USA.
EM jeff.rupley@samsung.com; b.burgess@samsung.com; b.grayson@samsung.com;
   g.zuraski@samsung.com
CR [Anonymous], P JWAC 4 CHAMP BRANC
   ARM, 2013, ARM ARCH REF MAN ARM
   Burgess B., 2016, 2016 IEEE Hot Chips 28 Symposium (HCS), P1
   Jiménez DA, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P197, DOI 10.1109/HPCA.2001.903263
NR 4
TC 7
Z9 9
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2019
VL 39
IS 2
SI SI
BP 37
EP 44
DI 10.1109/MM.2019.2897556
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP7EG
UT WOS:000461849800006
DA 2024-07-18
ER

PT J
AU Alcaide, S
   Kosmidis, L
   Tabani, H
   Hernandez, C
   Abella, J
   Cazorla, FJ
AF Alcaide, Sergi
   Kosmidis, Leonidas
   Tabani, Hamid
   Hernandez, Carles
   Abella, Jaume
   Cazorla, Francisco J.
TI Safety-Related Challenges and Opportunities for GPUs in the Automotive
   Domain
SO IEEE MICRO
LA English
DT Article
ID PERFORMANCE
AB GPUs have been shown to cover the computing performance needs of autonomous driving (AD) systems.However, since the GPUs used for AD build on designs for the mainstream market, they may lack fundamental properties for correct operation under automotive's safety regulations. In this paper, we analyze some of the main challenges in hardware and software design to embrace GPUs as the reference computing solution for AD, with the emphasis in ISO 26262 functional safety requirement.
C1 [Alcaide, Sergi] Univ Politecn Cataluna, Barcelona, Spain.
   [Alcaide, Sergi; Kosmidis, Leonidas; Tabani, Hamid; Hernandez, Carles; Abella, Jaume] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Cazorla, Francisco J.] Barcelona Supercomp Ctr, CAOS Res Grp, Barcelona, Spain.
   [Cazorla, Francisco J.] IIIA CSIC, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Universitat Politecnica de
   Catalunya; Barcelona Supercomputer Center (BSC-CNS); Universitat
   Politecnica de Catalunya; Barcelona Supercomputer Center (BSC-CNS);
   Consejo Superior de Investigaciones Cientificas (CSIC); CSIC - Instituto
   de Investigacion en Inteligencia Artificial (IIIA)
RP Alcaide, S (corresponding author), Univ Politecn Cataluna, Barcelona, Spain.; Alcaide, S (corresponding author), Barcelona Supercomp Ctr, Barcelona, Spain.
EM salcaide@bsc.es; leonidas.kosmidis@bsc.es; hamid.tabani@bsc.es;
   carles.hernandez@bsc.es; jaume.abella@bsc.es; francisco.cazorla@bsc.es
RI Cazorla, Francisco J/D-7261-2016; Hernandez, Carles/AAB-1614-2020;
   Kosmidis, Leonidas/AAQ-7475-2020; Abella, Jaume/B-7422-2016
OI Hernandez, Carles/0000-0001-5393-3195; Kosmidis,
   Leonidas/0000-0001-9751-1058; Alcaide, Sergi/0000-0001-8561-7795;
   Abella, Jaume/0000-0001-7951-4028
FU European Research Council (ERC) under the European Union [772773];
   Spanish Ministry of Science and Innovation [TIN2015-65316-P]; HiPEAC
   Network of Excellence; Ministry of Economy and Competitiveness
   [RYC-2013-14717]; Spanish Ministry of Economy and Competitiveness
   [TIN2014-60404-JIN]; FEDER funds [TIN2014-60404-JIN]
FX Authors would like to thank Guillem Bernat from Rapita Systems for his
   technical feedback on this work. The research leading to this work has
   received funding from the European Research Council (ERC) under the
   European Union's Horizon 2020 research and innovation programme (Grant
   agreement no. 772773). This work has also been partially supported by
   the Spanish Ministry of Science and Innovation under Grant
   TIN2015-65316-P and the HiPEAC Network of Excellence. Jaume Abella has
   been partially supported by the Ministry of Economy and Competitiveness
   under Ramon y Cajal postdoctoral fellowship number RYC-2013-14717.
   Carles Hernandez is jointly funded by the Spanish Ministry of Economy
   and Competitiveness and FEDER funds through Grant TIN2014-60404-JIN.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2011, 26262 ISODIS
   Betts A, 2013, EUROMICRO, P193, DOI 10.1109/ECRTS.2013.29
   Cazorla FJ, 2018, IEEE DES TEST, V35, P48, DOI 10.1109/MDAT.2017.2766558
   Kerr Andrew., 2017, CUTLASS: Fast linear algebra in CUDA C++
   Lin SC, 2018, ACM SIGPLAN NOTICES, V53, P751, DOI [10.1145/3173162.3173191, 10.1145/3296957.3173191]
   Mezzetti E, 2018, IEEE MICRO, V38, P56, DOI 10.1109/MM.2018.112130235
   Rapita Sytems Ltd, RAPICOVER
   Trompouki M. M., 2018, P 55 ANN AUT C, P1
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Zander J., 2017, P AUT VEH MACH C
NR 11
TC 22
Z9 22
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2018
VL 38
IS 6
BP 46
EP 55
DI 10.1109/MM.2018.2873870
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HF3CF
UT WOS:000454112400007
OA Green Published
DA 2024-07-18
ER

PT J
AU Gan, L
   Fu, HH
   Luk, W
   Yang, C
   Xue, W
   Yang, GW
AF Gan, Lin
   Fu, Haohuan
   Luk, Wayne
   Yang, Chao
   Xue, Wei
   Yang, Guangwen
TI Solving Mesoscale Atmospheric Dynamics Using a Reconfigurable Dataflow
   Architecture
SO IEEE MICRO
LA English
DT Article
ID STENCIL COMPUTATION
AB This article presents an efficient dataflow methodology for solving Euler atmospheric dynamic equations. The authors map a complex Euler stencil kernel into a single field-programmable gate array chip and develop a long streaming pipeline that can perform 956 mixed-precision operations per cycle. Their dataflow design outperforms traditional multicore and many-core counterparts in both time to solution and energy to solution.
C1 [Gan, Lin; Xue, Wei; Yang, Guangwen] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China.
   [Fu, Haohuan] Tsinghua Univ, Minist Educ, Key Lab Earth Syst Modeling, Beijing, Peoples R China.
   [Fu, Haohuan] Tsinghua Univ, Dept Earth Syst Sci, Beijing, Peoples R China.
   [Luk, Wayne] Imperial Coll London, Comp Engn, London, England.
   [Yang, Chao] Chinese Acad Sci, Lab Parallel Software & Computat Sci, Inst Software, Beijing, Peoples R China.
C3 Tsinghua University; Tsinghua University; Tsinghua University; Imperial
   College London; Chinese Academy of Sciences; Institute of Software, CAS
RP Gan, L (corresponding author), Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China.
EM lingan@tsinghua.edu.cn; haohuan@tsinghua.edu.cn; w.luk@imperial.ac.uk;
   yangchao@iscas.ac.cn; xuewei@tsinghua.edu.cn; ygw@tsinghua.edu.cn
RI Gan, Lin/Y-9867-2019
OI Gan, Lin/0000-0001-7518-2759
FU National Key R&D Program of China [016YFA0602200, 2016YFA0602103];
   National Natural Science Foundation of China [41374113, 91530323];
   National High-Tech R&D (863) Program of China [2015AA01A302]; China
   Postdoctoral Science Foundation [2016M601031]; Tsinghua University
   Initiative Scientific Research Program [20131089356]; Major Science and
   Technology Foundation Program of Ministry of Education; China Special
   Fund for Meteorological Research [GYHY201306062]; Key Laboratory of Data
   Analysis and Application of State Oceanic Administration of China;
   European Union Horizon Research and Innovation Programme [671653]; UK
   EPSRC [EP/I012036/1, EP/L00058X/1, EP/L016796/1, EP/N031768/1]; Maxeler
   University Programme; Intel Programmable Solutions Group; EPSRC
   [EP/I012036/1, EP/P010040/1] Funding Source: UKRI
FX This work was supported in part by the National Key R&D Program of China
   (grant nos. 2016YFA0602200 and 2016YFA0602103), the National Natural
   Science Foundation of China (grant nos. 41374113 and 91530323), the
   National High-Tech R&D (863) Program of China (grant no. 2015AA01A302),
   China Postdoctoral Science Foundation (grant no. 2016M601031), Tsinghua
   University Initiative Scientific Research Program (grant no.
   20131089356), Major Science and Technology Foundation Program of
   Ministry of Education (special support for NSCC-Guangzhou, Sun Yat-sen
   University), China Special Fund for Meteorological Research in the
   Public Interest (grant no. GYHY201306062), Key Laboratory of Data
   Analysis and Application of State Oceanic Administration of China, the
   European Union Horizon 2020 Research and Innovation Programme (grant no.
   671653), the UK EPSRC (EP/I012036/1, EP/L00058X/1, EP/L016796/1, and
   EP/N031768/1), the Maxeler University Programme, and the Intel
   Programmable Solutions Group.
CR Esmaeilzadeh H., 2016, Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   Fu HH, 2016, SCI CHINA INFORM SCI, V59, DOI 10.1007/s11432-016-5588-7
   Gan L., 2014, P 2014 POW SYST COMP, P1, DOI DOI 10.1109/PSCC.2014.7038399
   Okina K., 2016, ACM SIGARCH Computer Architecture News, V43, P9
   Oriato D, 2012, S APP ACC HIGH-PERF, P129, DOI 10.1109/SAAHPC.2012.8
   Pell O, 2012, COMPUT SCI ENG, V14, P98, DOI 10.1109/MCSE.2012.78
   Sano K, 2014, IEEE T PARALL DISTR, V25, P695, DOI 10.1109/TPDS.2013.51
   Smith M.C., 2005, 19th IEEE International Parallel and Distributed Processing Symposium, p157b, DOI [DOI 10.1109/IPDPS.2005.75, 10.1109/IPDPS.2005.75]
   Waidyasooriya HM, 2017, IEEE T PARALL DISTR, V28, P1390, DOI 10.1109/TPDS.2016.2614981
   Xinyu Niu, 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P173, DOI 10.1109/FPL.2012.6339257
   Yang C, 2016, P INT C HIGH PERF CO, P6
   Yang C, 2014, SIAM J SCI COMPUT, V36, pS23, DOI 10.1137/130919167
NR 12
TC 8
Z9 8
U1 1
U2 14
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2017
VL 37
IS 4
BP 40
EP 50
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH3CS
UT WOS:000411022900006
DA 2024-07-18
ER

PT J
AU Di Girolamo, S
   Jolivet, P
   Underwood, KD
   Hoefler, T
AF Di Girolamo, Salvatore
   Jolivet, Pierre
   Underwood, Keith D.
   Hoefler, Torsten
TI EXPLOITING OFFLOAD-ENABLED NETWORK INTERFACES
SO IEEE MICRO
LA English
DT Article
AB The authors propose an abstract machine model for offload-enabled architectures. The portals 4 network interface is used to implement the proposed abstract model. They propose the concept of persistent offloaded operations that can reduce creation and offloading overheads. The presented results show how this work can be used to accelerate existing MPI applications.
C1 [Di Girolamo, Salvatore] Swiss Fed Inst Technol, Zurich, Switzerland.
   [Jolivet, Pierre] CNRS, Inst Comp Sci Res, F-75700 Paris, France.
   [Underwood, Keith D.] Intel, Omni Path Architecture Grp, Architecture Team Next Generat Host Fabr Interfac, Santa Clara, CA USA.
   [Hoefler, Torsten] Swiss Fed Inst Technol, Dept Comp Sci, Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; Centre
   National de la Recherche Scientifique (CNRS); Intel Corporation; Swiss
   Federal Institutes of Technology Domain; ETH Zurich
RP Di Girolamo, S (corresponding author), Swiss Fed Inst Technol, Zurich, Switzerland.
EM digirols@inf.ethz.ch; pierre.jolivet@enseeiht.fr;
   keith.d.underwood@intel.com; htor@inf.ethz.ch
RI Hoefler, Torsten/HKF-3023-2023; Hoefler, Torsten/AAB-7478-2022
OI Hoefler, Torsten/0000-0002-1333-9797; 
FU Intel under the OCoOl project; ETH Zurich Postdoctoral Fellowship
FX This work was supported by Intel under the OCoOl project. It was granted
   access to the HPC resources of TGCC@CEA made available within the
   Distributed European Computing Initiative by the PRACE-2IP. Pierre
   Jolivet has been supported by an ETH Zurich Postdoctoral Fellowship.
CR Alexandrov Albert., 1995, LOGGP INCORPORATING
   Alverson Bob, 2012, WPARIES011112
   [Anonymous], 2002, 2002 ACMIEEE C SUPER, P1, DOI DOI 10.1109/SC.2002.10017
   Balay S., 2015, The Portable Extensible Toolkit for Scientific Computing
   Barrett B.W., 2014, PORTALS 4 0 2 NETWOR
   Dolean V., 2015, INTRO DOMAIN DECOMPO
   Faanes G., 2012, P INT C HIGH PERF CO, P103
   Ghysels P, 2013, SIAM J SCI COMPUT, V35, pC48, DOI 10.1137/12086563X
   Graham Richard L., 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P53, DOI 10.1109/CCGRID.2010.9
   Hoefler T., 2014, J SUPERCOMPUTING FRO, V1, DOI 10.14529/jsfi140204
   Hoefler T, 2008, SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P113
   Hoefler Torsten, 2007, P 2007 ACM IEEE C SU, P52
   Roweth D, 2005, HOT INTERCONNECTS 13, P23
   Schneider T, 2013, PROC INT CONF PARAL, P593, DOI 10.1109/ICPP.2013.73
   Subramoni Hari, 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P40, DOI 10.1109/HOTI.2010.22
   Yu W., 2004, IEEE CLUSTER COMPUTI, P125
NR 16
TC 3
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2016
VL 36
IS 4
BP 6
EP 17
DI 10.1109/MM.2016.56
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FS
UT WOS:000384909100003
DA 2024-07-18
ER

PT J
AU Guo, Q
   Guo, XC
   Bai, YX
   Patel, R
   Ipek, E
   Friedman, EG
AF Guo, Qing
   Guo, Xiaochen
   Bai, Yuxin
   Patel, Ravi
   Ipek, Engin
   Friedman, Eby G.
TI RESISTIVE TERNARY CONTENT ADDRESSABLE MEMORY SYSTEMS FOR DATA-INTENSIVE
   COMPUTING
SO IEEE MICRO
LA English
DT Article
AB This article examines the integration of gigascale Ternary Content Addressable Memory (TCAM) systems based on resistive memories within a general-purpose computing platform. TCAM density is improved by novel resistive memory cells that exploit phase change and spin-torque transfer magnetoresistive RAM technologies. The proposed tcam system achieves average speedups of 3 to 4.5 times and average energy reductions of 5 to 8 times as compared to a conventional RAM-based system.
C1 [Guo, Qing; Ipek, Engin] Univ Rochester, Dept Comp Sci, Rochester, NY 14627 USA.
   [Guo, Xiaochen] Univ Rochester, Rochester, NY 14627 USA.
   [Bai, Yuxin; Patel, Ravi; Ipek, Engin; Friedman, Eby G.] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA.
   [Friedman, Eby G.] Univ Rochester, High Performance VLSI IC Design & Anal Lab, Rochester, NY 14627 USA.
C3 University of Rochester; University of Rochester; University of
   Rochester; University of Rochester
RP Guo, Q (corresponding author), Univ Rochester, Dept Comp Sci, Rochester, NY 14627 USA.
EM qguo@cs.rochester.edu; xig515@lehigh.edu; yuxin.bai@rochester.edu;
   rapatel@ece.rochester.edu; ipek@cs.rochester.edu;
   friedman@ece.rochester.edu
CR [Anonymous], SPIN TORQ MRAM TECHN
   [Anonymous], 2013, INT TECHNOLOGY ROADM
   [Anonymous], 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, DOI [DOI 10.1145/2485922.2485939, 10.1145/2508148.2485939]
   Goel A, 2010, PERF E R SI, V38, P143, DOI 10.1145/1811099.1811056
   Guo Q, 2011, INT SYMP MICROARCH, P339
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Hoeju Chung, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P500, DOI 10.1109/ISSCC.2011.5746415
   Pisharath J., 2005, CUCIS20050801
   Ranger C, 2007, INT S HIGH PERF COMP, P13
   Zhao W, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P585
NR 11
TC 16
Z9 17
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2015
VL 35
IS 5
BP 62
EP 71
DI 10.1109/MM.2015.89
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV7MZ
UT WOS:000364459300008
DA 2024-07-18
ER

PT J
AU Madhavan, A
   Sherwood, T
   Strukov, D
AF Madhavan, Advait
   Sherwood, Timothy
   Strukov, Dmitri
TI RACE LOGIC: ABUSING HARDWARE RACE CONDITIONS TO PERFORM USEFUL
   COMPUTATION
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE PROPOSES A COMPUTING APPROACH CALLED RACE LOGIC, IN WHICH INFORMATION IS REPRESENTED AS A TIMING DELAY AND COMPUTATIONS ARE BASED ON THE OBSERVATION OF THE RELATIVE PROPAGATION TIMES OF SIGNALS INJECTED INTO THE CIRCUIT. IN THIS APPROACH, MANY FUNDAMENTAL INFORMATION-PROCESSING OPERATIONS CAN BE EXPRESSED EFFICIENTLY THROUGH THE MANIPULATION OF THE DELAY CHAINING, WHICH RESULTS IN SUPERIOR LATENCY, THROUGHPUT, AND ENERGY EFFICIENCY.
C1 [Madhavan, Advait; Sherwood, Timothy; Strukov, Dmitri] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara
RP Madhavan, A (corresponding author), Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
EM advait@ece.ucsb.edu; sherwood@cs.ucsb.edu; strukov@ece.ucsb.edu
RI Strukov, Dmitri B/B-2689-2009
OI Madhavan, Advait/0000-0002-4121-1336; Sherwood,
   Timothy/0000-0002-6550-6075; , Dmitri/0000-0002-4526-4347
FU NSF grants [CCF-1017579, CNS-0910734]; Hellman Family Foundation
   Fellowship; Division of Computing and Communication Foundations; Direct
   For Computer & Info Scie & Enginr [1017579] Funding Source: National
   Science Foundation
FX We thank Alan Mishchenko, Robert Brayton, and Behrooz Parhami for
   valuable discussions, and the anonymous reviewers for their insightful
   comments. This work is partly funded by NSF grants CCF-1017579 and
   CNS-0910734 and the Hellman Family Foundation Fellowship.
CR Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Johnson MW, 2011, NATURE, V473, P194, DOI 10.1038/nature10012
   Jones NC., 2004, An introduction to bioinformatics algorithms
   Lipton R. J., 1985, 1985 Chapel Hill Conference on Very Large Scale Integration, P363
   Mott Richard., 2005, eLS, DOI DOI 10.1038/NPG.ELS.0005264
   NEEDLEMAN SB, 1970, J MOL BIOL, V48, P443, DOI 10.1016/0022-2836(70)90057-4
   PARHI KK, 1989, IEEE T ACOUST SPEECH, V37, P1099, DOI 10.1109/29.32286
   Schmidt B, 2011, EMBED MULTI-COR SYST, P1
   Yang JJS, 2013, NAT NANOTECHNOL, V8, P13, DOI [10.1038/nnano.2012.240, 10.1038/NNANO.2012.240]
NR 9
TC 6
Z9 7
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 48
EP 57
DI 10.1109/MM.2015.43
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700007
DA 2024-07-18
ER

PT J
AU Shao, YS
   Reagen, B
   Wei, GY
   Brooks, D
AF Shao, Yakun Sophia
   Reagen, Brandon
   Wei, Gu-Yeon
   Brooks, David
TI THE ALADDIN APPROACH TO ACCELERATOR DESIGN AND MODELING
SO IEEE MICRO
LA English
DT Article
AB THE AUTHORS DEVELOPED ALADDIN, A PRE-RTL, POWER-PERFORMANCE ACCELERATOR MODELING FRAMEWORK AND DEMONSTRATED ITS APPLICATION TO SYSTEM-ON-CHIP (SOC) SIMULATION. ALADDIN ESTIMATES PERFORMANCE, POWER, AND AREA OF ACCELERATORS WITHIN 0.9, 4.9, AND 6.6 PERCENT WITH RESPECT TO REGISTER-TRANSFER LEVEL (RTL) IMPLEMENTATIONS. INTEGRATED WITH ARCHITECTURE-LEVEL GENERAL-PURPOSE CORE AND MEMORY HIERARCHY SIMULATORS, ALADDIN PROVIDES A FAST BUT ACCURATE WAY TO MODEL ACCELERATORS' POWER AND PERFORMANCE IN AN SOC ENVIRONMENT.
C1 [Shao, Yakun Sophia; Reagen, Brandon; Brooks, David] Harvard Univ, Comp Sci, Cambridge, MA 02138 USA.
   [Wei, Gu-Yeon] Harvard Univ, Elect Engn & Comp Sci, Cambridge, MA 02138 USA.
C3 Harvard University; Harvard University
RP Shao, YS (corresponding author), Harvard Univ, Comp Sci, Cambridge, MA 02138 USA.
EM shao@eecs.harvard.edu; reagen@fas.harvard.edu; guyeon@eecs.harvard.edu;
   dbrooks@eecs.harvard.edu
OI Shao, Yakun Sophia/0000-0003-1811-5407
FU CFAR, one of six centers of STARnet, a Semiconductor Research
   Corporation program - MARCO; DARPA [HR0011-13-C-0022]; National Science
   Foundation (NSF) Expeditions in Computing Award [CCF-0926148]; Google
   Faculty Research Award
FX This work was partially supported by CFAR, one of six centers of
   STARnet, a Semiconductor Research Corporation program sponsored by MARCO
   and DARPA, the National Science Foundation (NSF) Expeditions in
   Computing Award no. CCF-0926148, DARPA under contract no.
   HR0011-13-C-0022, and a Google Faculty Research Award. Any opinions,
   findings, conclusions, or recommendations expressed in this material are
   those of the authors and do not necessarily reflect the views of our
   sponsors.
CR [Anonymous], SYST DRIV
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chung EricS., 2013, Proceedings of the 40th Annual International Symposium on Com- puter Architecture, ISCA '13, P261
   Cong Jason., 2009, Proc. of ACM Int'l Symp. on Field Programmable Gate Arrays, P201
   Danalis A., 2010, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, P63, DOI [10.1145/1735688.1735702, DOI 10.1145/1735688.1735702]
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fajardo CF, 2011, DES AUT CON, P966
   Jeon DW, 2011, ACM SIGPLAN NOTICES, V46, P519, DOI 10.1145/2076021.2048108
   Lavasani M, 2014, IEEE COMPUT ARCHIT L, V13, P57, DOI 10.1109/L-CA.2013.17
   Lim K., 2013, P 40 ANN INT S COMP, V41, P36, DOI DOI 10.1145/2485922.2485926
   Liu HY, 2012, DES AUT TEST EUROPE, P641
   Qadeer W., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), P24
   Reagen B, 2013, I SYMPOS LOW POWER E, P395, DOI 10.1109/ISLPED.2013.6629329
   Sampson R, 2013, INT S HIGH PERF COMP, P318, DOI 10.1109/HPCA.2013.6522329
   Shao Yakun Sophia, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P245
   Shao YS, 2014, CONF PROC INT SYMP C, P97, DOI 10.1109/ISCA.2014.6853196
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
   WALL DW, 1991, SIGPLAN NOTICES, V26, P176, DOI 10.1145/106973.106991
   Wu L., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, P249
NR 20
TC 26
Z9 41
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 58
EP 70
DI 10.1109/MM.2015.50
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700008
DA 2024-07-18
ER

PT J
AU Brebner, G
   Jiang, WR
AF Brebner, Gordon
   Jiang, Weirong
TI HIGH-SPEED PACKET PROCESSING USING RECONFIGURABLE COMPUTING
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE PRESENTS A NEW TOOL CHAIN THAT MAPS A DOMAIN-SPECIFIC PACKET-PROCESSING LANGUAGE CALLED PX TO HIGH-PERFORMANCE RECONFIGURABLE-COMPUTING ARCHITECTURES BASED ON FPGA TECHNOLOGY. PX IS A DECLARATIVE LANGUAGE WITH OBJECT-ORIENTED SEMANTICS. A CUSTOMIZED COMPUTING ARCHITECTURE IS GENERATED TO MATCH THE EXACT REQUIREMENTS EXPRESSED IN THE PX DESCRIPTION. THIS ARCHITECTURE IS DYNAMICALLY PROGRAMMABLE VIA CUSTOM FIRMWARE UPDATES WHEN THE PACKET-PROCESSING SYSTEM IS IN OPERATION.
C1 [Brebner, Gordon; Jiang, Weirong] Xilinx Labs, San Jose, CA 95124 USA.
C3 Xilinx
RP Brebner, G (corresponding author), Xilinx Labs, 2100 Log Dr, San Jose, CA 95124 USA.
EM gordon.brebner@xilinx.com
RI Jiang, Weirong/B-1067-2012
OI Jiang, Weirong/0000-0002-4884-0848; Brebner, Gordon/0000-0002-9691-459X
CR [Anonymous], 2012, Software-Defined Networking: The New Norm for Networks
   Attig M., 2011, 2011 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS), P12, DOI 10.1109/ANCS.2011.12
   Brebner G., 2009, P IEEE INT C FIELD P, DOI [10.1109/FPT.2009.5377604, DOI 10.1109/FPT.2009.5377604]
   Jiang WR, 2009, SPAA'09: PROCEEDINGS OF THE TWENTY-FIRST ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P188
   McKeown N, 2008, ACM SIGCOMM COMP COM, V38, P69, DOI 10.1145/1355734.1355746
   Neely CE, 2013, ACM T RECONFIG TECHN, V6, DOI 10.1145/2457443.2457448
NR 6
TC 32
Z9 39
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2014
VL 34
IS 1
BP 8
EP 18
DI 10.1109/MM.2014.19
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RI
UT WOS:000337894100003
DA 2024-07-18
ER

PT J
AU Sukhwani, B
   Min, H
   Thoennes, M
   Dube, P
   Brezzo, B
   Asaad, S
   Dillenberger, DE
AF Sukhwani, Bharat
   Min, Hong
   Thoennes, Mathew
   Dube, Parijat
   Brezzo, Bernard
   Asaad, Sameh
   Dillenberger, Donna Eng
TI DATABASE ANALYTICS: A RECONFIGURABLE-COMPUTING APPROACH
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE PRESENTS A HIGHLY PIPELINED, HIGH-THROUGHPUT QUERY-PROCESSING ENGINE ON A FIELD-PROGRAMMABLE GATE ARRAY TO OFFLOAD AND ACCELERATE EXPENSIVE DATABASE-ANALYTICS QUERIES. THE SOLUTION PRESENTED HERE PROVIDES A MECHANISM FOR A DATABASE MANAGEMENT SYSTEM TO SEAMLESSLY HARNESS THE FPGA ACCELERATOR WITHOUT REQUIRING ANY CHANGES IN THE APPLICATION OR THE EXISTING DATA LAYOUT. THE SYSTEM ACHIEVES AN ORDER-OF-MAGNITUDE SPEEDUP ON VARIOUS REAL-LIFE QUERIES.
C1 [Sukhwani, Bharat; Min, Hong; Thoennes, Mathew; Dube, Parijat; Brezzo, Bernard; Asaad, Sameh; Dillenberger, Donna Eng] IBM T J Watson Res Ctr, Ossining, NY USA.
C3 International Business Machines (IBM)
RP Sukhwani, B (corresponding author), IBM Res, 1101 Kitchawan Rd, Yorktown Hts, NY 10598 USA.
EM bharats@us.ibm.com
CR [Anonymous], 2002, DATABASE MANAGEMENT
   [Anonymous], 1973, The art of computer programming
   Halstead RJ, 2013, ANN IEEE SYM FIELD P, P17, DOI 10.1109/FCCM.2013.17
   Horikawa T., 2011, P PAR DISTR COMP SYS, DOI [10.2316/P.2011.757-036, DOI 10.2316/P.2011.757-036]
   Johnson R, 2008, PROC VLDB ENDOW, V1, P622, DOI 10.14778/1453856.1453925
   Kruger J., 2012, PVLDB, V5, P61
   Muller R., 2010, SIGMOD'10, P1159, DOI [10.1145/1807167.1807307, DOI 10.1145/1807167.1807307]
   Satish Nadathur, 2010, P 2010 ACM SIGMOD IN, P351, DOI DOI 10.1145/1807167.1807207
   Sukhwani B, 2012, INT CONFER PARA, P411
NR 9
TC 22
Z9 23
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2014
VL 34
IS 1
BP 19
EP 29
DI 10.1109/MM.2013.107
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RI
UT WOS:000337894100004
DA 2024-07-18
ER

PT J
AU Kleeberger, VB
   Gimmler-Dumont, C
   Weis, C
   Herkersdorf, A
   Mueller-Gritschneder, D
   Nassif, SR
   Schlichtmann, U
   Wehn, N
AF Kleeberger, Veit B.
   Gimmler-Dumont, Christina
   Weis, Christian
   Herkersdorf, Andreas
   Mueller-Gritschneder, Daniel
   Nassif, Sani R.
   Schlichtmann, Ulf
   Wehn, Norbert
TI A CROSS-LAYER TECHNOLOGY-BASED STUDY OF HOW MEMORY ERRORS IMPACT SYSTEM
   RESILIENCE
SO IEEE MICRO
LA English
DT Article
AB Highly scaled technologies at and beyond the 22-nm node are sensitive to various scaling-related problems that make integrated circuits and systems less reliable. Employing a cross-layer approach spreads the burden of ensuring resilience across multiple levels of the design hierarchy. This article illustrates a methodology for dealing with scaling-related problems via two case studies that link models of low-level technology-related problems to system behavior.
C1 [Kleeberger, Veit B.; Mueller-Gritschneder, Daniel] Tech Univ Munich, Inst Elect Design Automat, D-80333 Munich, Germany.
   [Gimmler-Dumont, Christina; Weis, Christian] TU Kaiserslautern, Microelect Syst Design Res Grp, Kaiserslautern, Germany.
   [Herkersdorf, Andreas] Tech Univ Munich, Dept Elect Engn & Informat Technol, D-80333 Munich, Germany.
   [Nassif, Sani R.] IBM Corp, Res Austin, Armonk, NY 10504 USA.
   [Schlichtmann, Ulf] Tech Univ Munich, D-80333 Munich, Germany.
   [Wehn, Norbert] TU Kaiserslautern, Dept Elect Engn & Informat Technol, Kaiserslautern, Germany.
C3 Technical University of Munich; University of Kaiserslautern; Technical
   University of Munich; International Business Machines (IBM); Technical
   University of Munich; University of Kaiserslautern
RP Kleeberger, VB (corresponding author), Tech Univ Munich, Inst Elect Design Automat, Arcisstr 21, D-80333 Munich, Germany.
EM kleeberger@tum.de
RI Schlichtmann, Ulf/C-9036-2019; Mueller-Gritschneder, Daniel/L-1674-2017;
   Mueller-Gritschneder, Daniel/S-5754-2019
OI Schlichtmann, Ulf/0000-0003-4431-7619; Mueller-Gritschneder,
   Daniel/0000-0003-0903-631X; Kleeberger, Veit/0000-0003-4685-2439; Wehn,
   Norbert/0000-0002-9010-086X
FU German Research Foundation (DFG) as part of the priority program
   Dependable Embedded Systems [SPP 1500]
FX This work was supported in part by the German Research Foundation (DFG)
   as part of the priority program Dependable Embedded Systems SPP 1500
   (http://spp1500.itec.kit.edu).
CR [Anonymous], 9 WORKSH SIL ERR LOG
   Brehm Christian, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P13, DOI 10.1007/978-3-642-28293-5_2
   Breuer MA, 2004, IEEE DES TEST COMPUT, V21, P216, DOI 10.1109/MDT.2004.8
   Chang IJ, 2011, IEEE T CIRC SYST VID, V21, P101, DOI 10.1109/TCSVT.2011.2105550
   Cook JJ, 2008, I C DEPEND SYS NETWO, P482, DOI 10.1109/DSN.2008.4630119
   Gimmler-Dumont C, 2012, IEEE INT CONF VLSI, P255, DOI 10.1109/VLSI-SoC.2012.6379040
   Gimmler-Dumont C, 2012, VLSI DES, DOI 10.1155/2012/826350
   Hochwald BM, 2003, IEEE T COMMUN, V51, P389, DOI 10.1109/TCOMM.2003.809789
   Lee S, 2011, IEEE T NUCL SCI, V58, P2483, DOI 10.1109/TNS.2011.2164555
   Mueller-Gritschneder D, 2013, DES AUT TEST EUROPE, P1331
   Mukherjee S, 2008, ARCHITECTURE DESIGN FOR SOFT ERRORS, P1, DOI 10.1016/B978-012369529-1.50003-3
   Zhang M, 2006, IEEE T COMPUT AID D, V25, P2140, DOI 10.1109/TCAD.2005.862738
NR 12
TC 15
Z9 18
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2013
VL 33
IS 4
BP 46
EP 55
DI 10.1109/MM.2013.67
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199RZ
UT WOS:000323014300007
DA 2024-07-18
ER

PT J
AU May, D
AF May, David
TI THE XMOS ARCHITECTURE AND XS1 CHIPS
SO IEEE MICRO
LA English
DT Article
AB The XMOS architecture scales from real-time systems with a single multithreaded processor to systems with thousands of processors. Concurrent processing, communications, and I/O are supported by the instruction set of the XCORE processors and by the message-routing techniques and protocols in the XMOS interconnect. The event-driven architecture supports energy-efficient multicore and multichip systems in which cores are active only when needed.
RP May, D (corresponding author), Merchant Venturers Bldg,Woodland Rd, Bristol BS8 1UB, Avon, England.
EM dave@xmos.com
CR [Anonymous], 2009, Programming XC on XMOS devices
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   Inmos, 1988, OC 2 REF MAN
   Kowalik J. S., 1985, PARALLEL MIND COMPUT
   MAY D, 1984, P INT C 5 GEN COMP S, P533
   May D., 2009, XMOS XS1 ARCHITECTUR
   May D., 2000, MILLENIAL PERSPECTIV, P215
   May D., 1993, NETWORKS ROUTERS TRA
   PATTERSON DA, 1985, COMMUN ACM, V28, P8, DOI 10.1145/2465.214917
NR 9
TC 14
Z9 15
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2012
VL 32
IS 6
BP 28
EP 37
DI 10.1109/MM.2012.87
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 049YY
UT WOS:000312020700004
DA 2024-07-18
ER

PT J
AU Binkert, N
   Davis, A
   Jouppi, NP
   McLaren, M
   Muralimanohar, N
   Schreiber, R
   Ahn, JH
AF Binkert, Nathan
   Davis, Al
   Jouppi, Norman P.
   McLaren, Moray
   Muralimanohar, Naveen
   Schreiber, Robert
   Ahn, Jung Ho
TI OPTICAL HIGH-RADIX SWITCH DESIGN
SO IEEE MICRO
LA English
DT Article
AB NETWORKING CONSUMES UP TO 33 PERCENT OF MODERN DATA CENTER POWER. NETWORK SWITCHES ARE THE KEY SOURCE OF INEFFICIENCY: A SWITCH TRAVERSAL COSTS AN ORDER OF MAGNITUDE MORE THAN A LINK TRAVERSAL. THE AUTHORS PROPOSE A NEW HIGH-RADIX SWITCH ARCHITECTURE THAT USES EMERGING INTEGRATED OPTICAL INTERCONNECT TECHNOLOGY TO REDUCE SWITCH POWER. THEY TAILOR EVERY COMPONENT OF A SWITCH TO BEST EXPLOIT OPTICAL TECHNOLOGY AND IMPROVE SWITCH SCALABILITY AND ENERGY EFFICIENCY.
C1 [Davis, Al; Jouppi, Norman P.; McLaren, Moray; Muralimanohar, Naveen] Hewlett Packard Labs, Intelligent Infrastruct Lab, Palo Alto, CA 94304 USA.
   [Ahn, Jung Ho] Seoul Natl Univ, Grad Sch Convergence Sci & Technol, Scalable Comp Architecture Lab, Seoul 151, South Korea.
C3 Hewlett-Packard; Seoul National University (SNU)
RP Muralimanohar, N (corresponding author), Hewlett Packard Labs, Intelligent Infrastruct Lab, 1501 Page Mill Rd,Bldg 3,MS 1183, Palo Alto, CA 94304 USA.
EM naveen.muralimanohar@hp.com
RI Ahn, Jung Ho/D-1298-2013
OI Ahn, Jung Ho/0000-0003-1733-1394
CR Ahn J, 2009, APPL PHYS A-MATER, V95, P989, DOI 10.1007/s00339-009-5109-2
   Ahn JH, 2009, C HIGH PERFORMANCE C
   [Anonymous], P INT C PHOT SWITCH
   [Anonymous], TR200813 U NOTR DAM
   Arimilli Baba, 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P75, DOI 10.1109/HOTI.2010.16
   Binkert N, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P437
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Chen L, 2009, OPT EXPRESS, V17, P15248, DOI 10.1364/OE.17.015248
   Cummings U, 2009, 2009 17TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2009), P42, DOI 10.1109/HOTI.2009.22
   KAROL MJ, 1987, IEEE T COMMUN, V35, P1347, DOI 10.1109/TCOM.1987.1096719
   Kim J, 2005, CONF PROC INT SYMP C, P420, DOI 10.1109/ISCA.2005.35
   Koch K., 2008, ROADRUNNER PLATFORM
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Scott S, 2006, CONF PROC INT SYMP C, P16, DOI 10.1145/1150019.1136488
   Vantrease Dana, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P304, DOI 10.1145/1669112.1669152
   Vantrease D, 2008, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2008.35
   Watts M.R., 2009, Lasers and Electro-Optics, P1, DOI DOI 10.1364/CLEO.2009.CPDB10
NR 17
TC 3
Z9 5
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 100
EP 109
DI 10.1109/MM.2012.24
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200012
DA 2024-07-18
ER

PT J
AU Choudhary, NK
   Wadhavkar, SV
   Shah, TA
   Mayukh, H
   Gandhi, J
   Dwiel, BH
   Navada, S
   Najaf-Abadi, HH
   Rotenberg, E
AF Choudhary, Niket K.
   Wadhavkar, Salil V.
   Shah, Tanmay A.
   Mayukh, Hiran
   Gandhi, Jayneel
   Dwiel, Brandon H.
   Navada, Sandeep
   Najaf-Abadi, Hashem H.
   Rotenberg, Eric
TI FABSCALAR: AUTOMATING SUPERSCALAR CORE DESIGN
SO IEEE MICRO
LA English
DT Article
AB PROVIDING MULTIPLE SUPERSCALAR CORE TYPES ON A CHIP, EACH TAILORED TO DIFFERENT CLASSES OF INSTRUCTION-LEVEL BEHAVIOR, IS AN EXCITING DIRECTION FOR INCREASING PROCESSOR PERFORMANCE AND ENERGY EFFICIENCY. UNFORTUNATELY, PROCESSOR DESIGN AND VERIFICATION EFFORT INCREASES WITH EACH ADDITIONAL CORE TYPE, LIMITING THE MICROARCHITECTURAL DIVERSITY THAT CAN BE PRACTICALLY 'IMPLEMENTED. FABSCALAR AIMS TO AUTOMATE SUPERSCALAR CORE DESIGN, OPENING UP PROCESSOR DESIGN TO MICROARCHITECTURAL DIVERSITY AND ITS MANY OPPORTUNITIES.
C1 [Choudhary, Niket K.; Wadhavkar, Salil V.; Dwiel, Brandon H.; Navada, Sandeep; Rotenberg, Eric] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA.
C3 North Carolina State University
RP Rotenberg, E (corresponding author), N Carolina State Univ, Dept Elect & Comp Engn, Box 7911, Raleigh, NC 27695 USA.
EM ericro@ncsu.edu
OI Gandhi, Jayneel/0000-0003-1696-400X
FU NSF [CCF-0811707]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [0811707] Funding Source:
   National Science Foundation
FX This research was supported by NSF grant CCF-0811707 and gifts from
   Intel and IBM.
CR [Anonymous], CSTR1308 U WISC MAD
   Burgess B, 2011, IEEE MICRO, V31, P16, DOI 10.1109/MM.2011.2
   Choudhary NK, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P11, DOI 10.1145/2024723.2000067
   Kathail V, 2002, COMPUTER, V35, P39, DOI 10.1109/MC.2002.1033026
   Kessler RE, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P90, DOI 10.1109/ICCD.1998.727028
   Kishore K.R., 2000, ARCHITECTURAL STRENG
   Kumar R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P81
   Palacharla S, 1997, ACM COMP AR, P206, DOI 10.1145/384286.264201
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Sinharoy B, 2005, IBM J RES DEV, V49, P505, DOI 10.1147/rd.494.0505
   Stine JE, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, P173, DOI 10.1109/MSE.2007.44
   Strozek L., 2006, P 2006 INT C COMPILE, P190
   Wang NJ, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P61
   Wang P.H., 2009, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '09, P209
NR 14
TC 22
Z9 30
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 48
EP 59
DI 10.1109/MM.2012.23
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200007
DA 2024-07-18
ER

PT J
AU Otani, S
   Kondo, H
   Nonomura, I
   Hanawa, T
   Miura, S
   Boku, T
AF Otani, Sugako
   Kondo, Hiroyuki
   Nonomura, Itaru
   Hanawa, Toshihiro
   Miura, Shin'ichi
   Boku, Taisuke
TI PEACH: A MULTICORE COMMUNICATION SYSTEM ON CHIP WITH PCI EXPRESS
SO IEEE MICRO
LA English
DT Article
AB The PCI express adaptive communication hub (peach) is an eight- core communication system on chip with four PCI express revision 2.0 ports, each with four lanes. Peach realizes a high- performance, power- aware, highly dependable network that uses PCI express not only for connecting peripheral devices but also as a communication link between computing nodes. This approach opens up new possibilities for a range of communications.
C1 [Otani, Sugako] Renesas Elect, Syst Core Dev Div, CPU Dev Dept, Itami, Hyogo 6640005, Japan.
   [Hanawa, Toshihiro; Boku, Taisuke] Univ Tsukuba, Fac Engn Informat & Syst, Tsukuba, Ibaraki 305, Japan.
   [Hanawa, Toshihiro; Miura, Shin'ichi; Boku, Taisuke] Univ Tsukuba, Ctr Computat Sci, Tsukuba, Ibaraki 305, Japan.
C3 Renesas Electronics Corporation; University of Tsukuba; University of
   Tsukuba
RP Otani, S (corresponding author), Renesas Elect, Syst Core Dev Div, CPU Dev Dept, 4-1 Mizuhara, Itami, Hyogo 6640005, Japan.
EM sugako.otani.uj@renesas.com
OI Hanawa, Toshihiro/0000-0002-2970-6037
FU Japan Science and Technology Agency (JST)
FX This work is supported by the Japan Science and Technology Agency (JST)
   Core Research for Evolutional Science & Technology (CREST) program
   called "Computation Platform for Power-Aware and Reliable Embedded
   Parallel Processing Systems.''
CR Hanawa T., 2010, P IEEE ACM INT C GRE, DOI [10.1109/CLUSTERWKSP.2010.561309, DOI 10.1109/CLUSTERWKSP.2010.561309]
   Kaneko S, 2004, IEEE J SOLID-ST CIRC, V39, P184, DOI 10.1109/JSSC.2003.820866
   Kondo H, 2008, IEEE J SOLID-ST CIRC, V43, P892, DOI 10.1109/JSSC.2008.917528
   Otani S., 2011, COOL CHIPS, DOI [10.1109/COOLCHIPS.2011.5890920, DOI 10.1109/COOLCHIPS.2011.5890920]
   Otani S., 2011, P IEEE INT SOL STAT, P266
   PCI-SIG, 2007, PCI EXPR EXT CABL SP
NR 6
TC 3
Z9 3
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2011
VL 31
IS 6
BP 39
EP 50
DI 10.1109/MM.2011.93
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 861XP
UT WOS:000298054200006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Burgess, B
   Cohen, B
   Denman, M
   Dundas, J
   Kaplan, D
   Rupley, J
AF Burgess, Brad
   Cohen, Brad
   Denman, Marvin
   Dundas, Jim
   Kaplan, David
   Rupley, Jeff
TI BOBCAT: AMD'S LOW-POWER X86 PROCESSOR
SO IEEE MICRO
LA English
DT Article
AB BOBCAT IS AN AMD PROCESSOR CORE DESIGNED FOR THE LOW-POWER, MOBILE, LOWER-END DESKTOP X86 MARKETS. THIS CORE SHOULD PUSH CURRENT TECHNOLOGY IN MANY AREAS WHILE BALANCING PERFORMANCE, AREA, AND POWER CONSUMPTION. BOBCAT SUPPORTS THE 64-BIT AMD64 ISA, VARIOUS SIMD EXTENSIONS, AND A FULL VIRTUAL MACHINE IMPLEMENTATION. BOBCAT IS FEATURED ON THE AMD FUSION PROCESSOR FAMILY ROADMAP ALONGSIDE VECTOR-BASED PARALLEL PROCESSING UNITS IN ACCELERATED PROCESSING UNIT CONFIGURATIONS.
C1 [Burgess, Brad; Denman, Marvin] Adv Micro Devices Inc, Cat Family Cores, Austin, TX 78735 USA.
   [Rupley, Jeff] Adv Micro Devices Inc, Low Power Core Design Bobcat, Austin, TX 78735 USA.
C3 Advanced Micro Devices; Advanced Micro Devices
RP Burgess, B (corresponding author), Adv Micro Devices Inc, Cat Family Cores, MS B400-2A,7171 SW Pkwy, Austin, TX 78735 USA.
EM brad.burgess@amd.com
CR Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Tan D, 2009, IEEE T COMPUT, V58, P175, DOI 10.1109/TC.2008.203
NR 2
TC 13
Z9 19
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2011
VL 31
IS 2
BP 16
EP 25
DI 10.1109/MM.2011.2
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 750EK
UT WOS:000289527500004
DA 2024-07-18
ER

PT J
AU Hölzle, U
AF Hoelzle, Urs
TI CHALLENGES AND OPPORTUNITIES FOR EXTREMELY ENERGY-EFFICIENT PROCESSORS
SO IEEE MICRO
LA English
DT Article
AB In this point-counterpoint discussion, Trevor Mudge argues for the combination of near-threshold voltage processors with techniques such as boosting to address the needs of datacenter workloads. Urs Holzle offers a cautionary note on the wisdom of giving up too much single-threaded performance to achieve energy-efficiency in large internet service applications.
C1 Google, Mountain View, CA 94043 USA.
C3 Google Incorporated
RP Hölzle, U (corresponding author), Google, Mountain View, CA 94043 USA.
EM urs@google.com
OI Hoelzle, Urs/0009-0006-0246-9437
FU Direct For Computer & Info Scie & Enginr [0910851] Funding Source:
   National Science Foundation; Division Of Computer and Network Systems
   [0910851] Funding Source: National Science Foundation
CR Clidaras J., 2009, SYNTHESIS LECT COMPU
NR 1
TC 33
Z9 40
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2010
VL 30
IS 4
BP 20
EP 24
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 639CT
UT WOS:000280949100004
DA 2024-07-18
ER

PT J
AU Tan, MRT
   Rosenberg, P
   Yeo, JS
   McLaren, M
   Mathai, S
   Morris, T
   Kuo, HP
   Straznicky, J
   Jouppi, NP
   Wang, SY
AF Tan, Michael R. T.
   Rosenberg, Paul
   Yeo, Jong-Souk
   McLaren, Moray
   Mathai, Sagi
   Morris, Terry
   Kuo, Huei Pei
   Straznicky, Joseph
   Jouppi, Norman P.
   Wang, Shih-Yuan
TI A HIGH-SPEED OPTICAL MULTIDROP BUS FOR COMPUTER INTERCONNECTIONS
SO IEEE MICRO
LA English
DT Article
ID POLARIZATION
AB SIGNAL INTEGRITY CONSTRAINTS OF HIGH-SPEED ELECTRONICS HAVE MADE MULTIDROP ELECTRICAL BUSES INFEASIBLE. THIS HIGH-SPEED ALTERNATIVE USES HOLLOW METAL WAVEGUIDES AND PELLICLE BEAM SPUTTERS THAT INTERCONNECT MODULES ATTACHED TO THE BUS. WITH I MW OF LASER POWER, THE BUS CAN INTERCONNECT EIGHT MODULES AT 10 GBPS PER CHANNEL AND ACHIEVES AN AGGREGATE BANDWIDTH OF MORE THAN 25 GBYTES PER SECOND WITH 10-BIT-WIDE SIGNALING PATHS.
C1 [Tan, Michael R. T.; Mathai, Sagi; Kuo, Huei Pei; Straznicky, Joseph] Hewlett Packard Labs, Informat & Quantum Syst Lab, Palo Alto, CA 94304 USA.
   [McLaren, Moray] Hewlett Packard Labs, Exascale Comp Lab, Palo Alto, CA 94304 USA.
C3 Hewlett-Packard; Hewlett-Packard
RP Tan, MRT (corresponding author), Hewlett Packard Labs, Informat & Quantum Syst Lab, 1501 Page Mill Rd,MS 1123, Palo Alto, CA 94304 USA.
EM mike.tan@hp.com
RI Wang, Shih-Yuan/C-3889-2009
OI Wang, Shih-Yuan/0000-0002-1212-3484
CR [Anonymous], 1998, Digital Systems Engineering
   Benner AF, 2005, IBM J RES DEV, V49, P755, DOI 10.1147/rd.494.0755
   CHANGHASNAIN CJ, 1991, IEEE J QUANTUM ELECT, V27, P1402, DOI 10.1109/3.89957
   CHIARULLI DM, 1994, P IEEE, V82, P1701, DOI 10.1109/5.333748
   Debernardi P, 2005, IEEE J SEL TOP QUANT, V11, P107, DOI 10.1109/JSTQE.2004.841712
   Doany F. E., 2008, P OPT FIB COMM NAT F, P1
   Glebov AL, 2005, IEEE PHOTONIC TECH L, V17, P1540, DOI 10.1109/LPT.2005.848275
   Glebov AL, 2007, OPT ENG, V46, DOI 10.1117/1.2432143
   GRAHAM M, 2003, HIGH SPEED SIGNAL PR
   Han XL, 2003, IEEE J SEL TOP QUANT, V9, P512, DOI 10.1109/JSTQE.2003.813311
   ITOH K, 1995, P 1995 JAP INT EL MA, P268
   JACOB B, MEMORY SYSTEMS ARCHI
   Kornilovich Pavel, 2007, OPTICAL MODES RECTAN
   MARCATILI EAJ, 1964, AT&T TECH J, V43, P1783, DOI 10.1002/j.1538-7305.1964.tb04108.x
   Schares L, 2006, IEEE J SEL TOP QUANT, V12, P1032, DOI 10.1109/JSTQE.2006.881906
   Scholze F., 2008, 24 EUROPEAN MASK LIT, P1
NR 16
TC 8
Z9 9
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2009
VL 29
IS 4
BP 62
EP 73
DI 10.1109/MM.2009.57
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 483XZ
UT WOS:000269008000007
DA 2024-07-18
ER

PT J
AU Mutlu, O
   Moscibroda, T
AF Mutlu, Onur
   Moscibroda, Thomas
TI PARALLELISM-AWARE BATCH SCHEDULING: ENABLING HIGH-PERFORMANCE AND FAIR
   SHARED MEMORY CONTROLLERS
SO IEEE MICRO
LA English
DT Article
AB UNCONTROLLED INTERTHREAD INTERFERENCE IN MAIN MEMORY CAN DESTROY INDIVIDUAL THREADS' MEMORY-LEVEL PARALLELISM, EFFECTIVELY SERIALIZING THE MEMORY REQUESTS OF A THREAD WHOSE LATENCIES WOULD OTHERWISE HAVE LARGELY OVERLAPPED, THEREBY REDUCING SINGLE-THREAD PERFORMANCE. THE PARALLELISM-AWARE BATCH SCHEDULER PRESERVES EACH THREAD'S MEMORY-LEVEL PARALLELISM, ENSURES FAIRNESS AND STARVATION FREEDOM, AND SUPPORTS SYSTEM-LEVEL THREAD PRIORITIES.
C1 [Mutlu, Onur] Carnegie Mellon Univ, ECE Dept, Pittsburgh, PA 15213 USA.
   [Moscibroda, Thomas] Microsoft Res, Redmond, WA USA.
C3 Carnegie Mellon University; Microsoft
RP Mutlu, O (corresponding author), Carnegie Mellon Univ, ECE Dept, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM onur@cmu.edu
CR [Anonymous], 1956, Naval Research Logistics Quarterly, DOI DOI 10.1002/NAV.3800030106
   [Anonymous], P 8 ANN S COMP ARCH
   DUNDAS J, 1997, P 11 INT C SUP, P68
   Eyerman S, 2008, IEEE MICRO, V28, P42, DOI 10.1109/MM.2008.44
   FRANK H, 1969, J ACM, V16, P602, DOI 10.1145/321541.321550
   Glew A., 1998, P ASPLOS WILD CRAZ I
   Hur I, 2004, INT SYMP MICROARCH, P343
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   LEE CJ, 2008, P 41 ANN IEEE ACM IN
   Macián C, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P348, DOI 10.1109/FPT.2003.1275774
   McKee SA, 2000, IEEE T COMPUT, V49, P1255, DOI 10.1109/12.895941
   Moscibroda T, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P257
   Mutlu O, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.10
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Rafique  N., 2007, P 16 INT C PAR ARCH, P245
   Rixner S, 2004, INT SYMP MICROARCH, P355
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Smith J. E., 1985, 12th Annual International Symposium on Computer Architecture Conference Proceedings (Cat. No. 85CH2144-4), P36
   TOMASULO RM, 1967, IBM J RES DEV, V11, P25, DOI 10.1147/rd.111.0025
   Zhu ZC, 2005, INT S HIGH PERF COMP, P213
   Zuravleff W. K., 1997, U.S. Patent, Patent No. 5,630,096
NR 24
TC 13
Z9 15
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 22
EP 32
DI 10.1109/MM.2009.12
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700004
DA 2024-07-18
ER

PT J
AU Nesbit, KJ
   Smith, JE
   Moreto, M
   Cazorla, FJ
   Ramirez, A
   Valero, M
AF Nesbit, Kyle J.
   Smith, James E.
   Moreto, Miquel
   Cazorla, Francisco J.
   Ramirez, Alex
   Valero, Mateo
TI Multicore resource management
SO IEEE MICRO
LA English
DT Article
AB Current resource management mechanisms and policies are inadequate for future multicore systems. Instead, a hardware/software interface based on the virtual private machine abstraction would allow software policies to explicitly manage microarchitecture resources. VPM policies, implemented primarily in software, translate application and system objectives into VPM resource assignments. Then, VPM mechanisms securely multiplex, arbitrate, or distribute hardware resources to satisfy the VPM assignments.
C1 [Nesbit, Kyle J.; Smith, James E.] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
   [Moreto, Miquel] Univ Politecn Cataluna, Comp Architecture Dept, Catalonia, Spain.
   [Cazorla, Francisco J.] Barcelona Supercomputing Ctr, Operating Syst Comp Architecture Interface Grp, Barcelona, Spain.
C3 University of Wisconsin System; University of Wisconsin Madison;
   Universitat Politecnica de Catalunya
RP Nesbit, KJ (corresponding author), Univ Wisconsin, Dept Elect & Comp Engn, 2420 Engn Hall,1415 Engn Dr, Madison, WI 53706 USA.
EM kjnesbit@wisc.edu
RI Moretó, Miquel/C-1823-2016; Smith, James Edward/HCI-8961-2022; Cazorla,
   Francisco J./D-7261-2016; Valero, Mateo/L-5709-2014
OI Moreto Planas, Miquel/0000-0002-9848-8758; Cazorla, Francisco
   J./0000-0002-3344-376X; Valero, Mateo/0000-0003-2917-2482
CR Baruah S. K., 1993, Proceedings of the Twenty-Fifth Annual ACM Symposium on the Theory of Computing, P345, DOI 10.1145/167088.167194
   Cazorla FJ, 2006, IEEE T COMPUT, V55, P785, DOI 10.1109/TC.2006.108
   Engler D.R., 1995, S OPERATING SYSTEMS, P251
   GOYAL P, 1996, SIGOPS OPERATING SYS, V30, P107
   Lee KN, 2006, GLOBAL ENVIRON POLIT, V6, P135, DOI 10.1162/glep.2006.6.4.135
   LEVIN R, 1975, P 5 ACM S OP SYST PR, P132
   LOHR S, 2007, NY TIMES        1216
   NESBIT KJ, 2007, 0708 U WISC MAD EL C
   Ousterhout J. K., 1982, Proceedings of the 3rd International Conference on Distributed Computing Systems, P22
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   POPEK GJ, 1974, COMMUN ACM, V17, P412, DOI 10.1145/361011.361073
   Sedra A., 2019, MICROELECTRONIC CIRC
   Smith J., 2005, VIRTUAL MACHINES VER
   Suh GE, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P117
NR 14
TC 43
Z9 53
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2008
VL 28
IS 3
BP 6
EP 16
DI 10.1109/MM.2008.43
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 314JS
UT WOS:000256806300002
OA Green Published
DA 2024-07-18
ER

PT J
AU Rashid, MW
   Tan, EJ
   Huang, MC
   Albonesi, DH
AF Rashid, MW
   Tan, EJ
   Huang, MC
   Albonesi, DH
TI Power-efficient error tolerance in chip multiprocessors
SO IEEE MICRO
LA English
DT Article
AB A redundant multithreading microarchitecture parallelizes the verification process to run on multiple cores while the computation thread runs ahead. This parallelization approach creates significantly less power overhead than other RMT approaches.
C1 Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA.
   Univ Rochester, Dept Comp Sci, Rochester, NY 14627 USA.
   Cornell Univ, Comp Syst Lab, Ithaca, NY 14853 USA.
C3 University of Rochester; University of Rochester; Cornell University
RP Univ Rochester, Dept Elect & Comp Engn, 414 Comp Studies Bldg, Rochester, NY 14627 USA.
EM michael.huang@rochester.edu
RI Huang, Michael/AAO-2940-2020
OI Huang, Michael/0000-0001-9799-2920
CR Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   *BSIM DES GROUP, 2005, BSIM3V3 3 MOSFET MOD
   Gomaa M, 2003, CONF PROC INT SYMP C, P98, DOI 10.1109/ISCA.2003.1206992
   KALLA R, 2003, P HOT CHIPS, V15, P293
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   McNairy C, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.34
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Rashid MW, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P315
   Ray J, 2001, INT SYMP MICROARCH, P214, DOI 10.1109/MICRO.2001.991120
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Vijaykumar TN, 2002, CONF PROC INT SYMP C, P87, DOI 10.1109/ISCA.2002.1003565
   Ziegler JF, 1996, IBM J RES DEV, V40, P3, DOI 10.1147/rd.401.0003
NR 15
TC 10
Z9 11
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2005
VL 25
IS 6
BP 60
EP 70
DI 10.1109/MM.2005.118
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 995IW
UT WOS:000234095000009
DA 2024-07-18
ER

PT J
AU Hurwitz, J
   Feng, WC
AF Hurwitz, J
   Feng, WC
TI End-to-end performance of 10-gigabit Ethernet on commodity systems
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Interconnects 11 Conference
CY AUG 20-22, 2003
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB INTEL'S NETWORK INTERFACE CARD FOR 10-GIGABIT ETHERNET (10 GBE) ALLOWS INDIVIDUAL COMPUTER SYSTEMS TO CONNECT DIRECTLY TO 10 GBE ETHERNET INFRASTRUCTURES. RESULTS FROM VARIOUS EVALUATIONS SUGGEST THAT 10 GBE COULD SERVE IN NETWORKS FROM LANS TO WANs.
C1 Los Alamos Natl Lab, Comp & Computat Sci Div, Los Alamos, NM 87545 USA.
C3 United States Department of Energy (DOE); Los Alamos National Laboratory
RP Los Alamos Natl Lab, Comp & Computat Sci Div, POB 1663,MS D451, Los Alamos, NM 87545 USA.
EM ghurwitz@lanl.gov
CR [Anonymous], J GRID GOMPUTING
   BEECROFT J, 2003, HOT CHIPS 14 HOTC
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   CLARK DD, 1989, IEEE COMMUN MAG, V27, P23, DOI 10.1109/35.29545
   ENGELHART A, 2004, IN PRESS P 18 INT PA
   Gardner MK, 2003, CCGRID 2003: 3RD IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, PROCEEDINGS, P310, DOI 10.1109/CCGRID.2003.1199382
   HURWITZ G, 2003, P HOT INT HOTL 2003, V11, P116
   *INT CORP, INTR MICR OPT IT PRO
   LIU J, 2003, P HOT INT HOTL 2003, V11, P60
   Petrini F, 2002, IEEE MICRO, V22, P46, DOI 10.1109/40.988689
   SHIMIZU T, 2003, HOT CHIPS HOTC
   Tolmie D., 1999, Proceedings. 6th International Conference on Parallel Interconnects (PI'99) (Formerly Known as MPPOI), P194, DOI 10.1109/PI.1999.806412
NR 12
TC 18
Z9 23
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2004
VL 24
IS 1
BP 10
EP 22
DI 10.1109/MM.2004.1268985
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 777EN
UT WOS:000189162900005
DA 2024-07-18
ER

PT J
AU Regnier, G
   Minturn, D
   McAlpine, G
   Saletore, VA
   Foong, A
AF Regnier, G
   Minturn, D
   McAlpine, G
   Saletore, VA
   Foong, A
TI ETA: Experience with an Intel Xenon processor as a packet processing
   engine
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Interconnects 11 Conference
CY AUG 20-22, 2003
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB AS PART OF AN EFFORT TO ACCELERATE SERVER TCP/IP NETWORKING, INTEL R&D HAS DEVELOPED A SOFTWARE PROTOTYPE THAT USES ONE OF THE INTEL XEON PROCESSORS IN A MULTIPROCESSOR SERVER AS A PACKET PROCESSING ENGINE (PPE). THIS PROTOTYPE SERVES AS A VEHICLE FOR EMPIRICAL MEASUREMENT AND ANALYSIS OF A HIGHLY PROGRAMMABLE PPE THAT IS CLOSELY TIED TO THE SERVER'S CORE CPU AND MEMORY COMPLEX.
C1 Intel Corp, Corp Technol Grp, Hillsboro, OR 97124 USA.
   Intel Corp, Commun Technol Lab, Hillsboro, OR 97124 USA.
   Intel Corp, Res & Dev, Hillsboro, OR 97124 USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation
RP Regnier, G (corresponding author), Intel Corp, Corp Technol Grp, JF3-232,2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM greg.j.regnier@intel.com
CR Buonadonna P, 2002, CONF PROC INT SYMP C, P247, DOI 10.1109/ISCA.2002.1003583
   CAMERON D, 2002, VIRTUAL INTERFACE AR
   Foong AP, 2003, INT SYM PERFORM ANAL, P70, DOI 10.1109/ISPASS.2003.1190234
   GWENNAP L, 2001, EETIMES
   Hoskote Y, 2003, ISSCC DIG TECH PAP I, V46, P258
   KAY J, 1993, C P COMM ARCH PROT A, P259
   MAGRO W, 2002, INTEL TECHNOLOGY FEB
   RANGARAJAN M, 2002, DCSTR481 RUTG U
   SARKAR P, 2003, P 2 US C FIL STOR TE
NR 9
TC 10
Z9 20
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2004
VL 24
IS 1
BP 24
EP 31
DI 10.1109/MM.2004.1268989
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 777EN
UT WOS:000189162900006
DA 2024-07-18
ER

PT J
AU Martin, MMK
   Hill, MD
   Wood, DA
AF Martin, MMK
   Hill, MD
   Wood, DA
TI Token coherence: A new framework for shared-memory multiprocessors
SO IEEE MICRO
LA English
DT Article
AB COMMERCIAL WORKLOAD AND TECHNOLOGY TRENDS ARE PUSHING EXISTING SHARED-MEMORY MULTIPROCESSOR COHERENCE PROTOCOLS IN DIVERGENT DIRECTIONS. TOKEN COHERENCE PROVIDES A FRAMEWORK FOR NEW COHERENCE PROTOCOLS THAT CAN RECONCILE THESE OPPOSING TRENDS.
C1 Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP Univ Wisconsin, Dept Comp Sci, 1210 W Dayton St, Madison, WI 53706 USA.
EM markhill@cs.wisc.edu
CR Alameldeen AR, 2003, IEEE MICRO, V23, P94, DOI 10.1109/MM.2003.1261392
   Alameldeen AR, 2003, COMPUTER, V36, P50, DOI 10.1109/MC.2003.1178046
   [Anonymous], THESIS U WISCONSIN
   Barroso LA, 1998, CONF PROC INT SYMP C, P3, DOI 10.1109/ISCA.1998.694758
   Charlesworth A, 1998, IEEE MICRO, V18, P39, DOI 10.1109/40.653032
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Laudon J., 1997, P 24 INT S COMP ARCH, P241, DOI DOI 10.1145/384286.264206
   Martin MMK, 2003, CONF PROC INT SYMP C, P182, DOI 10.1109/ISCA.2003.1206999
   MUKHERJEE SS, 2001, P 9 S HIGH PER INT H, P133
NR 9
TC 16
Z9 21
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 108
EP 116
DI 10.1109/MM.2003.1261394
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700016
OA Green Published
DA 2024-07-18
ER

PT J
AU Mukherjee, SS
   Weaver, CT
   Emer, J
   Reinhardt, SK
   Austin, T
AF Mukherjee, SS
   Weaver, CT
   Emer, J
   Reinhardt, SK
   Austin, T
TI Measuring architectural vulnerability factors
SO IEEE MICRO
LA English
DT Article
ID UPSET
AB PROCESSOR DESIGNERS NEED ACCURATE ESTIMATES OF SOFT-ERROR RATES EARLY IN THE DESIGN CYCLE TO MAKE APPROPRIATE COST-RELIABILITY TRADEOFFS. HERE, THE AUTHORS PRESENT A METHOD FOR ESTIMATING THE ARCHITECTURAL VULNERABILITY FACTOR-THE PROBABILITY THAT A FAULT IN A PARTICULAR STRUCTURE WILL RESULT IN AN ERROR.
C1 Univ Michigan, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Intel Corp, 334 South St, Shrewsbury, MA 01545 USA.
EM shubu.mukherjee@intel.com
OI /0000-0002-3459-5466
CR Ando H, 2003, ISSCC DIG TECH PAP I, V46, P246
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Baumann R., 2002, IEEE 2002 RELIABILIT, P121
   Calin T, 1996, IEEE T NUCL SCI, V43, P2874, DOI 10.1109/23.556880
   Emer J, 2002, COMPUTER, V35, P68, DOI 10.1109/2.982918
   Kim S, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P416, DOI 10.1109/DSN.2002.1028927
   Lazowska E.D., 1984, Quantitative System Performance, P42
   MUHHERJEE SS, 2003, IN PRESS P 36 ANN IN
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Normand E, 1996, IEEE T NUCL SCI, V43, P2742, DOI 10.1109/23.556861
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   Wang N, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P56
   Ziegler JF, 1996, IBM J RES DEV, V40, P3, DOI 10.1147/rd.401.0003
NR 14
TC 54
Z9 62
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 70
EP 75
DI 10.1109/MM.2003.1261389
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700011
DA 2024-07-18
ER

PT J
AU Panigrahy, R
   Sharma, S
AF Panigrahy, R
   Sharma, S
TI Sorting and searching using ternary CAMs
SO IEEE MICRO
LA English
DT Article
ID ALGORITHMS
AB SORTING AND SEARCHING ARE CLASSIC PROBLEMS IN COMPUTING. ALTHOUGH SEVERAL RAM-BASED SOLUTIONS EXIST, ALGORITHMS USING TERNARY CONTENT-ADDRESSABLE MEMORIES OFFER PERFORMANCE BENEFITS. USING THESE ALGORITHMS, A TCAM CAN SORT IN 0(N) MEMORY CYCLES.
C1 Cisco Syst, San Jose, CA 95134 USA.
C3 Cisco Systems Inc
RP Sharma, S (corresponding author), 655 S Fair Oaks Ave,E204, Sunnyvale, CA 94086 USA.
EM ssharma@cisco.com
CR ANDERSEN SS, 1995, EUR J POLIT RES, V27, P427, DOI 10.1111/j.1475-6765.1995.tb00478.x
   [Anonymous], 1998, SORTING SEARCHING
   Eppstein D, 2001, SIAM PROC S, P827
   Feldman A., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P1193, DOI 10.1109/INFCOM.2000.832493
   Gupta P, 2001, IEEE NETWORK, V15, P24, DOI 10.1109/65.912717
   Shah D, 2001, IEEE MICRO, V21, P36, DOI 10.1109/40.903060
   WILLARD DE, 1983, INFORM PROCESS LETT, V17, P81, DOI 10.1016/0020-0190(83)90075-3
   [No title captured]
   [No title captured]
NR 9
TC 19
Z9 19
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2003
VL 23
IS 1
BP 44
EP 53
DI 10.1109/MM.2003.1179897
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 644QM
UT WOS:000180930100007
DA 2024-07-18
ER

PT J
AU Sunaga, K
   Kondo, M
   Matsutani, H
AF Sunaga, Kazuki
   Kondo, Masaaki
   Matsutani, Hiroki
TI Addressing the Gap Between Training Data and Deployed Environment by
   On-Device Learning
SO IEEE MICRO
LA English
DT Article
AB The accuracy of tiny machine learning applications is often affected by various environmental factors, such as noises, location/calibration of sensors, and time-related changes. This article introduces a neural network based on-device learning (ODL) approach to address this issue by retraining in deployed environments. Our approach relies on semisupervised sequential training of multiple neural networks tailored for low-end edge devices. This article introduces its algorithm and implementation on wireless sensor nodes consisting of a Raspberry Pi Pico and low-power wireless modules. Experiments using vibration patterns of rotating mchines demonstrate that retraining by ODL improves anomaly detection accuracy compared with a prediction-only deep neural network in a noisy environment. The results also show that the ODL approach can save communication cost and energy consumption for battery-powered Internet of Things devices.
C1 [Sunaga, Kazuki] Keio Univ, Yokohama, Kanagawa 2238522, Japan.
   [Kondo, Masaaki; Matsutani, Hiroki] Keio Univ, Dept Informat & Comp Sci, Yokohama, Kanagawa 2238522, Japan.
C3 Keio University; Keio University
RP Sunaga, K (corresponding author), Keio Univ, Yokohama, Kanagawa 2238522, Japan.
EM sunaga@arc.ics.keio.ac.jp; kondo@acsl.ics.keio.ac.jp;
   matutani@arc.ics.keio.ac.jp
OI Matsutani, Hiroki/0000-0001-9578-3842
FU JST AIP Acceleration Research, Japan [JPMJCR23U3]
FX This work was supported in part by JST AIP Acceleration Research
   JPMJCR23U3, Japan.
CR Hinton GE, 2006, SCIENCE, V313, P504, DOI 10.1126/science.1127647
   Liang NY, 2006, IEEE T NEURAL NETWOR, V17, P1411, DOI 10.1109/TNN.2006.880583
   Lu J, 2019, IEEE T KNOWL DATA EN, V31, P2346, DOI 10.1109/TKDE.2018.2876857
   Tsukada M, 2020, IEEE T COMPUT, V69, P1027, DOI 10.1109/TC.2020.2973631
   Wozniak M, 2014, INFORM FUSION, V16, P3, DOI 10.1016/j.inffus.2013.04.006
   Yamada T, 2023, IEEE SYM PARA DISTR, P761, DOI 10.1109/IPDPSW59300.2023.00128
   ZHOU Z, P IEEE
NR 7
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 66
EP 73
DI 10.1109/MM.2023.3314711
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400011
OA Green Submitted, hybrid
DA 2024-07-18
ER

PT J
AU John, LK
AF John, Lizy Kurian
TI Hardware Security and Privacy: Threats and Opportunities
SO IEEE MICRO
LA English
DT Article
AB Welcome to the 2023 September/October issue of IEEE Micro! This month, we bring the Special Issue on Security and Privacy-Preserving Execution Environments and the Special Issue on Commercial Products 2023 to IEEE Micro's readers.
C1 [John, Lizy Kurian] Univ Texas Austin, Elect & Comp Dept, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP John, LK (corresponding author), Univ Texas Austin, Elect & Comp Dept, Austin, TX 78712 USA.
EM ljohn@ece.utexas.edu
OI John, Lizy/0000-0002-8747-5214
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 4
EP 5
DI 10.1109/MM.2023.3304091
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500002
OA Bronze
DA 2024-07-18
ER

PT J
AU Manzhosov, E
   Hastings, A
   Pancholi, M
   Piersma, R
   Ziad, MTI
   Sethumadhavan, S
AF Manzhosov, Evgeny
   Hastings, Adam
   Pancholi, Meghna
   Piersma, Ryan
   Ziad, Mohamed Tarek Ibn
   Sethumadhavan, Simha
TI Revisiting Residue Codes for Modern Memories
SO IEEE MICRO
LA English
DT Article
DE Symbols; Random access memory; Redundancy; Reliability; Reed-Solomon
   codes; Tagging; Metadata
AB This article shows how residue codes, traditionally used for compute rather than storage error correction, can be applied to memories with surprising results. We show that adapting residue codes to modern memory systems offers a level of error correction comparable to those of traditional schemes, such as Reed-Solomon, but with fewer bits of storage. For instance, our adaptation of residue codes-multiuse error-correcting code (MUSE ECC)-can offer ChipKill protection using approximately 30% fewer bits. We use the storage gains to hold the metadata needed for emerging security functionality, such as memory tagging, or to provide better detection capabilities against Rowhammer attacks. In a system with memory tagging and MUSE, we achieve a 12% reduction in memory bandwidth utilization with the same error correction level as a traditional ECC baseline and without a noticeable performance loss. Thus, our work demonstrates a new, flexible primitive for co-designing reliability with security and performance.
C1 [Manzhosov, Evgeny; Hastings, Adam; Pancholi, Meghna; Piersma, Ryan] Columbia Univ, New York, NY 10027 USA.
   [Ziad, Mohamed Tarek Ibn] NVIDIA, Architecture Res Grp, Westford, MA 01886 USA.
   [Sethumadhavan, Simha] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
C3 Columbia University; Columbia University
RP Manzhosov, E (corresponding author), Columbia Univ, New York, NY 10027 USA.
EM evgeny@cs.columbia.edu; hastings@cs.columbia.edu;
   meghna@cs.columbia.edu; ryan.piersma@cs.columbia.edu; mtarek@nvidia.com;
   simha@columbia.edu
RI Ibn Ziad, Mohamed Tarek/IZP-8901-2023
OI Ibn Ziad, Mohamed Tarek/0000-0001-6971-6996
FU Qualcomm Innovation Fellowship
FX This work was partially supported by a Qualcomm Innovation Fellowship.
   Any opinions,findings, conclusions, and recommendations expressed in
   this material are those of the authors. Simha Sethumadhavanhas a
   significant financial interest in Chip Scan Inc. Work by Mohamed Tarek
   Ibn Ziad was done at Columbia University
CR [Anonymous], 2019, POWER9 PROC US MAN
   [Anonymous], 2018, ARMV8 5 A MEM TAGG E
   BARRETT P, 1987, LECT NOTES COMPUT SC, V263, P311
   Cojocar L, 2019, P IEEE S SECUR PRIV, P55, DOI 10.1109/SP.2019.00089
   Fog A., 2020, LISTS INSTRUCTION LA
   GRANLUND T, 1994, SIGPLAN NOTICES, V29, P61
   Henderson D. S, 1961, P 16 ACM NAT M, DOI DOI 10.1145/800029.808563
   Ibn Ziad Mohamed Tarek, 2021, 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), P999, DOI 10.1109/ISCA52012.2021.00082
   Lee S, 2021, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA52012.2021.00013
   Lemire D, 2019, SOFTWARE PRACT EXPER, V49, P953, DOI 10.1002/spe.2689
   MACSORLEY O, 1961, P IRE, V49, P67, DOI 10.1109/JRPROC.1961.287779
   WALLACE CS, 1964, IEEE T COMPUT, VEC13, P14, DOI 10.1109/PGEC.1964.263830
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 53
EP 61
DI 10.1109/MM.2023.3273489
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Snelgrove, M
   Beachler, R
AF Snelgrove, Martin
   Beachler, Robert
TI speedAI240: A 2-Petaflop, 30-Teraflops/W At-Memory Inference
   Acceleration Device With 1456 RISC-V Cores
SO IEEE MICRO
LA English
DT Article
DE Artificial intelligence; Bandwidth; Energy efficiency; Memory
   management; Throughput; Neural networks; System-on-chip
AB The speedAI family of devices is Untether AI's second-generation at-memory compute architecture specifically designed for the acceleration of neural networks. Untether AI achieves state-of-the-art efficiency by minimizing the cost of data movement with its at-memory compute architecture, combined with innovative data types and purpose-built on-chip networking. The result is an industry-best 2000 tera-floating point operations per second (TFLOPS) per chip with an energy efficiency of 30 TFLOPS/W.
C1 [Snelgrove, Martin; Beachler, Robert] Untether AI, Toronto, ON M5C 2B8, Canada.
RP Snelgrove, M (corresponding author), Untether AI, Toronto, ON M5C 2B8, Canada.
EM snelgar@untether.ai; beach@untether.ai
CR Fick Laura, 2022, 2022 IEEE International Solid- State Circuits Conference (ISSCC), P260, DOI 10.1109/ISSCC42614.2022.9731773
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Jouppi NP, 2021, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA52012.2021.00010
   Narasimhan S., NVIDIA DEVELOPER
   Reuther A., 2022, arXiv
NR 5
TC 1
Z9 1
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2023
VL 43
IS 3
BP 58
EP 63
DI 10.1109/MM.2023.3255864
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K5QD7
UT WOS:001016976600008
DA 2024-07-18
ER

PT J
AU Kwon, M
   Jang, J
   Choi, H
   Lee, SW
   Jung, MYS
AF Kwon, Miryeong
   Jang, Junhyeok
   Choi, Hanjin
   Lee, Sangwon
   Jung, Myoungsoo
TI Failure Tolerant Training With Persistent Memory Disaggregation Over CXL
SO IEEE MICRO
LA English
DT Article
DE Training; Checkpointing; Software; Graphics processing units;
   Computational modeling; Hardware; Task analysis
AB This article proposes TrainingCXL that can efficiently process large-scale recommendation datasets in the pool of disaggregated memory while making training fault tolerant with low overhead. To this end, we integrate persistent memory (PMEM) and graphics processing unit (GPU) into a cache-coherent domain as type 2. Enabling Compute Express Link (CXL) allows PMEM to be directly placed in GPU's memory hierarchy, such that GPU can access PMEM without software intervention. TrainingCXL introduces computing and checkpointing logic near the CXL controller, thereby training data and managing persistency in an active manner. Considering PMEM's vulnerability, we utilize the unique characteristics of recommendation models and take the checkpointing overhead off the critical path of their training. Finally, TrainingCXL employs an advanced checkpointing technique that relaxes the updating sequence of model parameters and embeddings across training batches. The evaluation shows that TrainingCXL achieves 5.2x training performance improvement and 76% energy savings, compared to the modern PMEM-based recommendation systems.
C1 [Kwon, Miryeong; Jang, Junhyeok; Choi, Hanjin; Lee, Sangwon] Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea.
   [Jung, Myoungsoo] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea.
   [Jung, Myoungsoo] Panmnesia, Daejeon 34141, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Korea Advanced
   Institute of Science & Technology (KAIST)
RP Kwon, M (corresponding author), Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea.
EM mkwon@camelab.org; jhjang@camelab.org; hjchoi@camelab.org;
   swon@camelab.org; m.jung@kaist.ac.kr
OI Jang, Junhyeok/0000-0003-3053-396X; Lee, Sangwon/0000-0001-6960-5487
CR CXL Consortium, 2022, Compute Express Link 3.0 Specification
   Eisenman A, 2022, PROCEEDINGS OF THE 19TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI '22), P929
   Gupta U, 2020, ANN I S COM, P982, DOI 10.1109/ISCA45697.2020.00084
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   Ke L, 2020, ANN I S COM, P790, DOI 10.1109/ISCA45697.2020.00070
   Kwon Y, 2022, CONF PROC INT SYMP C, P860, DOI 10.1145/3470496.3527386
   Kwon Y, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P740, DOI 10.1145/3352460.3358284
   Mudigere D, 2022, CONF PROC INT SYMP C, P993, DOI 10.1145/3470496.3533727
   Naumov M., 2019, ARXIV
   Park Gyuyoung, 2018, 10 USENIX WORKSH HOT
   Sun X, 2022, INT S HIGH PERF COMP, P1056, DOI 10.1109/HPCA53966.2022.00081
   Tine B., 2021, P IEEE ACM MICRO 54
   Wang J, 2022, PROCEEDINGS OF THE 16TH ACM CONFERENCE ON RECOMMENDER SYSTEMS, RECSYS 2022, P534, DOI 10.1145/3523227.3547405
   Wang ZX, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P496, DOI 10.1109/MICRO50266.2020.00049
   Wilkening M, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P717, DOI 10.1145/3445814.3446763
   Wu CF, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P157, DOI 10.1145/3489517.3530426
   Zhao WJ, 2019, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON INFORMATION & KNOWLEDGE MANAGEMENT (CIKM '19), P319, DOI 10.1145/3357384.3358045
NR 17
TC 2
Z9 3
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 66
EP 75
DI 10.1109/MM.2023.3237548
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9LH7
UT WOS:000965045300001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Scherer, M
   Di Mauro, A
   Fischer, T
   Rutishauser, G
   Benini, L
AF Scherer, Moritz
   Di Mauro, Alfio
   Fischer, Tim
   Rutishauser, Georg
   Benini, Luca
TI TCN-CUTIE: A 1,036-TOp/s/W, 2.72-J/Inference, 12.2-mW All-Digital
   Ternary Accelerator in 22-nm FDX Technology
SO IEEE MICRO
LA English
DT Article
DE Machine learning; Computer architecture; Neural networks; Voltage
   control; System-on-chip; Feature extraction
AB Tiny machine learning (TinyML) applications impose mu J/inference constraints, with a maximum power consumption of tens of megawatt. It is extremely challenging to meet these requirements at a reasonable accuracy level. This work addresses the challenge with a flexible, fully digital ternary neural network (TNN) accelerator in a reduced instruction set computer-five (RISC-V)-based System-on-Chip (SoC). Besides supporting ternary convolutional neural networks, we introduce extensions to the accelerator design that enable the processing of time-dilated temporal convolutional neural networks (TCNs). The design achieves 5.5-mu J/inference, 12.2 mW, 8,000 inferences/s at 0.5 V for a dynamic vision sensor (DVS)-based TCN and an accuracy of 94.5%, and 2.72-mu J/inference, 12.2 mW, 3,200 inferences/s at 0.5 V for a nontrivial 9-layer, 96 channels-per-layer convolutional network with CIFAR-10 accuracy of 86%. The peak energy efficiency is 1,036 TOp/s/W, outperforming the state-of-the-art silicon-proven TinyML quantized accelerators by 1.67x while achieving competitive accuracy.
C1 [Scherer, Moritz; Di Mauro, Alfio; Fischer, Tim; Rutishauser, Georg; Benini, Luca] Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland.
   [Benini, Luca] Univ Bologna, I-40126 Bologna, Italy.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; University of
   Bologna
RP Scherer, M (corresponding author), Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland.
EM scheremo@iis.ee.ethz.ch; adimauro@iis.ee.ethz.ch;
   fischeti@iis.ee.ethz.ch; georgr@iis.ee.ethz.ch; lbenini@iis.ee.ethz.ch
RI Fischer, Tim/HHD-0073-2022
OI Scherer, Moritz/0000-0002-2762-2307
FU armasuisse Science Technology
FX The authors would like to thank armasuisse Science & Technology for
   funding this research, and IniVation for kindly lending a DVS Camera.
CR Amir A, 2017, PROC CVPR IEEE, P7388, DOI 10.1109/CVPR.2017.781
   Ceolini E, 2020, FRONT NEUROSCI-SWITZ, V14, DOI 10.3389/fnins.2020.00637
   Gautschi M, 2017, IEEE T VLSI SYST, V25, P2700, DOI 10.1109/TVLSI.2017.2654506
   Giraldo JSP, 2021, IEEE T VLSI SYST, V29, P2220, DOI 10.1109/TVLSI.2021.3120189
   Knag Phil C., 2020, PROC IEEE S VLSI CIR, P1
   Lea C, 2017, PROC CVPR IEEE, P1003, DOI 10.1109/CVPR.2017.113
   Moons B, 2018, IEEE CUST INTEGR CIR
   Pullen AG, 2018, STUD HIGH EDUC, V43, P2059, DOI 10.1080/03075079.2017.1304376
   Rutishauser G, 2022, DES AUT TEST EUROPE, P736, DOI 10.23919/DATE54114.2022.9774592
   Scherer M, 2022, IEEE T COMPUT AID D, V41, P1020, DOI 10.1109/TCAD.2021.3075420
   Schiavone P. D., 2018, 2018 IEEE SOI 3D SUB, P1
NR 11
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2023
VL 43
IS 1
BP 42
EP 48
DI 10.1109/MM.2022.3226630
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8R9FX
UT WOS:000928193400008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Jentzsch, F
   Umuroglu, Y
   Pappalardo, A
   Blott, M
   Platzner, M
AF Jentzsch, Felix
   Umuroglu, Yaman
   Pappalardo, Alessandro
   Blott, Michaela
   Platzner, Marco
TI RadioML Meets FINN: Enabling Future RF Applications With FPGA Streaming
   Architectures
SO IEEE MICRO
LA English
DT Article
AB Deep neural networks (DNNs) are penetrating into a broad spectrum of applications and replacing manual algorithmic implementations, including the radio frequency communications domain with classical signal processing algorithms. However, the high throughput (gigasamples per second) and low latency requirements of this application domain pose a significant hurdle for adopting computationally demanding DNNs. In this article, we explore highly specialized DNN inference accelerator approaches on field-programmable gate arrays (FPGAs) for RadioML modulation classification. Using an automated end-toend flow for the generation of the FPGA solution, we can easily explore a spectrum of solutions that optimize for different design targets, including accuracy, power efficiency, resources, throughput, and latency. By leveraging reduced precision arithmetic and customized streaming data flow, we demonstrate a solution that meets the application requirements and outperforms alternative FPGA efforts by 3.5 x in terms of throughput. Against modern embedded graphics processing units (GPUs), we measure >10x higher throughput and > 100 x lower latency under comparable accuracy and power envelopes.
C1 [Jentzsch, Felix; Platzner, Marco] Paderborn Univ, D-93098 Paderborn, Germany.
   [Umuroglu, Yaman; Pappalardo, Alessandro; Blott, Michaela] AMD, Dublin D24 T683, Ireland.
C3 University of Paderborn
RP Jentzsch, F (corresponding author), Paderborn Univ, D-93098 Paderborn, Germany.
OI Blott, Michaela/0000-0002-7833-4057; Pappalardo,
   Alessandro/0000-0001-9386-5510; Umuroglu, Yaman/0000-0002-3700-5935;
   Jentzsch, Felix/0000-0003-4987-5708
CR Alessandro, 2021, Zenodo, DOI 10.5281/ZENODO.5779154
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   den Boer H, 2021, IEEE MILIT COMMUN C, DOI 10.1109/MILCOM52596.2021.9652891
   Erpek T, 2020, Arxiv, DOI arXiv:2005.06068
   O'Shea TJ, 2016, IEEE INT SYMP SIGNAL, P223, DOI 10.1109/ISSPIT.2016.7886039
   O'Shea TJ, 2018, IEEE J-STSP, V12, P168, DOI 10.1109/JSTSP.2018.2797022
   Tridgell S, 2020, IEEE SYM PARA DISTR, P82, DOI 10.1109/IPDPSW50202.2020.00021
NR 7
TC 3
Z9 3
U1 1
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 125
EP 133
DI 10.1109/MM.2022.3202091
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600028
OA Bronze
DA 2024-07-18
ER

PT J
AU Dadu, V
   Liu, SH
   Nowatzki, T
AF Dadu, Vidushi
   Liu, Sihao
   Nowatzki, Tony
TI Systematically Understanding Graph Accelerator Dimensions and the Value
   of Hardware Flexibility
SO IEEE MICRO
LA English
DT Article
DE Task analysis; Indexes; Hardware; Generators; Taxonomy; Throughput;
   Parallel processing
AB Because of the importance of graph workloads and the limitations of central processing units/graphics processing units (CPUs/GPUs), many graph-processing accelerators have been proposed. Most prior such accelerators adopt a single fixed algorithm. While helpful for specialization, this leaves performance potential from flexibility on the table and also complicates understanding the relationship between graph types, workloads, algorithms, and specialization. In this work, we explore the value of flexibility in graph-processing accelerators. Our approach is to identify a taxonomy of key algorithm variants, and develop a modular architecture, PolyGraph, which is flexible across them. The key to flexibility is our novel Taskflow execution model, which unifies task and dataflow parallelism. Overall, we find that flexibility is essential; PolyGraph outperforms similarly provisioned GPUs by mean 49.6x (up to 275x), and the best prior accelerator by mean 5.7x.
C1 [Dadu, Vidushi; Liu, Sihao] Univ Calif Los Angeles, Los Angeles, CA 90095 USA.
   [Nowatzki, Tony] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles;
   University of California System; University of California Los Angeles
RP Dadu, V (corresponding author), Univ Calif Los Angeles, Los Angeles, CA 90095 USA.
EM vidushi.dadu@cs.ucla.edu; sihao@cs.ucla.edu; tjn@cs.ucla.edu
RI Nowatzki, Tony/U-1173-2019
OI Nowatzki, Tony/0000-0001-8483-3824; Liu, Sihao/0000-0003-0937-2460
CR Abeydeera M, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P1247, DOI 10.1145/3373376.3378454
   Bhagwan R., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P538, DOI 10.1109/INFCOM.2000.832227
   Dadu V, 2021, CONF PROC INT SYMP C, P595, DOI 10.1109/ISCA52012.2021.00053
   Dadu V, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P924, DOI 10.1145/3352460.3358276
   Ham TJ, 2016, INT SYMP MICROARCH
   Nowatzki T, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P416, DOI [10.1145/3079856.3080255, 10.1145/3140659.3080255]
   Ozdal MM, 2016, CONF PROC INT SYMP C, P166, DOI 10.1109/ISCA.2016.24
   Pal S, 2021, INT SYMP MICROARCH, P1005, DOI 10.1145/3466752.3480134
   Qin E., ENABLING FLEXIBILITY, P2022
   Rahman S, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P908, DOI 10.1109/MICRO50266.2020.00078
   Weng J, 2020, ANN I S COM, P268, DOI 10.1109/ISCA45697.2020.00032
   Yang YF, 2020, ANN I S COM, P419, DOI 10.1109/ISCA45697.2020.00043
NR 12
TC 2
Z9 4
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 87
EP 96
DI 10.1109/MM.2022.3160862
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P5ZY
UT WOS:000819820000003
DA 2024-07-18
ER

PT J
AU [Anonymous]
AF [Anonymous]
TI IEEE TRANSACTIONS ON BIG DATA
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 2
U2 18
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 67
EP 67
DI 10.1109/MM.2022.3160261
PG 1
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500020
OA Bronze
DA 2024-07-18
ER

PT J
AU Yi, J
AF Yi, Joshua
TI Analysis of Historical Patenting Behavior and Patent Characteristics of
   Computer Architecture Companies-Part II: Prosecution Time and Effective
   Patent Term Length
SO IEEE MICRO
LA English
DT Article
C1 [Yi, Joshua] Joshua J Yi PLLC, Law Off, Austin, TX 78750 USA.
RP Yi, J (corresponding author), Joshua J Yi PLLC, Law Off, Austin, TX 78750 USA.
EM josh@joshuayipatentlaw.com
NR 0
TC 0
Z9 0
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 128
EP 136
DI 10.1109/MM.2021.3135860
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500016
OA Bronze
DA 2024-07-18
ER

PT J
AU Raghunathan, KR
AF Raghunathan, K. Raghu
TI History of Microcontrollers: First 50 Years
SO IEEE MICRO
LA English
DT Article
C1 [Raghunathan, K. Raghu] Motorola Inc, Chicago, IL USA.
EM kragtiu_r@yahoo.com
OI Raghunathan, Kupppuswamy/0000-0001-6297-3279
CR [Anonymous], Semiconductor and Manufacturing Design Community
   [Anonymous], 1980, SEMICONDUCTOR HIST M
   Computer History Museum, OR HIST 6800
   Daniels RG, 1996, IEEE MICRO, V16, P21, DOI 10.1109/40.546562
   IEEE, PORT NEX 5001
   Intel, INTEL INNOVATION MUS
   Markoff J, 1996, IEEE MICRO, V16, P54, DOI 10.1109/40.546565
   RAGHUNATHAN KR, 1982, ELECTRON DES, V30, P99
NR 8
TC 4
Z9 5
U1 2
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 97
EP 104
DI 10.1109/MM.2021.3114754
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100016
DA 2024-07-18
ER

PT J
AU Singh, G
   Alser, M
   Cali, DS
   Diamantopoulos, D
   Gómez-Luna, J
   Corporaal, H
   Mutlu, O
AF Singh, Gagandeep
   Alser, Mohammed
   Cali, Damla Senol
   Diamantopoulos, Dionysios
   Gomez-Luna, Juan
   Corporaal, Henk
   Mutlu, Onur
TI FPGA-Based Near-Memory Acceleration of Modern Data-Intensive
   Applications
SO IEEE MICRO
LA English
DT Article
AB Modern data-intensive applications demand high computational capabilities with strict power constraints. Unfortunately, such applications suffer from a significant waste of both execution cycles and energy in current computing systems due to the costly data movement between the computation units and the memory units. Genome analysis and weather prediction are two examples of such applications. Recent field-programmable gate arrays (FPGAs) couple a reconfigurable fabric with high-bandwidth memory (HBM) to enable more efficient data movement and improve overall performance and energy efficiency. This trend is an example of a paradigm shift to near-memory computing. We leverage such an FPGA with HBM for improving the prealignment filtering step of genome analysis and representative kernels from a weather prediction model. Our evaluation demonstrates large speedups and energy savings over a high-end IBM POWER9 system and a conventional FPGA board with DDR4 memory. We conclude that FPGA-based near-memory computing has the potential to alleviate the data movement bottleneck for modern data-intensive applications.
C1 [Singh, Gagandeep; Alser, Mohammed; Gomez-Luna, Juan; Mutlu, Onur] Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland.
   [Cali, Damla Senol; Mutlu, Onur] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Diamantopoulos, Dionysios] IBM Res Europe, Zurich Lab, CH-8803 Ruschlikon, Switzerland.
   [Corporaal, Henk] Eindhoven Univ Technol, NL-5612 Eindhoven, Netherlands.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; Carnegie
   Mellon University; Eindhoven University of Technology
RP Singh, G (corresponding author), Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland.
EM gagan.gagandeepsingh@safari.ethz.ch; alserm@ethz.ch;
   dsenol@andrew.cmu.edu; did@zurich.ibm.com; juan.gomez@safari.ethz.ch;
   h.corporaal@tue.nl; omutlu@ethz.ch
RI Luna, Juan/IWE-2786-2023; Senol Cali, Damla/ABE-1575-2021; Alser,
   Mohammed/B-1809-2014
OI Senol Cali, Damla/0000-0002-3665-6285; Alser,
   Mohammed/0000-0002-6117-3701; Corporaal, Henk/0000-0003-4506-5732;
   Mutlu, Onur/0000-0002-0075-2312; DIAMANTOPOULOS,
   DIONYSIOS/0000-0003-2979-5946; Gomez Luna, Juan/0000-0002-6514-1571
FU ASML; Google; Huawei; Intel; Microsoft; VMware; Semiconductor Research
   Corporation; Eindhoven University of Technology; ETH Zurich
FX We would like to thank the anonymous reviewers of IEEE Micro for their
   feedback. We thank the SAFARI Research Group members for valuable
   feedback and the stimulating intellectual environment they provide. The
   work of Onur Mutlu was supported in part by ASML, in part by Google, in
   part by Huawei, in part by Intel, in part by Microsoft, in part by
   VMware, and in part by the Semiconductor Research Corporation. This work
   was supported in part by the Eindhoven University of Technology and in
   part by ETH Z_urich. Special thanks to IBM Research Europe, Z_urich for
   providing access to IBM systems.
CR Alser M., 2020, ARXIV200300110
   Alser M, 2020, BIOINFORMATICS, V36, P5282, DOI 10.1093/bioinformatics/btaa1015
   Alser M, 2020, IEEE MICRO, V40, P65, DOI 10.1109/MM.2020.3013728
   [Anonymous], 2021, AXI HIGH BANDW MEM C AXI HIGH BANDW MEM C
   Cali D. S., 2020, P951
   de Oliveira G. F., 2021, ARXIV210503725V3
   Doms G., 1999, DWD, GB Forschung und Entwicklung
   Georganas E., 2015, INT PARALL DISTRIB P, P561, DOI DOI 10.1109/IPDPS.2015.96
   Kim JS, 2018, BMC GENOMICS, V19, DOI 10.1186/s12864-018-4460-0
   LEE JH, 1976, IEEE T CIRCUITS SYST, V23, P470, DOI 10.1109/TCS.1976.1084243
   Li H, 2018, BIOINFORMATICS, V34, P3094, DOI 10.1093/bioinformatics/bty191
   Li H, 2009, BIOINFORMATICS, V25, P1754, DOI 10.1093/bioinformatics/btp324
   Mutlu O., 2022, Emerging Computing: From Devices to Systems: Looking Beyond Moore and Von Neumann, P171
   Mutlu O, 2019, MICROPROCESS MICROSY, V67, P28, DOI 10.1016/j.micpro.2019.01.009
   Nag A., 2019, P334
   Nair R, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2015.2409732
   Neale R. B., 2010, NCARTN486STR NCAR NCARTN486STR NCAR
   Ren SS, 2018, EVOL BIOINFORM, V14, DOI 10.1177/1176934318760543
   Singh G., 2019, I C FIELD PROG LOGIC, P263, DOI DOI 10.1109/FPL.2019.00050
   Singh G., 2020, P9
   Stuecheli J, 2018, IBM J RES DEV, V62, DOI 10.1147/JRD.2018.2856978
   Thaler F., 2019, P PLATF ADV SCI P PLATF ADV SCI, P1
   Thomas L.H., 1949, Watson Science Computer Laboratory Report
   Turakhia Y., 2018, ACM SIGPLAN NOTICES, V53, P199, DOI DOI 10.1145/3173162.3173193
   Xin H., 2013, BMC GENOMICS, V14, P1
NR 25
TC 38
Z9 39
U1 2
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2021
VL 41
IS 4
BP 39
EP 48
DI 10.1109/MM.2021.3088396
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TF2LI
UT WOS:000670543100007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Tanaka, K
   Arikawa, Y
   Ito, T
   Morita, K
   Nemoto, N
   Terada, K
   Teramoto, J
   Sakamoto, T
AF Tanaka, Kenji
   Arikawa, Yuki
   Ito, Tsuyoshi
   Morita, Kazutaka
   Nemoto, Naru
   Terada, Kazuhiko
   Teramoto, Junji
   Sakamoto, Takeshi
TI Distributed Deep Learning With GPU-FPGA Heterogeneous Computing
SO IEEE MICRO
LA English
DT Article
AB In distributed deep learning (DL), collective communication algorithms, such as Allreduce, used to share training results between graphical processing units (GPUs) are an inevitable bottleneck. We hypothesize that a cache access latency occurred at every Allreduce is a significant bottleneck in the current computational systems with high-bandwidth interconnects for distributed DL. To reduce this frequency of latency, it is important to aggregate data at the network interfaces. We implement a data aggregation circuit in a field-programmable gate array (FPGA). Using this FPGA, we proposed novel Allreduce architecture and training strategy without accuracy degradation. Results of the measurement show Allreduce latency reduction to 1/4. Our system can also conceal about 90% of the communication overhead and improve scalability by 20%. The end-to-end time consumed for training in distributed DL with ResNet-50 and ImageNet is reduced to 87.3% without any degradation in validation accuracy.
C1 [Tanaka, Kenji; Arikawa, Yuki; Ito, Tsuyoshi; Nemoto, Naru; Terada, Kazuhiko; Sakamoto, Takeshi] NTT Corp, NTT Device Technol Labs, Atsugi, Kanagawa 2430198, Japan.
   [Morita, Kazutaka; Teramoto, Junji] NTT Corp, NTT Software Innovat Ctr, Tokyo 1808585, Japan.
C3 Nippon Telegraph & Telephone Corporation; Nippon Telegraph & Telephone
   Corporation
RP Tanaka, K (corresponding author), NTT Corp, NTT Device Technol Labs, Atsugi, Kanagawa 2430198, Japan.
CR [Anonymous], 2020, ARXIV180406826
   Ben-Nun T, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3320060
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Hoefler T., P SC17, P1
   Jia Z., NVIDIA VOLTA GPU ARC
   NVIDIA, 2020, NVIDIA Collective Communication Library (NCCL) Documentation
   NVIDIA, 2020, DEV LIN KERN MOD US
   Patarasuk P, 2009, J PARALLEL DISTR COM, V69, P117, DOI 10.1016/j.jpdc.2008.09.002
   Sergeev A., 2018, Horovod: fast and easy distributed deep learning in tensorflow
   Shainer G, 2018, BOF SC18
   Sun P., 2019, ARXIV190206855
   Tokuyoshi Yusuke, 2019, P 44 INT C INFRARED, P1
   Yingm C, 2018, IMAGE CLASSIFICATION
NR 13
TC 0
Z9 0
U1 3
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2021
VL 41
IS 1
BP 15
EP 22
DI 10.1109/MM.2020.3039835
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QA3KA
UT WOS:000613345000004
DA 2024-07-18
ER

PT J
AU Jagasivamani, M
   Walden, C
   Singh, D
   Kang, LY
   Li, S
   Asnaashari, M
   Dubois, S
   Jacob, B
   Yeung, D
AF Jagasivamani, Meenatchi
   Walden, Candace
   Singh, Devesh
   Kang, Luyi
   Li, Shang
   Asnaashari, Mehdi
   Dubois, Sylvain
   Jacob, Bruce
   Yeung, Donald
TI Analyzing the Monolithic Integration of a ReRAM-Based Main Memory Into a
   CPU's Die
SO IEEE MICRO
LA English
DT Article
AB Nonvolatile memory, such as resistive RAM (ReRAM), is compatible with standard CMOS logic processes, allowing a sizable main memory system to be integrated into a CPU's die. ReRAM bitcells are fabricated within crosspoint subarrays that leave the bulk of transistors underneath the subarrays vacant. This permits placing the memory system over the CPU, improving area, parallelism, and power. Our work quantifies the impact of integrating ReRAM into a CPU's die. When integrating ReRAM over CPU logic, the best area efficiency occurs when 48% of the die is covered with ReRAM. The CPU's area increases by 18.8%, but we can recoup 35.5% of the die area by utilizing the free transistors underneath the crosspoint subarrays. When integrating ReRAM over CPU cache, up to 85.3% of the cache can be covered with ReRAM. Our work also shows that on-die ReRAM can support very high bandwidth through massively parallel memory access. At 28 nm, 4-16k independent ReRAM banks could be integrated onto the CPU die, providing 512-1024-GB/s peak bandwidth. At more advanced technology nodes, 5-10 TB/s may be possible.
C1 [Jagasivamani, Meenatchi; Walden, Candace; Singh, Devesh; Kang, Luyi; Li, Shang; Jacob, Bruce; Yeung, Donald] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
   [Asnaashari, Mehdi] Crossbar Inc, Santa Clara, CA USA.
   [Dubois, Sylvain] Crossbar Inc, Strateg Mkt & Business Dev, Santa Clara, CA USA.
C3 University System of Maryland; University of Maryland College Park
RP Jagasivamani, M (corresponding author), Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM meenatchi@gmail.com; cbwalden@umd.edu; dsingh19@terpmail.umd.edu;
   luyikang@terpmail.umd.edu; shangli@terpmail.umd.edu;
   mehdi.asnaashari@crossbar-inc.com; sylvain.dubois@crossbar-inc.com;
   blj@umd.edu; yeung@umd.edu
RI Singh, Devesh/KSM-0925-2024
OI Walden, Candace/0000-0003-0367-1179; Jacob, Bruce/0009-0005-3493-8245
FU Department of Defense
FX This work was supported by the Department of Defense.
CR Aly MMS, 2015, COMPUTER, V48, P24, DOI 10.1109/MC.2015.376
   Crossbar, 2017, RERAM MEM CROSSB
   Dulloor SR, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901344
   Intel, 2017, INT OPT TECHN
   Jagasivamani M, 2018, PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018), P98, DOI 10.1145/3240302.3240426
   Lee MJ, 2011, NAT MATER, V10, P625, DOI [10.1038/NMAT3070, 10.1038/nmat3070]
   Lee S, 2014, IEEE T COMPUT, V63, P2187, DOI 10.1109/TC.2013.98
   Mittal S., 2015, ORNLTM2014636
   O'Connor M, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P41, DOI 10.1145/3123939.3124545
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Waterman Andrew, 2014, The RISC-V Instruction Set Manual: Volume 1: User-Level ISA
NR 12
TC 3
Z9 3
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2019
VL 39
IS 6
BP 64
EP 72
DI 10.1109/MM.2019.2944335
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JO8FU
UT WOS:000497811100009
OA hybrid
DA 2024-07-18
ER

PT J
AU Chrysos, N
   Neeser, F
   Clauberg, R
   Crisan, D
   Valk, KM
   Basso, C
   Minkenberg, C
   Gusat, M
AF Chrysos, Nikolaos
   Neeser, Fredy
   Clauberg, Rolf
   Crisan, Daniel
   Valk, Kenneth M.
   Basso, Claude
   Minkenberg, Cyriel
   Gusat, Mitch
TI UNBIASED QUANTIZED CONGESTION NOTIFICATION FOR SCALABLE SERVER FABRICS
SO IEEE MICRO
LA English
DT Article
AB The authors aim to accelerate the deployment of quantized congestion notification (qcn). They first eliminate qcn's intrinsic unfairness under typical fan-in scenarios, then demonstrate that qcn at input buffers cannot always discriminate between culprit and victim flows. They propose occupancy sampling, a novel qcn-compatible marking scheme, and implement it in a server-rack fabric with 640 100-gigabit ethernet ports.
C1 [Chrysos, Nikolaos; Neeser, Fredy; Clauberg, Rolf; Crisan, Daniel; Minkenberg, Cyriel; Gusat, Mitch] IBM Res Zurich, Zurich, Switzerland.
   [Valk, Kenneth M.] IBM Syst & Technol Grp, Zurich, Switzerland.
   [Basso, Claude] IBM Res, Zurich, Switzerland.
C3 International Business Machines (IBM); International Business Machines
   (IBM)
RP Chrysos, N (corresponding author), IBM Res Zurich, Zurich, Switzerland.
EM nchrysos@ics.forth.gr; nfd@zurich.ibm.com; cla@zurich.ibm.com;
   daniel.crisan@gmail.com; kmvalk@us.ibm.com; basso2@fr.ibm.com;
   cyriel.minkenberg@rockleyphotonics.com; gusat@ieee.org
RI Clauberg, Rolf/AAK-3807-2020
OI Clauberg, Rolf/0000-0002-9252-1609
CR Alizadeh M, 2008, ANN ALLERTON CONF, P1270, DOI 10.1109/ALLERTON.2008.4797706
   [Anonymous], 2010, 8011 IEEE
   Chen YP, 2009, WREN 2009, P73
   Chrysos N., 2014, RZ3880 IBM
   Chrysos N., 2014, UNBIASED QCN SCALABL
   Chrysos N, 2014, TENTH 2014 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS'14), P113, DOI 10.1145/2658260.2658278
   Chuang ST, 1999, IEEE J SEL AREA COMM, V17, P1030, DOI 10.1109/49.772430
   Crisan D., 2014, P IEEE INT C CLUST C, DOI [10.1109/CLUSTER.2014.6968740, DOI 10.1109/CLUSTER.2014.6968740]
   Dean J, 2013, COMMUN ACM, V56, P74, DOI 10.1145/2408776.2408794
   Duato J., 2005, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, P108, DOI DOI 10.1109/HPCA.2005.1
   Kabbani M., 2010, P 18 IEEE S HIGH PER, P58
   Kim J, 2008, CONF PROC INT SYMP C, P77, DOI 10.1109/ISCA.2008.19
   Pfister G., 2005, P HIGH PERF INT DIST
   Rong Pan, 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P942, DOI 10.1109/INFCOM.2000.832269
   TAMIR Y, 1992, IEEE T COMPUT, V41, P725, DOI 10.1109/12.144624
   Zats D, 2012, ACM SIGCOMM COMP COM, V42, P139, DOI 10.1145/2377677.2377711
NR 16
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2016
VL 36
IS 6
BP 50
EP 58
DI 10.1109/MM.2015.131
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6EA
UT WOS:000390422600009
DA 2024-07-18
ER

PT J
AU Kim, B
   Heo, S
   Lee, G
   Park, S
   Kim, H
   Kim, J
AF Kim, Bongjun
   Heo, Seonyeong
   Lee, Gyeongmin
   Park, Soyeon
   Kim, Hanjun
   Kim, Jong
TI HETEROGENEOUS DISTRIBUTED SHARED MEMORY FOR LIGHTWEIGHT INTERNET OF
   THINGS DEVICES
SO IEEE MICRO
LA English
DT Article
AB Iot-hdsm is a compiler-runtime cooperative heterogeneous distributed shared memory (hdsm) framework in which the compiler unifies heterogeneous memory layouts of different iot devices and the runtime system provides a shared memory view of the devices. This article describes an implementation of three iot services with iot-hdsm and shows that iot-hdsm simplifies shared data management without harming quality of service.
C1 [Kim, Bongjun; Heo, Seonyeong; Lee, Gyeongmin; Park, Soyeon; Kim, Hanjun; Kim, Jong] Pohang Univ Sci & Technol, Pohang, Gyeongsangbuk D, South Korea.
C3 Pohang University of Science & Technology (POSTECH)
RP Kim, B (corresponding author), Pohang Univ Sci & Technol, Pohang, Gyeongsangbuk D, South Korea.
EM bong90@postech.ac.kr; heosy@postech.ac.kr; paina@postech.ac.kr;
   thdusdl1219@postech.ac.kr; hanjun@postech.ac.kr; jkim@postech.ac.kr
RI Heo, Seonyeong/HPE-8671-2023; Kim, Bongjun/KHU-3170-2024
OI Heo, Seonyeong/0000-0003-0359-1953; Kim, Bongjun/0000-0002-5142-0262;
   Kim, Hanjun/0000-0002-0762-7901
FU CoreLab; Samsung Research Funding Center of Samsung Electronics
   [SRFC-TB1403-04]; HPC Lab
FX We thank the anonymous reviewers and editors for their insightful
   comments and suggestions. We also thank CoreLab and HPC Lab for their
   support and feedback during this work. This work is supported by Samsung
   Research Funding Center of Samsung Electronics under project no.
   SRFC-TB1403-04.
CR Carter J. B., 1995, J PARALLEL DISTRIBUT, P219
   Gay D., 2003, P ACM SIGPLAN C PROG, DOI [10.1145/781131.781133, DOI 10.1145/781131.781133]
   Keleher P., 1992, P 19 ANN INT S COMP, P13
   Lee G, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P521, DOI 10.1145/2830772.2830833
   Scales D. J., 1997, Operating Systems Review, V31, P157, DOI 10.1145/269005.266673
   Zhou YY, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P75, DOI 10.1145/248155.238763
NR 6
TC 4
Z9 4
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2016
VL 36
IS 6
BP 16
EP 24
DI 10.1109/MM.2016.103
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6EA
UT WOS:000390422600004
DA 2024-07-18
ER

PT J
AU Birrittella, MS
   Debbage, M
   Huggahalli, R
   Kunz, J
   Lovett, T
   Rimmer, T
   Underwood, KD
   Zak, RC
AF Birrittella, Mark S.
   Debbage, Mark
   Huggahalli, Ram
   Kunz, James
   Lovett, Tom
   Rimmer, Todd
   Underwood, Keith D.
   Zak, Robert C.
TI ENABLING SCALABLE HIGH-PERFORMANCE SYSTEMS WITH THE INTEL OMNI-PATH
   ARCHITECTURE
SO IEEE MICRO
LA English
DT Article
AB The Intel Omni-Path Architecture enables a multigeneration scalable fabric through innovations including link layer reliability, extended fabric addressing, and optimizations for high-core-count CPUs. It also provides optimizations to address datacenter needs, including link-level traffic flow optimization, partitioning support, quality-of-service support, and a centralized fabric management system. performance metrics from the first-generation host fabric interface and switch implementations demonstrate the OPA's potential.
C1 [Birrittella, Mark S.] Intel, Omni Path Architecture Link Transfer Layer, Santa Clara, CA 95054 USA.
   [Debbage, Mark] Intel, Enterprise & HPC Platform Grp, Santa Clara, CA USA.
   [Huggahalli, Ram] Intel, OPA Grp, Fabr Performance Modeling Team, Santa Clara, CA USA.
   [Kunz, James] Intel, Santa Clara, CA USA.
   [Lovett, Tom] Intel, OPA Grp, Santa Clara, CA USA.
   [Rimmer, Todd] Intel, Omni Path Fabr, Santa Clara, CA USA.
   [Underwood, Keith D.] Intel, Omni Path Architecture Grp, Prod Architecture Team Next Generat Host Fabr Int, Santa Clara, CA USA.
   [Zak, Robert C.] Intel, Omni Path Architecture Grp, Architecture & Technol Pathfinding Effort, Santa Clara, CA USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation; Intel
   Corporation; Intel Corporation; Intel Corporation; Intel Corporation;
   Intel Corporation
RP Birrittella, MS (corresponding author), Intel, Omni Path Architecture Link Transfer Layer, Santa Clara, CA 95054 USA.
EM mark.s.birrittella@intel.com; mark.debbage@intel.com;
   ram.huggahalli@intel.com; james.kunz@intel.com;
   thomas.d.lovett@intel.com; todd.rimmer@intel.com;
   keith.d.underwood@intel.com; robert.c.zak@intel.com
CR [Anonymous], 2012, INT TRUE SCAL FRABR
   [Anonymous], 2014, 8023BJTM2012 IEEE
   Barroso L.A., 2013, The Data Center as a Computer: An Introduction to the Design of Warehouse-Scale Machines
   Birrittella MS, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P1, DOI 10.1109/HOTI.2015.22
   Faanes G., 2012, Proc. of the Int. Conf. on High Performance Comput., Networking, P103
   Grun P, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P34, DOI 10.1109/HOTI.2015.19
   InfiniBand Trade Association, 2000, Infiniband Architecture Specification, Release, 1.0
   ISO/IEC, 1996, 74981 ISOIEC
NR 8
TC 15
Z9 19
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2016
VL 36
IS 4
BP 38
EP 47
DI 10.1109/MM.2016.58
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FS
UT WOS:000384909100008
DA 2024-07-18
ER

PT J
AU Akturk, I
   Kim, NS
   Karpuzcu, UR
AF Akturk, Ismail
   Kim, Nam Sung
   Karpuzcu, Ulya R.
TI DECOUPLED CONTROL AND DATA PROCESSING FOR APPROXIMATE NEAR-THRESHOLD
   VOLTAGE COMPUTING
SO IEEE MICRO
LA English
DT Article
AB The authors exploit the intrinsic error tolerance of emerging Recognition, Mining, and Synthesis (RMS) applications to mitigate variation. RMS applications can tolerate errors emanating from data-intensive program phases rather than control. Thus, the authors reserve reliable cores for control and execute error-tolerant data-intensive phases on error-prone cores. They also provide a design space exploration for decoupled control and data processing to mitigate variation at near-threshold voltages.
C1 [Kim, Nam Sung] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
EM aktur002@umn.edu; nskim@illinois.edu; ukarpuzc@umn.edu
FU NSF [CCF-1421988, CCF-0953603]; DARPA [HR0011-12-2-0019]
FX This work was supported in part by generous grants from the NSF
   (CCF-1421988, CCF-0953603) and DARPA (HR0011-12-2-0019). Nam Sung Kim
   has a financial interest in AMD.
CR [Anonymous], 2011, P 2011 INT C HIGH PE
   [Anonymous], TR81108 PRINC U DEP
   Chang L, 2010, P IEEE, V98, P215, DOI 10.1109/JPROC.2009.2035451
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chippa V, 2011, DES AUT CON, P603
   Cho H., 2012, T COMPUTER AIDED DES, V31, P1560
   de Kruijf M, 2010, CONF PROC INT SYMP C, P497, DOI 10.1145/1816038.1816026
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Dreslinski R.G., 2012, 10 ANN WORKSH DUPL D
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Karpuzcu U. R., 2012, DSN 2012, P1
   Karpuzcu UR, 2014, INT S HIGH PERF COMP, P72, DOI 10.1109/HPCA.2014.6835977
   Karpuzcu UR, 2013, INT S HIGH PERF COMP, P542, DOI 10.1109/HPCA.2013.6522348
   Pinckney N, 2012, DES AUT CON, P1143
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Taylor MB, 2012, DES AUT CON, P1131
NR 16
TC 2
Z9 4
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2015
VL 35
IS 4
BP 70
EP 78
DI 10.1109/MM.2015.85
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CP0VN
UT WOS:000359594300009
DA 2024-07-18
ER

PT J
AU Yoshida, T
   Hondou, M
   Tabata, T
   Kan, R
   Kiyota, N
   Kojima, H
   Hosoe, K
   Okano, H
AF Yoshida, Toshio
   Hondou, Mikio
   Tabata, Takekazu
   Kan, Ryuji
   Kiyota, Naohiro
   Kojima, Hiroyuki
   Hosoe, Koji
   Okano, Hiroshi
TI SPARC64 XIFX: FUJITSU'S NEXT-GENERATION PROCESSOR FOR HIGH-PERFORMANCE
   COMPUTING
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 26 Conference
CY AUG 10-12, 2014
CL Cupertino, CA
AB Sparc64 Xifx, Fujitsu's latest high-performance computing processor, includes a 34-core processor and achieves 1.1 teraflops of peak performance. This chip is designed for massive parallel supercomputer systems that realize high performance for a range of real applications. As groundwork for exascale supercomputing, it made major technological changes from the previous sparc64 processor in the instruction set architecture, microarchitecture, memory modules, and embedded interconnect.
C1 [Yoshida, Toshio] Fujitsu, Next Generat Tech Comp Unit, LSI Dev Div, Minato, Tokyo, Japan.
   [Hondou, Mikio] Fujitsu, Next Generat Tech Comp Unit, Minato, Tokyo, Japan.
   [Tabata, Takekazu] Fujitsu, Enterprise Server Business Unit, Proc Dev Div, Minato, Tokyo, Japan.
   [Kan, Ryuji; Kiyota, Naohiro; Kojima, Hiroyuki] Fujitsu, Enterprise Server Business Unit, Minato, Tokyo, Japan.
   [Hosoe, Koji] Fujitsu, Next Generat Tech Comp Unit, Syst Dev Div, Minato, Tokyo, Japan.
   [Okano, Hiroshi] Fujitsu Labs, Server Technol Lab, Minato, Tokyo, Japan.
C3 Fujitsu Ltd; Fujitsu Ltd; Fujitsu Ltd; Fujitsu Ltd; Fujitsu Ltd; Fujitsu
   Ltd; Fujitsu Laboratories Ltd
RP Yoshida, T (corresponding author), Fujitsu, Next Generat Tech Comp Unit, LSI Dev Div, Minato, Tokyo, Japan.
EM yoshida.toshio@jp.fujitsu.com; hondou@jp.fujitsu.com;
   tabata.takekazu@jp.fujitsu.com; kan.ryuji@jp.fujitsu.com;
   kiyota.naohiro@jp.fujitsu.com; kojima.hiroy-03@jp.fujitsu.com;
   hosoe@jp.fujitsu.com; okano.hiroshi@jp.fujitsu.com
CR Ajima Yuichiro, 2014, Supercomputing. 29th International Conference, ISC 2014. Proceedings: LNCS 8488, P498, DOI 10.1007/978-3-319-07518-1_35
   [Anonymous], 2011, ADV TECHN SUP PRIME
   Fujitsu, 2008, SPARC64 8FX EXT ARCH
   Maruyama T., 2008, HOT CHIPS 20, V20
   Maruyama T, 2010, IEEE MICRO, V30, P30, DOI 10.1109/MM.2010.40
   Yoshida T., 2013, HOT CHIPS 25, V25
   Yoshida T., 2014, HOT CHIPS 26, V26
   Yoshida T, 2013, IEEE MICRO, V33, P16, DOI 10.1109/MM.2013.126
NR 8
TC 6
Z9 6
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2015
VL 35
IS 2
BP 6
EP 14
DI 10.1109/MM.2015.11
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA CG8NQ
UT WOS:000353565400003
DA 2024-07-18
ER

PT J
AU Goiri, I
   Katsak, W
   Le, K
   Nguyen, TD
   Bianchini, R
AF Goiri, Inigo
   Katsak, William
   Kien Le
   Nguyen, Thu D.
   Bianchini, Ricardo
TI DESIGNING AND MANAGING DATACENTERS POWERED BY RENEWABLE ENERGY
SO IEEE MICRO
LA English
DT Article
AB ON-SITE RENEWABLE ENERGY HAS THE POTENTIAL TO REDUCE DATACENTERS' CARBON FOOTPRINT AND POWER AND ENERGY COSTS. THE AUTHORS BUILT PARASOL, A SOLAR-POWERED DATACENTER, AND GREENSWITCH, A SYSTEM FOR SCHEDULING WORKLOADS, TO EXPLORE THIS POTENTIAL IN A CONTROLLED RESEARCH SETTING.
C1 [Goiri, Inigo; Katsak, William; Nguyen, Thu D.; Bianchini, Ricardo] Rutgers State Univ, Dept Comp Sci, Piscataway, NJ 08854 USA.
   [Kien Le] Rutgers State Univ, Piscataway, NJ 08854 USA.
C3 Rutgers University System; Rutgers University New Brunswick; Rutgers
   University System; Rutgers University New Brunswick
RP Goiri, I (corresponding author), Rutgers State Univ, Dept Comp Sci, 110 Frelinghuysen Rd, Piscataway, NJ 08854 USA.
EM goiri@cs.rutgers.edu
OI Nguyen, Thu/0000-0003-2843-1796
FU NSF [CSR-1117368]; Rutgers Green Computing Initiative
FX We thank Abhishek Bhattacharjee, David Meisner, Santosh Nagarakatte,
   Anand Sivasubramaniam, and Thomas F. Wenisch for comments that helped us
   improve this article. We are also grateful to our sponsors, NSF grant
   CSR-1117368, and the Rutgers Green Computing Initiative. Finally, we are
   indebted to Joan Stanton, Heidi Szymanski, Jon Tenenbaum, Chuck
   Depasquale, SMA America, and Michael J. Pazzani for their extensive help
   in building and funding Parasol.
CR Aksanli B., 2011, Proceedings of the 4th Workshop on Power-Aware Computing and Systems, p5:1, DOI [10.1109/mc.2012.249, DOI 10.1109/MC.2012.249]
   EPFL, 2012, CLOUDSUITE
   Goiri I., 2011, P 2011 INT C HIGH PE
   Goiri I, 2013, ACM SIGPLAN NOTICES, V48, P51, DOI 10.1145/2499368.2451123
   Goiri Inigo, 2012, P 7 ACM EUR C COMP S, P57, DOI [DOI 10.1145/2168836.2168843, 10.1145/2168836, DOI 10.1145/2168836]
   Govindan S, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P75
   Koomey Jonathan., 2011, A report by Analytical Press, completed at the request of The New York Times
   Krioukov Andrew., 2011, IEEE DATA ENG B, V34, P3
   Li C, 2012, CONF PROC INT SYMP C, P512
   Mankoff J, 2008, COMPUTER, V41, P102, DOI 10.1109/MC.2008.307
   Sharma N, 2011, ACM SIGPLAN NOTICES, V46, P185, DOI [10.1145/1961295.1950389, 10.1145/1961296.1950389]
   Yanpei Chen, 2011, Proceedings of the 2011 IEEE 19th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS 2011), P390, DOI 10.1109/MASCOTS.2011.12
   Zhenhua Liu, 2012, Performance Evaluation Review, V40, P175, DOI 10.1145/2318857.2254779
NR 13
TC 38
Z9 40
U1 1
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 8
EP 16
DI 10.1109/MM.2014.6
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100003
DA 2024-07-18
ER

PT J
AU Sell, J
   O'Connor, P
AF Sell, John
   O'Connor, Patrick
TI THE XBOX ONE SYSTEM ON A CHIP AND KINECT SENSOR
SO IEEE MICRO
LA English
DT Article
C1 [Sell, John; O'Connor, Patrick] Microsoft, Mountain View, CA 94043 USA.
C3 Microsoft
RP Sell, J (corresponding author), Microsoft, 1085 Ave, Mountain View, CA 94043 USA.
EM jsell@microsoft.com
CR AMD-V Nested Paging, 2008, AMD 5 NEST PAG
   Andrews J, 2006, IEEE MICRO, V26, P25, DOI 10.1109/MM.2006.45
   Bamji C.S., 2014, P INT SOL S IN PRESS
   Piatti D, 2012, REMOTE SENS-BASEL, V4, P1069, DOI 10.3390/rs4041069
   Rupley J., 2012, HOT CHIPS, V24
NR 5
TC 83
Z9 104
U1 0
U2 16
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2014
VL 34
IS 2
BP 44
EP 53
DI 10.1109/MM.2014.9
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RL
UT WOS:000337894500006
DA 2024-07-18
ER

PT J
AU Hari, SKS
   Adve, SV
   Naeimi, H
   Ramachandran, P
AF Hari, Siva Kumar Sastry
   Adve, Santa V.
   Naeimi, Helia
   Ramachandran, Pradeep
TI RELYZER: APPLICATION RESILIENCY ANALYZER FOR TRANSIENT FAULTS
SO IEEE MICRO
LA English
DT Article
AB Silent data corruptions (SDCs) from in-field transient faults pose a threat to future systems. RELYZER, A resiliency analysis technique, systematically analyzes an application and identifies virtually all program locations that produce SDCs. The analysis enables identifying the lowest cost detectors to protect an application, providing a quantitative foundation for low-cost application-centric resiliency solutions, error-resilient programming models, and faster evaluation methodologies.
C1 [Hari, Siva Kumar Sastry; Adve, Santa V.] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Hari, SKS (corresponding author), Univ Illinois, Siebel Ctr Comp Sci, 201 North Goodwin Ave, Urbana, IL 61801 USA.
EM swat@cs.uiuc.edu
FU Gigascale Systems Research Center; FCRP, an SRC program; US National
   Science Foundation [CCF 0811693]; IBM; Intel
FX This work is supported in part by the Gigascale Systems Research Center
   (funded under FCRP, an SRC program) and the US National Science
   Foundation under grant CCF 0811693. This work was done when Pradeep
   Ramachandran was a graduate student at the University of Illinois at
   Urbana-Champaign, supported by IBM and Intel.
CR [Anonymous], 2005, ACM Trans. Archit. Code Optim
   [Anonymous], 2012, Proceedings of the 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks
   Feng SG, 2010, ACM SIGPLAN NOTICES, V45, P385, DOI 10.1145/1735971.1736063
   Hari Siva Kumar Sastry, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P122
   Li ML, 2008, ACM SIGPLAN NOTICES, V43, P265, DOI 10.1145/1353536.1346315
   Lyle G, 2009, I C DEPEND SYS NETWO, P584, DOI 10.1109/DSN.2009.5270291
   Pattabiraman K, 2005, 11th Pacific Rim International Symposium on Dependable Computing, Proceedings, P75, DOI 10.1109/PRDC.2005.19
   Racunas P, 2007, INT S HIGH PERF COMP, P169
   Ramachandran P., 2011, THESIS U ILLINOIS UR
   Sahoo SK, 2008, I C DEPEND SYS NETWO, P70, DOI 10.1109/DSN.2008.4630072
   Wang NJ, 2006, IEEE T DEPEND SECURE, V3, P188, DOI 10.1109/TDSC.2006.40
NR 11
TC 24
Z9 29
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 58
EP 66
DI 10.1109/MM.2013.30
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sanchez, D
   Kozyrakis, C
AF Sanchez, Daniel
   Kozyrakis, Christos
TI SCALABLE AND EFFICIENT FINE-GRAINED CACHE PARTITIONING WITH VANTAGE
SO IEEE MICRO
LA English
DT Article
AB THE VANTAGE CACHE-PARTITIONING TECHNIQUE ENABLES CONFIGURABILITY AND QUALITY-OF-SERVICE GUARANTEES IN LARGE-SCALE CHIP MULTIPROCESSORS WITH SHARED CACHES. CACHES CAN HAVE HUNDREDS OF PARTITIONS WITH SIZES SPECIFIED AT CACHE LINE GRANULARITY, WHILE MAINTAINING HIGH ASSOCIATIVITY AND STRICT ISOLATION AMONG PARTITIONS.
C1 [Sanchez, Daniel] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
C3 Stanford University
RP Sanchez, D (corresponding author), Gates Hall,Room 354, Stanford, CA 94305 USA.
EM sanchezd@stanford.edu
FU Hewlett-Packard Stanford School of Engineering
FX We thank Woongki Baek, Asaf Cidon, Christina Delimitrou, Jacob Leverich,
   David Lo, Tomer London, and the anonymous reviewers for their useful
   feedback. Daniel Sanchez was supported by a Hewlett-Packard Stanford
   School of Engineering fellowship.
CR [Anonymous], 2011, TILE GX 3000 SER OV
   Chiou D, 2000, DES AUT CON, P416, DOI 10.1145/337292.337523
   Hsu L.R., 2006, PACT 06, P13, DOI DOI 10.1145/1152154.1152161
   Kelm JH, 2009, CONF PROC INT SYMP C, P140, DOI 10.1145/1555815.1555774
   Lin J, 2008, INT S HIGH PERF COMP, P339
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Ranganathan P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P214, DOI [10.1145/342001.339685, 10.1109/ISCA.2000.854392]
   Sanchez D., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P187, DOI 10.1109/MICRO.2010.20
   Sanchez D, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P57, DOI 10.1145/2024723.2000073
   Seznec A., 1993, Computer Architecture News, V21, P169, DOI 10.1145/173682.165152
   Shin J.L., P IEEE INT SOL STAT, P98
   Suh GE, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P117
   Varadarajan K, 2006, INT SYMP MICROARCH, P433
   Wu C.-J., 2008, P 7 ANN WORKSH DUPL
   Xie YJ, 2009, CONF PROC INT SYMP C, P174, DOI 10.1145/1555815.1555778
NR 15
TC 17
Z9 18
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 26
EP 37
DI 10.1109/MM.2012.19
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200005
DA 2024-07-18
ER

PT J
AU Branover, A
   Foley, D
   Steinman, M
AF Branover, Alexander
   Foley, Denis
   Steinman, Maurice
TI AMD FUSION APU: LLANO
SO IEEE MICRO
LA English
DT Article
AB The llano variant of the AMD fusion accelerated processor unit (APU) deploys AMD turbo core technology to maximize processor performance within the system's thermal design limits. Low-power design and performance/watt ratio optimization were key design approaches, and power gating is implemented pervasively across the APU.
RP Branover, A (corresponding author), 783 Newton St, Chestnut Hill, MA 02467 USA.
EM alex.branover@amd.com
OI Subramoni, Hari/0000-0002-1200-2754
CR [Anonymous], 2009, Advanced Configuration Power Interface (ACPI)
NR 1
TC 79
Z9 99
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2012
VL 32
IS 2
BP 28
EP 37
DI 10.1109/MM.2012.2
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 921DQ
UT WOS:000302458600006
DA 2024-07-18
ER

PT J
AU Huang, W
   Rajamani, K
   Stan, MR
   Skadron, K
AF Huang, Wei
   Rajamani, Karthick
   Stan, Mircea R.
   Skadron, Kevin
TI SCALING WITH DESIGN CONSTRAINTS: PREDICTING THE FUTURE OF BIG CHIPS
SO IEEE MICRO
LA English
DT Article
ID PROCESSOR
AB The past few years have witnessed high-end processors with increasing numbers of cores and larger dies. With limited instruction-level parallelism, chip power constraints, and technology-scaling limitations, designers have embraced multiple cores rather than single-core performance scaling to improve chip throughput. This article examines whether this approach is sustainable by scaling from a state-of-the-art big-chip design point using analytical models.
C1 [Huang, Wei; Rajamani, Karthick] IBM Res Austin, Power Aware Syst Dept, Austin, TX 78758 USA.
   [Stan, Mircea R.] Univ Virginia, Charles L Brown Dept Elect & Comp Engn, Charlottesville, VA 22903 USA.
   [Skadron, Kevin] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
C3 University of Virginia; University of Virginia
RP Huang, W (corresponding author), IBM Res Austin, Power Aware Syst Dept, 11501 Burnet Rd,MS 904-6E-017, Austin, TX 78758 USA.
EM huangwe@us.ibm.com
RI Skadron, Kevin/AAE-5987-2022; Stan, Mircea/L-6219-2019; Skadron,
   Kevin/AAG-8835-2020
OI Skadron, Kevin/0000-0002-8091-9302; Stan, Mircea/0000-0003-0577-9976; 
FU National Science Foundation [MCDA-0903471, CRI-0551630]; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [0903471] Funding Source: National Science Foundation
FX We thank the anonymous reviewers for their constructive and insightful
   feedback. We also thank Mark Sweet and Michael Floyd at the IBM System
   and Technology Group, as well as Anne Gattiker, Jente B. Kuang, and
   Peter Hofstee at IBM Research-Austin, for insightful discussions. This
   work was supported in part by National Science Foundation grants
   MCDA-0903471 and CRI-0551630.
CR [Anonymous], 2010, ASPLOS, DOI DOI 10.1145/1736020.1736044
   [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Borkar S, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P2, DOI 10.1109/VDAT.2010.5496640
   Chung E. S., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P225, DOI 10.1109/MICRO.2010.36
   Curran B, 2007, IBM J RES DEV, V51, P715, DOI 10.1147/rd.516.0715
   Fischer T., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P78, DOI 10.1109/ISSCC.2011.5746227
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Huang W, 2008, DES AUT CON, P746
   Huang W, 2010, P IEEE SEMICOND THER, P191, DOI 10.1109/STHERM.2010.5444293
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Karpuzcu Ulya R., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P447, DOI 10.1145/1669112.1669169
   KEANE A, 2004, HOTCHIPS, P16
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   WARE M, 2010, P IEEE 16 INT S HIGH, DOI DOI 10.1109/HPCA.2010.5416627
   Wendel Dieter, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P102, DOI 10.1109/ISSCC.2010.5434074
   Zhang K, 2009, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-88497-4_1
   2010, NVIDIAS NEXT GENERAT
NR 19
TC 77
Z9 92
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2011
VL 31
IS 4
BP 16
EP 29
DI 10.1109/MM.2011.42
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 798TF
UT WOS:000293234400004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Papa, D
   Viswanathan, N
   Sze, C
   Li, Z
   Nam, GJ
   Alpert, C
   Markov, IL
AF Papa, David
   Viswanathan, Natarajan
   Sze, Cliff
   Li, Zhuo
   Nam, Gi-Joon
   Alpert, Charles
   Markov, Igor L.
TI PHYSICAL SYNTHESIS WITH CLOCK-NETWORK OPTIMIZATION FOR LARGE SYSTEMS ON
   CHIPS
SO IEEE MICRO
LA English
DT Article
AB In traditional physical-synthesis methodologies, the placement of flip-flops and latches is problematic, especially for large systems on chips. A next-generation electronic-design-automation methodology improves timing closure through clock-network synthesis and placement of flip-flops and latches to avoid timing disruptions or immediately recover from them. When evaluated on large cpu designs, the methodology saw double-digit improvements in timing, wirelength, and area versus current technology.
C1 [Nam, Gi-Joon] IBM Austin Res Lab, Design Prod Grp NJDJ, Austin, TX 78758 USA.
   [Alpert, Charles] IBM Austin Res Lab, Design Prod Grp, Austin, TX 78758 USA.
   [Markov, Igor L.] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM); University of Michigan System; University of Michigan
RP Nam, GJ (corresponding author), IBM Austin Res Lab, Design Prod Grp NJDJ, 11501 Burnet Rd,MS 904-6G017, Austin, TX 78758 USA.
EM gnam@us.ibm.com
CR Alpert CJ, 2007, P IEEE, V95, P573, DOI 10.1109/JPROC.2006.890096
   [Anonymous], 2009, INT TECHNOLOGY ROADM
   Chan YH, 2003, DES AUT CON, P696, DOI 10.1109/DAC.2003.1219108
   Chang YT, 2010, ICCAD-IEEE ACM INT, P218, DOI 10.1109/ICCAD.2010.5654155
   Cheon Y, 2005, DES AUT CON, P795, DOI 10.1109/DAC.2005.193924
   CHINNERY D, 2010, CLOSING POWER GAP AS
   Chinnery D., 2002, CLOSING GAP ASIC CUS
   Li Z, 2005, ASIA S PACIF DES AUT, P13
   Papa DA, 2008, IEEE T COMPUT AID D, V27, P2156, DOI 10.1109/TCAD.2008.2006155
   SELIM SZ, 1984, IEEE T PATTERN ANAL, V6, P81, DOI 10.1109/TPAMI.1984.4767478
   Viswanathan N, 2007, ASIA S PACIF DES AUT, P135
NR 11
TC 29
Z9 36
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2011
VL 31
IS 4
BP 51
EP 62
DI 10.1109/MM.2011.41
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 798TF
UT WOS:000293234400007
DA 2024-07-18
ER

PT J
AU Wittenbrink, CM
   Kilgariff, E
   Prabhu, A
AF Wittenbrink, Craig M.
   Kilgariff, Emmett
   Prabhu, Arjun
TI FERMI GF100 GPU ARCHITECTURE
SO IEEE MICRO
LA English
DT Article
AB THE FERMI GF100 IS A GPU ARCHITECTURE THAT PROVIDES SEVERAL NEW CAPABILITIES BEYOND THE NVIDIA GT200 OR TESLA ARCHITECTURE. THE FERMI ARCHITECTURE OFFERS UP TO 512 CUDA CORES AND SPECIAL FEATURES FOR GAMING AND HIGH-PERFORMANCE COMPUTING. THIS ARTICLE DESCRIBES THE GPU'S NEW CAPABILITIES FOR TESSELLATION, PHYSICS PROCESSING, AND COMPUTATIONAL GRAPHICS.
C1 [Wittenbrink, Craig M.] Nvidia, 3D Comp Graph, Santa Clara, CA 95050 USA.
   [Kilgariff, Emmett] Nvidia, GPU Grp, Santa Clara, CA 95050 USA.
   [Prabhu, Arjun] Nvidia, GPU ASIC Engn, Santa Clara, CA 95050 USA.
C3 Nvidia Corporation; Nvidia Corporation; Nvidia Corporation
RP Wittenbrink, CM (corresponding author), Nvidia, 3D Comp Graph, 2701 San Tomas Expressway, Santa Clara, CA 95050 USA.
EM cwittenbrink@nvidia.com
CR [Anonymous], 2010, NVIDIA GF100 World's Fastest GPU Delivering Great Gaming Performance with True Geometric Realism
   *MICR, 2010, MSDN TESS OV
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   NVIDIA, 2009, FERM NVIDIAS NEXT GE
   Purcell T., 2010, HIGH PERF GRAPH C HO, P6
   WITTENBRINK CM, 2010, IEEE HOT CHIPS
NR 6
TC 102
Z9 138
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2011
VL 31
IS 2
BP 50
EP 59
DI 10.1109/MM.2011.24
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 750EK
UT WOS:000289527500007
DA 2024-07-18
ER

PT J
AU Kozyrakis, C
   Kansal, A
   Sankar, S
   Vaid, K
AF Kozyrakis, Christos
   Kansal, Aman
   Sankar, Sriram
   Vaid, Kushagra
TI SERVER ENGINEERING INSIGHTS FOR LARGE-SCALE ONLINE SERVICES
SO IEEE MICRO
LA English
DT Article
AB The rapid growth of online services in the last decade has led to the development of large data centers to host these workloads. These large-scale online, user-facing services have unique engineering and capacity provisioning design requirements. The authors explore these requirements, focusing on system balancing, the impact of technology trends, and the challenges of online service workloads.
C1 [Kozyrakis, Christos] Stanford Univ, Stanford, CA 94305 USA.
C3 Stanford University
RP Kansal, A (corresponding author), 1 Microsoft Way, Redmond, WA 98052 USA.
EM Kansal@microsoft.com
CR Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Chaiken R, 2008, PROC VLDB ENDOW, V1, P1265, DOI 10.14778/1454159.1454166
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Gray J., 2000, Proceedings of 16th International Conference on Data Engineering (Cat. No.00CB37073), P3, DOI 10.1109/ICDE.2000.839382
   Hamilton J, 2008, DATACENTER TCO MODEL
   Kavalanekar S, 2009, LECT NOTES COMPUT SC, V5895, P132, DOI 10.1007/978-3-642-10424-4_10
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Leventhal A, 2008, COMMUN ACM, V51, P47, DOI 10.1145/1364782.1364796
   Olukotun K., 2005, ACM Queue, V3, P26, DOI 10.1145/1095408.1095418
   PATTERSON D, 2004, COMM ACM, V47
   REDDI VJ, 2010, P ACM IEEE INT S COM
NR 11
TC 57
Z9 72
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2010
VL 30
IS 4
BP 8
EP 19
DI 10.1109/MM.2010.73
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 639CT
UT WOS:000280949100003
DA 2024-07-18
ER

PT J
AU Moreira, JE
   Karidis, JP
AF Moreira, Jose E.
   Karidis, John P.
TI THE CASE FOR FULL-THROTTLE COMPUTING: AN ALTERNATIVE DATACENTER DESIGN
   STRATEGY
SO IEEE MICRO
LA English
DT Article
AB The authors argue that the minimum cost of computing can be provided by consolidating real-time workloads onto relatively large servers, which can operate at high utilization while maintaining required response time, and then filling the remaining overhead capacity with batch-like workloads sold at a significantly reduced price.
C1 [Moreira, Jose E.; Karidis, John P.] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
C3 International Business Machines (IBM)
RP Moreira, JE (corresponding author), IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
EM jmoreira@us.ibm.com; karidis@us.ibm.com
RI Moreira, Jose/KMX-4138-2024
CR Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Fan XB, 2007, CONF PROC INT SYMP C, P13, DOI 10.1145/1273440.1250665
   Karidis J, 2009, CF'09: CONFERENCE ON COMPUTING FRONTIERS & WORKSHOPS, P185
   LEVIN M, 2006, BEST PRACTICES BENCH
   PATEL CD, 2005, HPL2005107R1
   Turner W. P., 2008, COST MODEL DOLLARS P
   VOGELS W, 2008, ACM QUEUE, V6, P20
NR 7
TC 6
Z9 7
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2010
VL 30
IS 4
BP 25
EP 28
DI 10.1109/MM.2010.74
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 639CT
UT WOS:000280949100005
DA 2024-07-18
ER

PT J
AU Lim, H
   Kim, SY
AF Lim, Hyesook
   Kim, So Yeon
TI TUPLE PRUNING USING BLOOM FILTERS FOR PACKET CLASSIFICATION
SO IEEE MICRO
LA English
DT Article
AB TUPLE PRUNING FOR PACKET CLASSIFICATION PROVIDES FAST SEARCH AND A LOW IMPLEMENTATION COMPLEXITY. THE TUPLE PRUNING ALGORITHM REDUCES THE SEARCH SPACE TO A SUBSET OF TUPLES DETERMINED BY INDIVIDUAL FIELD LOOKUPS THAT CAUSE OFF-CHIP MEMORY ACCESSES. THE AUTHORS PROPOSE A TUPLE-PRUNING ALGORITHM THAT REDUCES THE SEARCH SPACE THROUGH BLOOM FILTER QUERIES, WHICH DO NOT REQUIRE OFF-CHIP MEMORY ACCESSES.
C1 [Lim, Hyesook; Kim, So Yeon] Ewha Womans Univ, Dept Elect Engn, Seoul 120750, South Korea.
C3 Ewha Womans University
RP Lim, H (corresponding author), Ewha Womans Univ, Dept Elect Engn, Seoul 120750, South Korea.
EM hlim@ewha.ac.kr
RI Lim, Hyesook/C-5530-2016
OI Lim, Hyesook/0000-0001-9857-937X
FU Korean government [2010-0000483]; Korean Ministry of Knowledge Economy
   [NIPA-2010-C1090-1011-0010]
FX This work was supported by the National Research Foundation of Korea
   (NRF) through a grant funded by the Korean government (2010-0000483) and
   by the Korean Ministry of Knowledge Economy under the HNRC-ITRC support
   program supervised by the NIPA (NIPA-2010-C1090-1011-0010).
CR Chao HJ, 2002, P IEEE, V90, P1518, DOI 10.1109/JPROC.2002.802001
   Dharmapurikar Sarang, 2006, ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2006), P61, DOI 10.1109/ANCS.2006.4579524
   Dharmapurikar S, 2006, IEEE ACM T NETWORK, V14, P397, DOI 10.1109/TNET.2006.872576
   Haoyu Song, 2006, ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2006), P41, DOI 10.1109/ANCS.2006.4579522
   Lim H, 2007, COMPUT COMMUN, V30, P1396, DOI 10.1016/j.comcom.2007.01.004
   Martinez CJ, 2009, IEEE ACM T NETWORK, V17, P1916, DOI 10.1109/TNET.2009.2014949
   Song Haoyu., 2005, Proceedings of the 2005 Conference on Applications, Technologies, Architectures, and Protocols for Computer Communications, SIGCOMM '05, P181, DOI DOI 10.1145/1080091.1080114.
   Srinivasan V, 1999, COMP COMM R, V29, P135, DOI 10.1145/316194.316216
   Srinivasan V., 1998, P IEEEACM SIGCOMM, P191
   Taylor DE, 2007, IEEE ACM T NETWORK, V15, P499, DOI 10.1109/TNET.2007.893156
   Yu F, 2005, IEEE MICRO, V25, P50, DOI 10.1109/MM.2005.8
   Yu H, 2008, IEEE INFOCOM SER, P2467
NR 12
TC 29
Z9 31
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2010
VL 30
IS 3
BP 48
EP 58
DI 10.1109/MM.2010.44
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 622ON
UT WOS:000279673200006
DA 2024-07-18
ER

PT J
AU Conway, P
   Kalyanasundharam, N
   Donley, G
   Lepak, K
   Hughes, B
AF Conway, Pat
   Kalyanasundharam, Nathan
   Donley, Gregg
   Lepak, Kevin
   Hughes, Bill
TI CACHE HIERARCHY AND MEMORY SUBSYSTEM OF THE AMD OPTERON PROCESSOR
SO IEEE MICRO
LA English
DT Article
AB The 12-core AMD opteron processor, code-named "Magny Cours,'' combines advances in silicon, packaging, interconnect, cache coherence protocol, and server architecture to increase the compute density of high-volume commodity 2P/4P blade servers while operating within the same power envelope as earlier-generation amd opteron processors. A key enabling feature, the probe filter, reduces both the bandwidth overhead of traditional broadcast-based coherence and memory latency.
C1 [Conway, Pat; Kalyanasundharam, Nathan; Donley, Gregg; Lepak, Kevin; Hughes, Bill] Adv Micro Devices Inc, Sunnyvale, CA 95070 USA.
C3 Advanced Micro Devices
RP Conway, P (corresponding author), Adv Micro Devices Inc, MS 362,1 AMD Pl, Sunnyvale, CA 95070 USA.
EM Pat.Conway@amd.com
CR [Anonymous], 2007, Computer Architecture: A Quantitative Approach
   ASANOVIC K, 2006, UCBEECS2006183 EL EN
   Brutlag J., SPEED MATTERS GOOGLE
   Conway P, 2007, IEEE MICRO, V27, P10, DOI 10.1109/MM.2007.43
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Kleen A., 2004, NUMA API LINUX
   Moore C, 2009, INTEGR CIRCUIT SYST, P173, DOI 10.1007/978-1-4419-0263-4_6
   Olukotun K., 2007, CHIP MULTIPROCESSOR
NR 9
TC 114
Z9 155
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2010
VL 30
IS 2
BP 16
EP 29
DI 10.1109/MM.2010.31
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 580TS
UT WOS:000276473900004
DA 2024-07-18
ER

PT J
AU Kim, JY
   Kim, M
   Lee, S
   Oh, J
   Oh, S
   Yoo, HJ
AF Kim, Joo-Young
   Kim, Minsu
   Lee, Seungjin
   Oh, Jinwook
   Oh, Sejong
   Yoo, Hoi-Jun
TI REAL-TIME OBJECT RECOGNITION WITH NEURO-FUZZY CONTROLLED WORKLOAD-AWARE
   TASK PIPELINING
SO IEEE MICRO
LA English
DT Article
ID VISUAL-ATTENTION; PARALLEL PROCESSOR; GOPS
AB A PROPOSED OBJECT RECOGNITION PROCESSOR LIGHTENS ITS WORKLOAD BY ESTIMATING GLOBAL REGION-OF-INTEREST FEATURES. A NEURO-FUZZY CONTROLLER PERFORMS INTELLIGENT ROI ESTIMATION BY MIMICKING THE HUMAN VISUAL SYSTEM, THEN MANAGES THE PROCESSOR'S OVERALL PIPELINE STAGES USING WORKLOAD-AWARE TASK SCHEDULING AND APPLIED DATABASE SIZE CONTROL. THE NFC PERFORMS WORKLOAD-AWARE DYNAMIC POWER MANAGEMENT TO REDUCE THE PROPOSED PROCESSOR'S POWER CONSUMPTION.
C1 [Kim, Joo-Young] Korea Adv Inst Sci & Technol, Div Elect Eng, Sch Elect Eng & Comp Sci, Taejon 305701, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Kim, JY (corresponding author), Korea Adv Inst Sci & Technol, Div Elect Eng, Sch Elect Eng & Comp Sci, 335 Gwahak Ro, Taejon 305701, South Korea.
EM trample7@eeinfo.kaist.ac.kr
RI YOO, HOI-JUN/C-1558-2011; Kim, Joo-Young/Y-3583-2019
CR Abbo AA, 2008, IEEE J SOLID-ST CIRC, V43, P192, DOI 10.1109/JSSC.2007.909328
   [Anonymous], 1996, COLUMBIA OBJECT IMAG
   Hebb D.O., 1949, ORG BEHAV NEUROPSYCH
   Itti L, 1998, IEEE T PATTERN ANAL, V20, P1254, DOI 10.1109/34.730558
   Keating M., 2007, Low Power Methodology Manual: For System-on-Chip Design
   Kim D, 2007, IEEE CUST INTEGR CIR, P443
   Kim JY, 2008, IEEE ASIAN SOLID STA, P177, DOI 10.1109/ASSCC.2008.4708757
   KIM JY, 2009, IEEE ISSCC FEB, P150
   Kim K, 2009, IEEE J SOLID-ST CIRC, V44, P136, DOI 10.1109/JSSC.2008.2007157
   Kim M, 2009, SYMP VLSI CIRCUITS, P260
   Ko Teresa, 2007, 2007 First ACM/IEEE International Conference on Distributed Smart Cameras, P313, DOI 10.1109/ICDSC.2007.4357539
   Kwon B, 2008, CONSUM COMM NETWORK, P1030, DOI 10.1109/ccnc08.2007.235
   Kyo S, 2003, ISSCC DIG TECH PAP I, V46, P48
   KYO S, 2007, P ACM INT C SUP JUN, P253
   Lee S, 2008, SYMP VLSI CIRCUITS, P26, DOI 10.1109/VLSIC.2008.4585938
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Ouerhani N, 2003, THESIS U NEUCHATEL S
   Rothganger F, 2006, INT J COMPUT VISION, V66, P231, DOI 10.1007/s11263-005-3674-1
   Walther D, 2005, COMPUT VIS IMAGE UND, V100, P41, DOI 10.1016/j.cviu.2004.09.004
   Zhang XD, 2008, I C WIREL COMM NETW, P11001
NR 20
TC 6
Z9 6
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2009
VL 29
IS 6
BP 28
EP 43
DI 10.1109/MM.2009.102
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ER
UT WOS:000273096300006
DA 2024-07-18
ER

PT J
AU Tuck, J
   Ahn, W
   Torrellas, J
   Ceze, L
AF Tuck, James
   Ahn, Wonsun
   Torrellas, Josep
   Ceze, Luis
TI SOFTSIG: SOFTWARE-EXPOSED HARDWARE SIGNATURES FOR CODE ANALYSIS AND
   OPTIMIZATION
SO IEEE MICRO
LA English
DT Article
AB MANY CODE ANALYSIS TECHNIQUES FOR OPTIMIZATION, DEBUGGING, AND PARALLELIZATION MUST PERFORM RUNTIME DISAMBIGUATION OF ADDRESS SETS. HARDWARE SIGNATURES SUPPORT SUCH OPERATIONS EFFICIENTLY AND WITH LOW COMPLEXITY. SOFTSIG EXPOSES HARDWARE SIGNATURES TO SOFTWARE THROUGH INSTRUCTIONS THAT CONTROL WHICH ADDRESSES TO COLLECT AND WHICH TO DISAMBIGUATE AGAINST. THE MEMOISE ALGORITHM DEMONSTRATES SOFTSIG'S VERSATILITY BY DETECTING AND ELIMINATING REDUNDANT FUNCTION CALLS.
C1 [Tuck, James] N Carolina State Univ, Ctr Efficient Secure & Reliable Comp, Raleigh, NC 27695 USA.
   [Ahn, Wonsun] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
   [Ceze, Luis] Univ Washington, Seattle, WA 98195 USA.
C3 North Carolina State University; University of Illinois System;
   University of Illinois Urbana-Champaign; University of Washington;
   University of Washington Seattle
RP Tuck, J (corresponding author), N Carolina State Univ, Ctr Efficient Secure & Reliable Comp, Campus Box 7256, Raleigh, NC 27695 USA.
EM jtuck@ncsu.edu
RI Tuck, James/I-3418-2018
OI Tuck, James/0000-0001-8975-0294
CR [Anonymous], 1994, P ASPLOS
   Ceze L, 2006, CONF PROC INT SYMP C, P227, DOI 10.1145/1150019.1136506
   Ding YW, 2004, PR IEEE SEN ARRAY, P279
   *INT CORP, 2007, INT 64 IA 32 ARC B 2, V3
   Krishnan V, 1999, IEEE T COMPUT, V48, P866, DOI 10.1109/12.795218
   Luk Chi-Keung, 2005, P 2005 ACM SIGPLAN C, P190, DOI [DOI 10.1145/1064978.1065034, 10.1145]
   Minh CC, 2007, CONF PROC INT SYMP C, P69, DOI 10.1145/1273440.1250673
   Renau J., 2005, SESC Simulator
   Sethumadhavan S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P399
   SOHI GS, 1995, ACM COMP AR, P414, DOI 10.1109/ISCA.1995.524580
   Tuck J, 2008, ACM SIGPLAN NOTICES, V43, P145, DOI 10.1145/1353536.1346300
   Yen L, 2007, INT S HIGH PERF COMP, P261
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 84
EP 95
DI 10.1109/MM.2009.15
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700010
DA 2024-07-18
ER

PT J
AU Chowdhury, SR
   Saha, H
AF Chowdhury, Shubhajit Roy
   Saha, Hiranmay
TI A HIGH-PERFORMANCE FPGA-BASED FUZZY PROCESSOR ARCHITECTURE FOR MEDICAL
   DIAGNOSIS
SO IEEE MICRO
LA English
DT Article
ID TELEMEDICINE; SYSTEM
AB AN AUTO-DECISION-MAKING SYSTEM FOR MEDICAL DIAGNOSIS COULD HELP MAKE UP FOR THE LACK OF PHYSICIANS IN RURAL AREAS OF MANY THIRD-WORLD COUNTRIES. THIS HIGH-PERFORMANCE, LOW-POWER, PIPELINED PARALLEL FUZZY PROCESSOR BASED ON A DEDICATED SINGLE-CHIP ARCHITECTURE PERFORMS HIGH-SPEED FUZZY INFERENCES WITH PROCESSING SPEED UP TO 5.0 MFLIPS AT A CLOCK FREQUENCY OF 40 MHz USING 256 RULES HAVING ONE CONSEQUENT EACH, 16 INPUT VARIABLES, AND 16-BIT RESOLUTION. THE PROCESSOR OPERATES IN REAL TIME PRODUCING RESULTS WITHIN AN INTERVAL OF 1.92 mu S. THE PROCESSOR IMPLEMENTED ON BOARD CONSUMES AS LOW AS 70 MILLIWATT POWER. THE PROCESSOR PERFORMS MEDICAL DIAGNOSIS WITH 97.5 PERCENT ACCURACY.
C1 [Chowdhury, Shubhajit Roy; Saha, Hiranmay] Jadavpur Univ, Dept Elect & Telecommun Engn, IC Design & Fabricat Ctr, Kolkata 700032, India.
   [Chowdhury, Shubhajit Roy] Jadavpur Univ, Dept Elect & Telecommun, IC Design & Fabricat Ctr, Kolkata 700032, India.
C3 Jadavpur University; Jadavpur University
RP Chowdhury, SR (corresponding author), Jadavpur Univ, Dept Elect & Telecommun Engn, IC Design & Fabricat Ctr, Kolkata 700032, India.
EM shubhajit@juiccentre.res.in; hsaha@juiccentre.res.in
RI Chowdhury, Shubhajit Roy/K-8748-2018
OI Chowdhury, Shubhajit Roy/0000-0003-1878-6657
FU The Ministry of Communications and Information Technology, Government of
   India
FX The Ministry of Communications and Information Technology, Government of
   India, provided the necessary support to carry out the work. Thanks are
   also due to Kaushik Chakraborty of Chittaranjan National Medical College
   and Hospital for, providing the necessary data to test the accuracy of
   diagnosis performed by the proposed fuzzy processor.
CR Chowdhury SR, 2008, MICROPROCESS MICROSY, V32, P107, DOI 10.1016/j.micpro.2007.12.001
   Eren A, 2008, J MED SYST, V32, P31, DOI 10.1007/s10916-007-9104-x
   Figueiredo M., 1993, IEEE Transactions on Fuzzy Systems, V1, P156, DOI 10.1109/91.227382
   Fletcher B. H., 2005, EMB SYST C SAN FRANC, P1
   GIBBS AL, 1998, PRIMARY CARDIOLOGY
   *IND MED SOC, 2003, TECHN REP TECHN WORK
   Wootton R, 1996, BRIT MED J, V313, P1375, DOI 10.1136/bmj.313.7069.1375
NR 7
TC 12
Z9 13
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2008
VL 28
IS 5
BP 38
EP 52
DI 10.1109/MM.2008.63
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 362AK
UT WOS:000260170400005
DA 2024-07-18
ER

PT J
AU Muralimanohar, N
   Balasubramonian, R
   Jouppi, NP
AF Muralimanohar, Naveen
   Balasubramonian, Rajeev
   Jouppi, Norman P.
TI Architecting efficient interconnects for large caches with CACTI 6.0
SO IEEE MICRO
LA English
DT Article
AB Interconnects play an increasingly important role in determining the power and performance characteristics of modern processors. An enhanced version of the popular CACTI tool primarily focuses on interconnect design for large scalable caches. The new version can help evaluate novel interconnection networks for cache access and accurately estimate the delay, power, and area of large caches with uniform and nonuniform access times.
C1 [Muralimanohar, Naveen] Univ Utah, Salt Lake City, UT 84112 USA.
   [Balasubramonian, Rajeev] Univ Utah, Sch Computing, Salt Lake City, UT 84112 USA.
C3 Utah System of Higher Education; University of Utah; Utah System of
   Higher Education; University of Utah
RP Balasubramonian, R (corresponding author), 50 S Cent Campus Dr, Salt Lake City, UT 84112 USA.
EM rajeev@cs.utah.edu
CR [Anonymous], 2003, Principles and practices of interconnection networks
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Kumar R, 2005, CONF PROC INT SYMP C, P408, DOI 10.1109/ISCA.2005.34
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Muralimanohar N, 2007, CONF PROC INT SYMP C, P369, DOI 10.1145/1273440.1250708
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Thoziyoor S., 2007, HPL2007167
NR 8
TC 54
Z9 58
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 69
EP 79
DI 10.1109/MM.2008.2
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200009
DA 2024-07-18
ER

PT J
AU Emer, J
   Hill, MD
   Patt, YN
   Yi, JJ
   Chiou, D
   Sendag, R
AF Emer, Joel
   Hill, Mark D.
   Patt, Yale N.
   Yi, Joshua J.
   Chiou, Derek
   Sendag, Resit
TI Single-threaded vs. multithreaded: Where should we focus?
SO IEEE MICRO
LA English
DT Article
AB To continue to offer improvements in application performance, should computer architecture researchers and chip manufacturers focus on improving single-threaded or multithreaded performance? this panel, from the 2007 workshop on computer architecture research directions, discusses the relevant issues.
C1 [Emer, Joel] Intel Corp, Santa Clara, CA 95051 USA.
   [Hill, Mark D.] Univ Wisconsin, Madison, WI 53706 USA.
   [Patt, Yale N.; Chiou, Derek] Univ Texas Austin, Austin, TX 78712 USA.
   [Sendag, Resit] Univ Rhode Isl, Kingston, RI 02881 USA.
C3 Intel Corporation; University of Wisconsin System; University of
   Wisconsin Madison; University of Texas System; University of Texas
   Austin; University of Rhode Island
RP Emer, J (corresponding author), Intel Corp, Santa Clara, CA 95051 USA.
EM joel.emer@intel.com
OI /0000-0002-3459-5466
NR 0
TC 7
Z9 12
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2007
VL 27
IS 6
BP 14
EP 24
DI 10.1109/MM.2007.109
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253KJ
UT WOS:000252516800003
DA 2024-07-18
ER

PT J
AU Radhakrishnan, S
   Chinthamani, S
   Cheng, K
AF Radhakrishnan, Sivakumar
   Chinthamani, Sundaram
   Cheng, Kai
TI The Blackford northbridge chipset for the Intel 5000
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 18 Conference
CY AUG 20-22, 2006
CL Stanford Univ, Palo Alto, CA
HO Stanford Univ
AB The Intel 5000 is a shared-memory, symmetric dual-processor system based on the energy-efficient, high-performance intel core 2 dual- and quad-core processors. A key component is the northbridge, which interconnects processor, memory, and I/O interfaces. The Blackford northbridge chipset provides multicore processor support and platform-level features and technologies. Its critical microarchitectural improvements offer significant performance advantages.
C1 Intel, Hillsboro, OR 97124 USA.
   Intel, Microprocessor Architecture & Performance Div, Digital Enterprise Grp, Xeon UP DP Processor Architecture Team, Hillsboro, OR USA.
   Intel Digital Enterprise Grp, Adv Chipset Div, Hillsboro, OR USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation
RP Radhakrishnan, S (corresponding author), Intel, 2111 NE 25th Ave,MS JF5-256, Hillsboro, OR 97124 USA.
EM sivakumar.radhakrishnan@intel.com
CR CENSIER LM, 1978, IEEE T COMPUT, V27, P1112
   *DAILYTECH, INT PULLS 45NM XEN L
   HENNESEY JL, 1990, COMPUTER ARCHITECTUR
   *INQ, INT LAUNCH QUAD COR
   *INT, INT XEON PROC SERV P
   *INT PENT 4 INT XE, 2003, EXT HARDW SPEC V2 5
   *JEDEC SOL STAT TE, 2005, FBDIMM CHANN ARCH PR
   KOOP M, 2006, P 14 IEEE S HIGH PER, P32
   *PCI SIG, 2005, 10A PCI SIG
   *PCI SIG, 2002, LOC BUS SPEC V3 0
   *TG DAIL, INT UNL QUAD COR PRO
   Varma A., 1994, INTERCONNECTION NETW
   INTEL QUAD CORE CLOV
NR 13
TC 10
Z9 11
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2007
VL 27
IS 2
BP 22
EP 33
DI 10.1109/MM.2007.44
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 188II
UT WOS:000247913200005
DA 2024-07-18
ER

PT J
AU Kim, H
   Joao, JA
   Mutlu, O
   Patt, YN
AF Kim, Hyesoon
   Joao, Jose A.
   Mutlu, Onur
   Patt, Yale N.
TI Diverge-merge processor: Generalized and energy-efficient dynamic
   predication
SO IEEE MICRO
LA English
DT Article
AB The branch misprediction penalty is a major performance limiter and a major cause of wasted energy in high-performance processors. The diverge-merge processor reduces this penalty by dynamically predicating a wide range of hard-to-predict branches at runtime in an energy-efficient way that doesn't significantly increase hardware complexity or require major ISA changes.
C1 Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Kim, H (corresponding author), Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM hyesoon@ece.utexas.edu
CR Allen J.R., 1983, Proc. of the Symposium on Principles of Programming Languages. POPL, P177
   Choi Y, 2001, INT SYMP MICROARCH, P182
   Heil T.H., 1996, Selective dual path execution Technical report
   Jacobsen E, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P142, DOI 10.1109/MICRO.1996.566457
   Kim H, 2005, INT SYMP MICROARCH, P43
   KIM H, 2007, IN PRESS P IEEE ACM
   Kim HK, 2006, PAIN, V122, P53, DOI 10.1016/j.pain.2006.01.013
   Klauser A, 1998, CONF PROC INT SYMP C, P250, DOI 10.1109/ISCA.1998.694785
   Klauser A, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P278, DOI 10.1109/PACT.1998.727261
   Mahlke S. A., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P217
   Mahlke S.A., 1992, Proceedings of the 25th Annual International Symposium on Microarchitecture, MICRO 25, P45, DOI [10.1109/MICRO.1992.696999, DOI 10.1109/MICRO.1992.696999]
   Morad T. Y., 2005, COMPUTER ARCHITECTUR, V4
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Seznec A, 2005, CONF PROC INT SYMP C, P394, DOI 10.1109/ISCA.2005.13
   Wang PH, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P15, DOI 10.1109/HPCA.2001.903248
NR 15
TC 4
Z9 4
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 94
EP 104
DI 10.1109/MM.2007.9
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000012
DA 2024-07-18
ER

PT J
AU Kistler, M
   Perrone, M
   Petrini, F
AF Kistler, Michael
   Perrone, Michael
   Petrini, Fabrizio
TI Cell multiprocessor communication network: Built for speed
SO IEEE MICRO
LA English
DT Article
ID DESIGN
AB Multicore designs promise various power-performance and area performance benefits. But inadequate design of the on-chip communication network can deprive applications of these benefits. To illuminate this important point in multicore processor design, the authors analyze the cell processor's communication network, using a series of benchmarks involving various DMA traffic patterns and synchronization protocols.
C1 Pacific NW Natl Lab, Appl Comp Sci Grp, Computat Sci & Math Div, Richland, WA 99352 USA.
   IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY USA.
C3 United States Department of Energy (DOE); Pacific Northwest National
   Laboratory; International Business Machines (IBM)
RP Petrini, F (corresponding author), Pacific NW Natl Lab, Appl Comp Sci Grp, Computat Sci & Math Div, MS K7-90, Richland, WA 99352 USA.
EM fabrizio.petrini@pnl.gov
CR Beecroft J, 2005, IEEE MICRO, V25, P34, DOI 10.1109/MM.2005.75
   GHOSHAL U, 2000, P IEEE INT SSCC, P216
   Hofstee HP, 2005, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2005.26
   *IBM, IBM CELL BROADB ENG
   *IBM, IBM SPU C C LANG EXT
   IBM, IBM FULL SYST SIM CE
   Isaac RD, 2000, IBM J RES DEV, V44, P369, DOI 10.1147/rd.443.0369
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Peterson JL, 2006, IBM J RES DEV, V50, P321, DOI 10.1147/rd.502.0321
   PFISTER GF, 1985, IEEE T COMPUT, V34, P943, DOI 10.1109/TC.1985.6312198
   Pinkston T. M., 2005, International Journal of High Performance Computing and Networking, V3, P3, DOI 10.1504/IJHPCN.2005.007862
   Srinivasan V, 2002, INT SYMP MICROARCH, P333, DOI 10.1109/MICRO.2002.1176261
   WULD WA, 1995, ACM SIGARCH COMPUTER, V23, P20
NR 13
TC 180
Z9 225
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2006
VL 26
IS 3
BP 10
EP 23
DI 10.1109/MM.2006.49
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 058FQ
UT WOS:000238651300004
DA 2024-07-18
ER

PT J
AU Barnes, RD
   Ryoo, S
   Hwu, WMW
AF Barnes, RD
   Ryoo, S
   Hwu, WMW
TI Tolerating cache-miss latency with multipass pipelines
SO IEEE MICRO
LA English
DT Article
AB MULTIPASS PIPELINING USES PERSISTENT ADVANCE EXECUTION TO ACHIEVE MEMORY-LATENCY TOLERANCE WHILE MAINTAINING THE SIMPLICITY OF AN IN-ORDER DESIGN.
C1 George Mason Univ, Fairfax, VA 22030 USA.
   Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
C3 George Mason University; University of Illinois System; University of
   Illinois Urbana-Champaign
RP George Mason Univ, Fairfax, VA 22030 USA.
CR Barnes RD, 2005, INT SYMP MICROARCH, P319
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   DUNDAS J, 1997, P 11 ANN INT C SUP J, P66
   Gowan MK, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P726, DOI 10.1109/DAC.1998.724567
   Heald R, 2000, IEEE J SOLID-ST CIRC, V35, P1526, DOI 10.1109/4.881196
   McNairy C, 2003, IEEE MICRO, V23, P44, DOI 10.1109/MM.2003.1196114
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   MUTLU O, 2005, COMPUTER ARCHITECTUR, V4
   Sias JW, 2004, CONF PROC INT SYMP C, P26, DOI 10.1109/ISCA.2004.1310761
NR 9
TC 2
Z9 4
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 40
EP 47
DI 10.1109/MM.2006.25
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600007
DA 2024-07-18
ER

EF