Analysis & Synthesis report for DE0_NANO
Tue Apr 19 00:49:14 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bfi1:auto_generated
 12. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: SPIPLL:U0|altpll:altpll_component
 14. altsyncram Parameter Settings by Entity Instance
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "ADC_CTRL:U1"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 19 00:49:14 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 40                                          ;
;     Total combinational functions  ; 27                                          ;
;     Dedicated logic registers      ; 30                                          ;
; Total registers                    ; 30                                          ;
; Total pins                         ; 154                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 256                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; SPIPLL.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/SPIPLL.v                     ;         ;
; DE0_NANO.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v                   ;         ;
; ADC_CTRL.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ADC_CTRL.v                   ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ram.v                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_bfi1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/db/altsyncram_bfi1.tdf       ;         ;
; raminital.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/raminital.mif                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; e:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/spipll_altpll.v               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/db/spipll_altpll.v           ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 40                                                                              ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 27                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 10                                                                              ;
;     -- 3 input functions                    ; 10                                                                              ;
;     -- <=2 input functions                  ; 7                                                                               ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 24                                                                              ;
;     -- arithmetic mode                      ; 3                                                                               ;
;                                             ;                                                                                 ;
; Total registers                             ; 30                                                                              ;
;     -- Dedicated logic registers            ; 30                                                                              ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 154                                                                             ;
; Total memory bits                           ; 256                                                                             ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; SPIPLL:U0|altpll:altpll_component|SPIPLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 26                                                                              ;
; Total fan-out                               ; 497                                                                             ;
; Average fan-out                             ; 1.05                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; |DE0_NANO                                 ; 27 (5)            ; 30 (5)       ; 256         ; 0            ; 0       ; 0         ; 154  ; 0            ; |DE0_NANO                                                                             ; work         ;
;    |ADC_CTRL:U1|                          ; 22 (22)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|ADC_CTRL:U1                                                                 ; work         ;
;    |SPIPLL:U0|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|SPIPLL:U0                                                                   ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|SPIPLL:U0|altpll:altpll_component                                           ; work         ;
;          |SPIPLL_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|SPIPLL:U0|altpll:altpll_component|SPIPLL_altpll:auto_generated              ; work         ;
;    |ram:ram_inst|                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|ram:ram_inst                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|ram:ram_inst|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_bfi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bfi1:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bfi1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 8            ; --           ; --           ; 256  ; raminital.mif ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |DE0_NANO|ram:ram_inst ; ram.v           ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 30    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 21    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bfi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; raminital.mif        ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_bfi1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPIPLL:U0|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------+
; Parameter Name                ; Value                    ; Type                ;
+-------------------------------+--------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped             ;
; PLL_TYPE                      ; AUTO                     ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=SPIPLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped             ;
; LOCK_HIGH                     ; 1                        ; Untyped             ;
; LOCK_LOW                      ; 1                        ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped             ;
; SKIP_VCO                      ; OFF                      ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped             ;
; BANDWIDTH                     ; 0                        ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped             ;
; DOWN_SPREAD                   ; 0                        ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK1_DIVIDE_BY                ; 25                       ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 25                       ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 250000                   ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped             ;
; DPA_DIVIDER                   ; 0                        ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped             ;
; VCO_MIN                       ; 0                        ; Untyped             ;
; VCO_MAX                       ; 0                        ; Untyped             ;
; VCO_CENTER                    ; 0                        ; Untyped             ;
; PFD_MIN                       ; 0                        ; Untyped             ;
; PFD_MAX                       ; 0                        ; Untyped             ;
; M_INITIAL                     ; 0                        ; Untyped             ;
; M                             ; 0                        ; Untyped             ;
; N                             ; 1                        ; Untyped             ;
; M2                            ; 1                        ; Untyped             ;
; N2                            ; 1                        ; Untyped             ;
; SS                            ; 1                        ; Untyped             ;
; C0_HIGH                       ; 0                        ; Untyped             ;
; C1_HIGH                       ; 0                        ; Untyped             ;
; C2_HIGH                       ; 0                        ; Untyped             ;
; C3_HIGH                       ; 0                        ; Untyped             ;
; C4_HIGH                       ; 0                        ; Untyped             ;
; C5_HIGH                       ; 0                        ; Untyped             ;
; C6_HIGH                       ; 0                        ; Untyped             ;
; C7_HIGH                       ; 0                        ; Untyped             ;
; C8_HIGH                       ; 0                        ; Untyped             ;
; C9_HIGH                       ; 0                        ; Untyped             ;
; C0_LOW                        ; 0                        ; Untyped             ;
; C1_LOW                        ; 0                        ; Untyped             ;
; C2_LOW                        ; 0                        ; Untyped             ;
; C3_LOW                        ; 0                        ; Untyped             ;
; C4_LOW                        ; 0                        ; Untyped             ;
; C5_LOW                        ; 0                        ; Untyped             ;
; C6_LOW                        ; 0                        ; Untyped             ;
; C7_LOW                        ; 0                        ; Untyped             ;
; C8_LOW                        ; 0                        ; Untyped             ;
; C9_LOW                        ; 0                        ; Untyped             ;
; C0_INITIAL                    ; 0                        ; Untyped             ;
; C1_INITIAL                    ; 0                        ; Untyped             ;
; C2_INITIAL                    ; 0                        ; Untyped             ;
; C3_INITIAL                    ; 0                        ; Untyped             ;
; C4_INITIAL                    ; 0                        ; Untyped             ;
; C5_INITIAL                    ; 0                        ; Untyped             ;
; C6_INITIAL                    ; 0                        ; Untyped             ;
; C7_INITIAL                    ; 0                        ; Untyped             ;
; C8_INITIAL                    ; 0                        ; Untyped             ;
; C9_INITIAL                    ; 0                        ; Untyped             ;
; C0_MODE                       ; BYPASS                   ; Untyped             ;
; C1_MODE                       ; BYPASS                   ; Untyped             ;
; C2_MODE                       ; BYPASS                   ; Untyped             ;
; C3_MODE                       ; BYPASS                   ; Untyped             ;
; C4_MODE                       ; BYPASS                   ; Untyped             ;
; C5_MODE                       ; BYPASS                   ; Untyped             ;
; C6_MODE                       ; BYPASS                   ; Untyped             ;
; C7_MODE                       ; BYPASS                   ; Untyped             ;
; C8_MODE                       ; BYPASS                   ; Untyped             ;
; C9_MODE                       ; BYPASS                   ; Untyped             ;
; C0_PH                         ; 0                        ; Untyped             ;
; C1_PH                         ; 0                        ; Untyped             ;
; C2_PH                         ; 0                        ; Untyped             ;
; C3_PH                         ; 0                        ; Untyped             ;
; C4_PH                         ; 0                        ; Untyped             ;
; C5_PH                         ; 0                        ; Untyped             ;
; C6_PH                         ; 0                        ; Untyped             ;
; C7_PH                         ; 0                        ; Untyped             ;
; C8_PH                         ; 0                        ; Untyped             ;
; C9_PH                         ; 0                        ; Untyped             ;
; L0_HIGH                       ; 1                        ; Untyped             ;
; L1_HIGH                       ; 1                        ; Untyped             ;
; G0_HIGH                       ; 1                        ; Untyped             ;
; G1_HIGH                       ; 1                        ; Untyped             ;
; G2_HIGH                       ; 1                        ; Untyped             ;
; G3_HIGH                       ; 1                        ; Untyped             ;
; E0_HIGH                       ; 1                        ; Untyped             ;
; E1_HIGH                       ; 1                        ; Untyped             ;
; E2_HIGH                       ; 1                        ; Untyped             ;
; E3_HIGH                       ; 1                        ; Untyped             ;
; L0_LOW                        ; 1                        ; Untyped             ;
; L1_LOW                        ; 1                        ; Untyped             ;
; G0_LOW                        ; 1                        ; Untyped             ;
; G1_LOW                        ; 1                        ; Untyped             ;
; G2_LOW                        ; 1                        ; Untyped             ;
; G3_LOW                        ; 1                        ; Untyped             ;
; E0_LOW                        ; 1                        ; Untyped             ;
; E1_LOW                        ; 1                        ; Untyped             ;
; E2_LOW                        ; 1                        ; Untyped             ;
; E3_LOW                        ; 1                        ; Untyped             ;
; L0_INITIAL                    ; 1                        ; Untyped             ;
; L1_INITIAL                    ; 1                        ; Untyped             ;
; G0_INITIAL                    ; 1                        ; Untyped             ;
; G1_INITIAL                    ; 1                        ; Untyped             ;
; G2_INITIAL                    ; 1                        ; Untyped             ;
; G3_INITIAL                    ; 1                        ; Untyped             ;
; E0_INITIAL                    ; 1                        ; Untyped             ;
; E1_INITIAL                    ; 1                        ; Untyped             ;
; E2_INITIAL                    ; 1                        ; Untyped             ;
; E3_INITIAL                    ; 1                        ; Untyped             ;
; L0_MODE                       ; BYPASS                   ; Untyped             ;
; L1_MODE                       ; BYPASS                   ; Untyped             ;
; G0_MODE                       ; BYPASS                   ; Untyped             ;
; G1_MODE                       ; BYPASS                   ; Untyped             ;
; G2_MODE                       ; BYPASS                   ; Untyped             ;
; G3_MODE                       ; BYPASS                   ; Untyped             ;
; E0_MODE                       ; BYPASS                   ; Untyped             ;
; E1_MODE                       ; BYPASS                   ; Untyped             ;
; E2_MODE                       ; BYPASS                   ; Untyped             ;
; E3_MODE                       ; BYPASS                   ; Untyped             ;
; L0_PH                         ; 0                        ; Untyped             ;
; L1_PH                         ; 0                        ; Untyped             ;
; G0_PH                         ; 0                        ; Untyped             ;
; G1_PH                         ; 0                        ; Untyped             ;
; G2_PH                         ; 0                        ; Untyped             ;
; G3_PH                         ; 0                        ; Untyped             ;
; E0_PH                         ; 0                        ; Untyped             ;
; E1_PH                         ; 0                        ; Untyped             ;
; E2_PH                         ; 0                        ; Untyped             ;
; E3_PH                         ; 0                        ; Untyped             ;
; M_PH                          ; 0                        ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped             ;
; CLK0_COUNTER                  ; G0                       ; Untyped             ;
; CLK1_COUNTER                  ; G0                       ; Untyped             ;
; CLK2_COUNTER                  ; G0                       ; Untyped             ;
; CLK3_COUNTER                  ; G0                       ; Untyped             ;
; CLK4_COUNTER                  ; G0                       ; Untyped             ;
; CLK5_COUNTER                  ; G0                       ; Untyped             ;
; CLK6_COUNTER                  ; E0                       ; Untyped             ;
; CLK7_COUNTER                  ; E1                       ; Untyped             ;
; CLK8_COUNTER                  ; E2                       ; Untyped             ;
; CLK9_COUNTER                  ; E3                       ; Untyped             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped             ;
; M_TIME_DELAY                  ; 0                        ; Untyped             ;
; N_TIME_DELAY                  ; 0                        ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped             ;
; VCO_POST_SCALE                ; 0                        ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped             ;
; CBXI_PARAMETER                ; SPIPLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE      ;
+-------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; SPIPLL:U0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_CTRL:U1"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; iCH  ; Input  ; Info     ; Stuck at GND                                                                        ;
; oDIN ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 154                         ;
; cycloneiii_ff         ; 30                          ;
;     CLR               ; 13                          ;
;     ENA CLR           ; 8                           ;
;     plain             ; 9                           ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 29                          ;
;     arith             ; 3                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;     normal            ; 26                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 10                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 0.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Apr 19 00:48:57 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spipll.v
    Info (12023): Found entity 1: SPIPLL File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/SPIPLL.v Line: 39
Warning (10090): Verilog HDL syntax warning at DE0_NANO.v(224): extra block comment delimiter characters /* within block comment File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 224
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano.v
    Info (12023): Found entity 1: DE0_NANO File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 2
Warning (10238): Verilog Module Declaration warning at ADC_CTRL.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ADC_CTRL" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ADC_CTRL.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_ctrl.v
    Info (12023): Found entity 1: ADC_CTRL File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ADC_CTRL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ram.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO.v(172): created implicit net for "ADCDAT" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 172
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO.v(137): object "data_tmp" assigned a value but never read File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 137
Warning (10230): Verilog HDL assignment warning at DE0_NANO.v(192): truncated value with size 32 to match size of target (1) File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 192
Warning (10034): Output port "DRAM_ADDR" at DE0_NANO.v(86) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
Warning (10034): Output port "DRAM_BA" at DE0_NANO.v(87) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 87
Warning (10034): Output port "DRAM_DQM" at DE0_NANO.v(93) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 93
Warning (10034): Output port "DRAM_CAS_N" at DE0_NANO.v(88) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 88
Warning (10034): Output port "DRAM_CKE" at DE0_NANO.v(89) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 89
Warning (10034): Output port "DRAM_CLK" at DE0_NANO.v(90) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 90
Warning (10034): Output port "DRAM_CS_N" at DE0_NANO.v(91) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 91
Warning (10034): Output port "DRAM_RAS_N" at DE0_NANO.v(94) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 94
Warning (10034): Output port "DRAM_WE_N" at DE0_NANO.v(95) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 95
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.v(98) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 98
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.v(100) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 100
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.v(101) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 101
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO.v(104) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 104
Warning (10034): Output port "I2C_SCLK" at DE0_NANO.v(106) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 106
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.v(111) has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 111
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ram.v Line: 86
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "raminital.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfi1.tdf
    Info (12023): Found entity 1: altsyncram_bfi1 File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/db/altsyncram_bfi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bfi1" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bfi1:auto_generated" File: e:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SPIPLL" for hierarchy "SPIPLL:U0" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 162
Info (12128): Elaborating entity "altpll" for hierarchy "SPIPLL:U0|altpll:altpll_component" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/SPIPLL.v Line: 94
Info (12130): Elaborated megafunction instantiation "SPIPLL:U0|altpll:altpll_component" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/SPIPLL.v Line: 94
Info (12133): Instantiated megafunction "SPIPLL:U0|altpll:altpll_component" with the following parameter: File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/SPIPLL.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "250000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=SPIPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/spipll_altpll.v
    Info (12023): Found entity 1: SPIPLL_altpll File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/db/spipll_altpll.v Line: 30
Info (12128): Elaborating entity "SPIPLL_altpll" for hierarchy "SPIPLL:U0|altpll:altpll_component|SPIPLL_altpll:auto_generated" File: e:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ADC_CTRL" for hierarchy "ADC_CTRL:U1" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 176
Warning (10036): Verilog HDL or VHDL warning at ADC_CTRL.v(31): object "ch_sel" assigned a value but never read File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ADC_CTRL.v Line: 31
Warning (10230): Verilog HDL assignment warning at ADC_CTRL.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ADC_CTRL.v Line: 39
Warning (10230): Verilog HDL assignment warning at ADC_CTRL.v(62): truncated value with size 32 to match size of target (4) File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/ADC_CTRL.v Line: 62
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 92
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 107
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 116
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 120
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 124
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 86
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 87
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 87
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 88
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 89
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 90
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 91
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 93
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 93
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 94
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 95
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 98
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 100
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 101
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 104
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 106
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 111
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 82
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 82
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 99
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 105
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 117
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 117
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 117
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 121
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 121
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 125
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.v Line: 125
Info (21057): Implemented 203 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 40 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings
    Info: Peak virtual memory: 775 megabytes
    Info: Processing ended: Tue Apr 19 00:49:15 2016
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Kyle/Desktop/FPGAfinal/DE0_NANO_ADC/DE0_NANO.map.smsg.


