// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MbistPipeIttage(
  input         clock,
  input         reset,
  input  [6:0]  mbist_array,
  input         mbist_all,
  input         mbist_req,
  output        mbist_ack,
  input         mbist_writeen,
  input  [75:0] mbist_be,
  input  [7:0]  mbist_addr,
  input  [75:0] mbist_indata,
  input         mbist_readen,
  input  [7:0]  mbist_addr_rd,
  output [75:0] mbist_outdata,
  output [7:0]  toSRAM_0_addr,
  output [7:0]  toSRAM_0_addr_rd,
  output [75:0] toSRAM_0_wdata,
  output [75:0] toSRAM_0_wmask,
  output        toSRAM_0_re,
  output        toSRAM_0_we,
  input  [75:0] toSRAM_0_rdata,
  output        toSRAM_0_ack,
  output        toSRAM_0_selectedOH,
  output [6:0]  toSRAM_0_array
);

  reg  [6:0]  arrayReg;
  reg         reqReg;
  reg         allReg;
  reg         wenReg;
  reg  [75:0] beReg;
  reg  [7:0]  addrReg;
  reg  [75:0] dataInReg;
  reg         renReg;
  reg  [7:0]  addrRdReg;
  wire        selectedVec_0 = arrayReg == 7'h4C;
  wire        doSpread = selectedVec_0 | allReg;
  wire        activated = mbist_all | mbist_req & mbist_array == 7'h4C;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      arrayReg <= 7'h0;
      reqReg <= 1'h0;
      allReg <= 1'h0;
      wenReg <= 1'h0;
      beReg <= 76'h0;
      addrReg <= 8'h0;
      dataInReg <= 76'h0;
      renReg <= 1'h0;
      addrRdReg <= 8'h0;
    end
    else begin
      if (activated) begin
        arrayReg <= mbist_array;
        allReg <= mbist_all;
        wenReg <= mbist_writeen;
        renReg <= mbist_readen;
      end
      reqReg <= mbist_req;
      if (activated & (mbist_readen | mbist_writeen)) begin
        beReg <= mbist_be;
        addrReg <= mbist_addr;
        dataInReg <= mbist_indata;
        addrRdReg <= mbist_addr_rd;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        arrayReg = _RANDOM[3'h0][6:0];
        reqReg = _RANDOM[3'h0][7];
        allReg = _RANDOM[3'h0][8];
        wenReg = _RANDOM[3'h0][9];
        beReg = {_RANDOM[3'h0][31:10], _RANDOM[3'h1], _RANDOM[3'h2][21:0]};
        addrReg = _RANDOM[3'h2][29:22];
        dataInReg =
          {_RANDOM[3'h2][31:30], _RANDOM[3'h3], _RANDOM[3'h4], _RANDOM[3'h5][9:0]};
        renReg = _RANDOM[3'h5][10];
        addrRdReg = _RANDOM[3'h5][18:11];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        arrayReg = 7'h0;
        reqReg = 1'h0;
        allReg = 1'h0;
        wenReg = 1'h0;
        beReg = 76'h0;
        addrReg = 8'h0;
        dataInReg = 76'h0;
        renReg = 1'h0;
        addrRdReg = 8'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign mbist_ack = reqReg;
  assign mbist_outdata = selectedVec_0 ? toSRAM_0_rdata : 76'h0;
  assign toSRAM_0_addr = doSpread ? addrReg : 8'h0;
  assign toSRAM_0_addr_rd = doSpread ? addrRdReg : 8'h0;
  assign toSRAM_0_wdata = dataInReg;
  assign toSRAM_0_wmask = beReg;
  assign toSRAM_0_re = doSpread & renReg;
  assign toSRAM_0_we = doSpread & wenReg;
  assign toSRAM_0_ack = reqReg;
  assign toSRAM_0_selectedOH = allReg | ~reqReg | selectedVec_0;
  assign toSRAM_0_array = arrayReg;
endmodule

