{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714484791041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714484791045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 10:46:30 2024 " "Processing started: Tue Apr 30 10:46:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714484791045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484791045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484791045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714484791360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714484791360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequencedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceDetector-Behavior " "Found design unit 1: SequenceDetector-Behavior" {  } { { "SequenceDetector.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/SequenceDetector.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800221 ""} { "Info" "ISGN_ENTITY_NAME" "1 SequenceDetector " "Found entity 1: SequenceDetector" {  } { { "SequenceDetector.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/SequenceDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484800221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piso7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISO10BITS-Behavior " "Found design unit 1: PISO10BITS-Behavior" {  } { { "PISO7Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/PISO7Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800223 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISO10BITS " "Found entity 1: PISO10BITS" {  } { { "PISO7Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/PISO7Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484800223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myDFF-Behavior " "Found design unit 1: myDFF-Behavior" {  } { { "myDFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/myDFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800225 ""} { "Info" "ISGN_ENTITY_NAME" "1 myDFF " "Found entity 1: myDFF" {  } { { "myDFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/myDFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484800225 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PIPO7BITS.vhd " "Can't analyze file -- file PIPO7BITS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714484800229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPO10BITS-Behavior " "Found design unit 1: PIPO10BITS-Behavior" {  } { { "PIPO10BITS.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/PIPO10BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800231 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPO10BITS " "Found entity 1: PIPO10BITS" {  } { { "PIPO10BITS.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/PIPO10BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484800231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myjkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myJKFF-Behavior " "Found design unit 1: myJKFF-Behavior" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/myJKFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800233 ""} { "Info" "ISGN_ENTITY_NAME" "1 myJKFF " "Found entity 1: myJKFF" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/myJKFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484800233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484800235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/Lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714484800237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484800237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714484800260 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Timing_Reference inst2 " "Block or symbol \"Timing_Reference\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/Lab6.bdf" { { 128 136 280 208 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1714484800260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceDetector SequenceDetector:inst " "Elaborating entity \"SequenceDetector\" for hierarchy \"SequenceDetector:inst\"" {  } { { "Lab6.bdf" "inst" { Schematic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/Lab6.bdf" { { 112 448 632 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714484800261 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LS SequenceDetector.vhd(55) " "VHDL Process Statement warning at SequenceDetector.vhd(55): signal \"LS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SequenceDetector.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/SequenceDetector.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714484800262 "|Lab6|SequenceDetector:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD SequenceDetector.vhd(55) " "VHDL Process Statement warning at SequenceDetector.vhd(55): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SequenceDetector.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/SequenceDetector.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714484800262 "|Lab6|SequenceDetector:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "myJKFF SequenceDetector:inst\|myJKFF:JKFF A:behavior " "Elaborating entity \"myJKFF\" using architecture \"A:behavior\" for hierarchy \"SequenceDetector:inst\|myJKFF:JKFF\"" {  } { { "SequenceDetector.vhd" "JKFF" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/SequenceDetector.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714484800263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PISO10BITS SequenceDetector:inst\|PISO10BITS:PISO A:behavior " "Elaborating entity \"PISO10BITS\" using architecture \"A:behavior\" for hierarchy \"SequenceDetector:inst\|PISO10BITS:PISO\"" {  } { { "SequenceDetector.vhd" "PISO" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/SequenceDetector.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714484800264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "myDFF SequenceDetector:inst\|PISO10BITS:PISO\|myDFF:DFF0 A:behavior " "Elaborating entity \"myDFF\" using architecture \"A:behavior\" for hierarchy \"SequenceDetector:inst\|PISO10BITS:PISO\|myDFF:DFF0\"" {  } { { "PISO7Bits.vhd" "DFF0" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/PISO7Bits.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714484800265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:inst2 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:inst2\"" {  } { { "Lab6.bdf" "inst2" { Schematic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/Lab6.bdf" { { 128 136 280 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714484800268 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714484800269 "|Lab6|Timing_Reference:inst2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SequenceDetector.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab6/SequenceDetector.vhd" 50 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714484800614 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714484800614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714484800686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714484801026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714484801026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714484801058 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714484801058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714484801058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714484801058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714484801072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 10:46:41 2024 " "Processing ended: Tue Apr 30 10:46:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714484801072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714484801072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714484801072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714484801072 ""}
