	component nios is
		port (
			clk_clk                            : in  std_logic                    := 'X'; -- clk
			hex_display_0_outputs_hex0         : out std_logic_vector(6 downto 0);        -- hex0
			hex_display_0_outputs_hex1         : out std_logic_vector(6 downto 0);        -- hex1
			hex_display_0_outputs_hex2         : out std_logic_vector(6 downto 0);        -- hex2
			hex_display_0_outputs_hex3         : out std_logic_vector(6 downto 0);        -- hex3
			hex_display_0_outputs_hex4         : out std_logic_vector(6 downto 0);        -- hex4
			hex_display_0_outputs_hex5         : out std_logic_vector(6 downto 0);        -- hex5
			leds_export                        : out std_logic_vector(9 downto 0);        -- export
			reset_reset_n                      : in  std_logic                    := 'X'; -- reset_n
			vgacomponent_0_outputs_greenoutput : out std_logic_vector(7 downto 0);        -- greenoutput
			vgacomponent_0_outputs_redoutput   : out std_logic_vector(7 downto 0);        -- redoutput
			vgacomponent_0_outputs_blueoutput  : out std_logic_vector(7 downto 0);        -- blueoutput
			vgacomponent_0_outputs_hsoutput    : out std_logic;                           -- hsoutput
			vgacomponent_0_outputs_vsoutput    : out std_logic;                           -- vsoutput
			vgacomponent_0_vgaclock_clk        : in  std_logic                    := 'X'  -- clk
		);
	end component nios;

