CADENCE IHNL11140
$model
D_CELLS_HD/AND2HDX0/cmos_sch AND2HDX0
Stimulator_TestBench/TB_OneChannel_DC_imp/schematic TB_OneChannel_DC_imp
GATES_3V/invrv3/schematic invrv3
Stimulator_IMP/LS_LowSide_V2_ST/schematic LS_LowSide_V2_ST
D_CELLS_3V/IN_3VX2/cmos_sch IN_3VX2
D_CELLS_M3V/LSHVT18U3VX1/cmos_sch LSHVT18U3VX1
GATES_HD/nand2/schematic nand2
Stimulator_IMP/LS_HighSide_V3_ST/schematic LS_HighSide_V3_ST
GATES_HD/invr/schematic invr
$endmodel
$net
gnd! 0
vdd3! vdd3!
vdd! vdd!
vdde! vdde!
$endnet
$param
D4 D4
D3 D3
D1 D1
D0 D0
Rload Rload
D2 D2
$endparam
