module top_module(
    output logic zero
);

    always_comb begin
        zero = 1'b0;
    end

endmodule
