set_clock_latency 4.0 [get_ports {clk0}] -source -rise -fall -max -min -clock clk2
