// Seed: 2708271824
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign {1, 1 - 1} = id_7;
  assign module_1.id_0 = 0;
  assign id_9 = 1;
  wire module_0;
  wire id_12;
  wire id_13;
  wire id_14;
  tri  id_15 = 1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    input  wor  id_5,
    input  wor  id_6
);
  assign id_2 = 1;
  supply1 id_8;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_8 = id_4;
endmodule
