INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA_SSD1331_OLED_Interface/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/clock_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_tb
