

================================================================
== Vitis HLS Report for 'decision_function_4'
================================================================
* Date:           Wed Jun 29 02:58:36 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.773 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 3 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 4 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 5 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 6 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read22, i32 4294912147"   --->   Operation 7 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison_56 = icmp_slt  i32 %p_read11, i32 4294936613"   --->   Operation 8 'icmp' 'comparison_56' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_57 = icmp_slt  i32 %p_read44, i32 4294872208"   --->   Operation 9 'icmp' 'comparison_57' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_58 = icmp_slt  i32 %p_read11, i32 44332"   --->   Operation 10 'icmp' 'comparison_58' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_59 = icmp_slt  i32 %p_read44, i32 73919"   --->   Operation 11 'icmp' 'comparison_59' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.11ns)   --->   "%comparison_60 = icmp_slt  i32 %p_read11, i32 4294919638"   --->   Operation 12 'icmp' 'comparison_60' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%comparison_61 = icmp_slt  i32 %p_read11, i32 69931"   --->   Operation 13 'icmp' 'comparison_61' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.11ns)   --->   "%comparison_62 = icmp_slt  i32 %p_read44, i32 4294912926"   --->   Operation 14 'icmp' 'comparison_62' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.11ns)   --->   "%comparison_63 = icmp_slt  i32 %p_read33, i32 4294898567"   --->   Operation 15 'icmp' 'comparison_63' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.11ns)   --->   "%comparison_64 = icmp_slt  i32 %p_read33, i32 58745"   --->   Operation 16 'icmp' 'comparison_64' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.33ns)   --->   "%activation_148 = xor i1 %comparison, i1 1" [firmware/BDT.h:135]   --->   Operation 17 'xor' 'activation_148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.33ns)   --->   "%activation_166 = and i1 %comparison_56, i1 %comparison" [firmware/BDT.h:133]   --->   Operation 18 'and' 'activation_166' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%xor_ln135 = xor i1 %comparison_56, i1 1" [firmware/BDT.h:135]   --->   Operation 19 'xor' 'xor_ln135' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.33ns)   --->   "%activation_167 = and i1 %comparison_57, i1 %activation_148" [firmware/BDT.h:133]   --->   Operation 20 'and' 'activation_167' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node activation)   --->   "%xor_ln135_10 = xor i1 %comparison_57, i1 1" [firmware/BDT.h:135]   --->   Operation 21 'xor' 'xor_ln135_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation = and i1 %xor_ln135_10, i1 %activation_148" [firmware/BDT.h:135]   --->   Operation 22 'and' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%and_ln133 = and i1 %comparison_58, i1 %xor_ln135" [firmware/BDT.h:133]   --->   Operation 23 'and' 'and_ln133' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%activation_168 = and i1 %and_ln133, i1 %comparison" [firmware/BDT.h:133]   --->   Operation 24 'and' 'activation_168' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.33ns)   --->   "%activation_155 = and i1 %comparison_59, i1 %activation" [firmware/BDT.h:133]   --->   Operation 25 'and' 'activation_155' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_15)   --->   "%xor_ln135_11 = xor i1 %comparison_59, i1 1" [firmware/BDT.h:135]   --->   Operation 26 'xor' 'xor_ln135_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_15)   --->   "%activation_169 = and i1 %activation, i1 %xor_ln135_11" [firmware/BDT.h:135]   --->   Operation 27 'and' 'activation_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_16)   --->   "%activation_170 = and i1 %comparison_60, i1 %activation_155" [firmware/BDT.h:133]   --->   Operation 28 'and' 'activation_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node activation_159)   --->   "%xor_ln135_12 = xor i1 %comparison_60, i1 1" [firmware/BDT.h:135]   --->   Operation 29 'xor' 'xor_ln135_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_159 = and i1 %activation_155, i1 %xor_ln135_12" [firmware/BDT.h:135]   --->   Operation 30 'and' 'activation_159' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.33ns)   --->   "%activation_160 = and i1 %comparison_61, i1 %activation_159" [firmware/BDT.h:133]   --->   Operation 31 'and' 'activation_160' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_17)   --->   "%xor_ln135_13 = xor i1 %comparison_61, i1 1" [firmware/BDT.h:135]   --->   Operation 32 'xor' 'xor_ln135_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_17)   --->   "%activation_171 = and i1 %activation_159, i1 %xor_ln135_13" [firmware/BDT.h:135]   --->   Operation 33 'and' 'activation_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_18)   --->   "%activation_172 = and i1 %comparison_62, i1 %activation_160" [firmware/BDT.h:133]   --->   Operation 34 'and' 'activation_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node activation_163)   --->   "%xor_ln135_14 = xor i1 %comparison_62, i1 1" [firmware/BDT.h:135]   --->   Operation 35 'xor' 'xor_ln135_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_163 = and i1 %activation_160, i1 %xor_ln135_14" [firmware/BDT.h:135]   --->   Operation 36 'and' 'activation_163' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_19)   --->   "%activation_173 = and i1 %comparison_63, i1 %activation_163" [firmware/BDT.h:133]   --->   Operation 37 'and' 'activation_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln135_15 = xor i1 %comparison_63, i1 1" [firmware/BDT.h:135]   --->   Operation 38 'xor' 'xor_ln135_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln133_10 = and i1 %comparison_64, i1 %xor_ln135_15" [firmware/BDT.h:133]   --->   Operation 39 'and' 'and_ln133_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_174 = and i1 %and_ln133_10, i1 %activation_163" [firmware/BDT.h:133]   --->   Operation 40 'and' 'activation_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.33ns)   --->   "%or_ln148 = or i1 %activation_166, i1 %activation_167" [firmware/BDT.h:148]   --->   Operation 41 'or' 'or_ln148' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%xor_ln148 = xor i1 %activation_166, i1 1" [firmware/BDT.h:148]   --->   Operation 42 'xor' 'xor_ln148' <Predicate = (or_ln148 & or_ln148_13 & or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%zext_ln148 = zext i1 %xor_ln148" [firmware/BDT.h:148]   --->   Operation 43 'zext' 'zext_ln148' <Predicate = (or_ln148 & or_ln148_13 & or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%or_ln148_13 = or i1 %or_ln148, i1 %activation_168" [firmware/BDT.h:148]   --->   Operation 44 'or' 'or_ln148_13' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%select_ln148 = select i1 %or_ln148, i2 %zext_ln148, i2 2" [firmware/BDT.h:148]   --->   Operation 45 'select' 'select_ln148' <Predicate = (or_ln148_13 & or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.33ns)   --->   "%or_ln148_14 = or i1 %comparison, i1 %activation_167" [firmware/BDT.h:148]   --->   Operation 46 'or' 'or_ln148_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln148_14 = select i1 %or_ln148_13, i2 %select_ln148, i2 3" [firmware/BDT.h:148]   --->   Operation 47 'select' 'select_ln148_14' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%zext_ln148_5 = zext i2 %select_ln148_14" [firmware/BDT.h:148]   --->   Operation 48 'zext' 'zext_ln148_5' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_15 = or i1 %or_ln148_14, i1 %activation_169" [firmware/BDT.h:148]   --->   Operation 49 'or' 'or_ln148_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%select_ln148_15 = select i1 %or_ln148_14, i3 %zext_ln148_5, i3 4" [firmware/BDT.h:148]   --->   Operation 50 'select' 'select_ln148_15' <Predicate = (or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_16 = or i1 %or_ln148_15, i1 %activation_170" [firmware/BDT.h:148]   --->   Operation 51 'or' 'or_ln148_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%select_ln148_16 = select i1 %or_ln148_15, i3 %select_ln148_15, i3 5" [firmware/BDT.h:148]   --->   Operation 52 'select' 'select_ln148_16' <Predicate = (or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_17 = or i1 %or_ln148_16, i1 %activation_171" [firmware/BDT.h:148]   --->   Operation 53 'or' 'or_ln148_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%select_ln148_17 = select i1 %or_ln148_16, i3 %select_ln148_16, i3 6" [firmware/BDT.h:148]   --->   Operation 54 'select' 'select_ln148_17' <Predicate = (or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_18 = or i1 %or_ln148_17, i1 %activation_172" [firmware/BDT.h:148]   --->   Operation 55 'or' 'or_ln148_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%select_ln148_18 = select i1 %or_ln148_17, i3 %select_ln148_17, i3 7" [firmware/BDT.h:148]   --->   Operation 56 'select' 'select_ln148_18' <Predicate = (or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%zext_ln148_6 = zext i3 %select_ln148_18" [firmware/BDT.h:148]   --->   Operation 57 'zext' 'zext_ln148_6' <Predicate = (or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_19 = or i1 %or_ln148_18, i1 %activation_173" [firmware/BDT.h:148]   --->   Operation 58 'or' 'or_ln148_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln148_19 = select i1 %or_ln148_18, i4 %zext_ln148_6, i4 8" [firmware/BDT.h:148]   --->   Operation 59 'select' 'select_ln148_19' <Predicate = (or_ln148_19 & or_ln148_20)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln148_20 = or i1 %or_ln148_19, i1 %activation_174" [firmware/BDT.h:148]   --->   Operation 60 'or' 'or_ln148_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_20 = select i1 %or_ln148_19, i4 %select_ln148_19, i4 9" [firmware/BDT.h:148]   --->   Operation 61 'select' 'select_ln148_20' <Predicate = (or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_21 = select i1 %or_ln148_20, i4 %select_ln148_20, i4 10" [firmware/BDT.h:148]   --->   Operation 62 'select' 'select_ln148_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.89ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.11i32.i4, i32 72833, i32 55125, i32 4294958829, i32 61446, i32 31357, i32 14808, i32 13709, i32 12832, i32 0, i32 4294892076, i32 4294952453, i4 %select_ln148_21" [firmware/BDT.h:149]   --->   Operation 63 'mux' 'agg_result' <Predicate = true> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln153 = ret i32 %agg_result" [firmware/BDT.h:153]   --->   Operation 64 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 4.77ns
The critical path consists of the following:
	wire read operation ('p_read22') on port 'p_read2' [8]  (0 ns)
	'icmp' operation ('comparison') [10]  (1.11 ns)
	'xor' operation ('activation', firmware/BDT.h:135) [20]  (0.331 ns)
	'and' operation ('activation', firmware/BDT.h:133) [23]  (0.331 ns)
	'or' operation ('or_ln148_14', firmware/BDT.h:148) [49]  (0.331 ns)
	'or' operation ('or_ln148_15', firmware/BDT.h:148) [52]  (0.331 ns)
	'or' operation ('or_ln148_16', firmware/BDT.h:148) [54]  (0.331 ns)
	'or' operation ('or_ln148_17', firmware/BDT.h:148) [56]  (0.331 ns)
	'or' operation ('or_ln148_18', firmware/BDT.h:148) [58]  (0.331 ns)
	'select' operation ('select_ln148_19', firmware/BDT.h:148) [62]  (0.45 ns)
	'select' operation ('select_ln148_20', firmware/BDT.h:148) [64]  (0 ns)
	'select' operation ('select_ln148_21', firmware/BDT.h:148) [65]  (0 ns)
	'mux' operation ('agg_result', firmware/BDT.h:149) [66]  (0.895 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
