Flow report for final_project
Sat May 02 14:11:58 2015
Quartus II 64-Bit Version 14.1.1 Build 190 01/19/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Sat May 02 14:11:58 2015      ;
; Quartus II 64-Bit Version          ; 14.1.1 Build 190 01/19/2015 SJ Web Edition ;
; Revision Name                      ; final_project                              ;
; Top-level Entity Name              ; final_project                              ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE115F29C7                              ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 4,143 / 114,480 ( 4 % )                    ;
;     Total combinational functions  ; 3,368 / 114,480 ( 3 % )                    ;
;     Dedicated logic registers      ; 2,788 / 114,480 ( 2 % )                    ;
; Total registers                    ; 2907                                       ;
; Total pins                         ; 196 / 529 ( 37 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 27,776 / 3,981,312 ( < 1 % )               ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                            ;
; Total PLLs                         ; 2 / 4 ( 50 % )                             ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/02/2015 14:09:29 ;
; Main task         ; Compilation         ;
; Revision Name     ; final_project       ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                               ;
+-------------------------------------+---------------------------------------------------------------------+---------------+-------------------+----------------+
; Assignment Name                     ; Value                                                               ; Default Value ; Entity Name       ; Section Id     ;
+-------------------------------------+---------------------------------------------------------------------+---------------+-------------------+----------------+
; COMPILER_SIGNATURE_ID               ; 121367831039.143059376903400                                        ; --            ; --                ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                                                   ; --            ; --                ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (SystemVerilog)                                     ; <None>        ; --                ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                  ; --            ; --                ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                   ; --            ; --                ; --             ;
; MISC_FILE                           ; final_project_soc/synthesis/../final_project_soc.cmp                ; --            ; --                ; --             ;
; MISC_FILE                           ; final_project_soc/synthesis/../../final_project_soc.qsys            ; --            ; --                ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                                ; --            ; --                ; --             ;
; PARTITION_COLOR                     ; 16764057                                                            ; --            ; --                ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                               ; --            ; --                ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                              ; --            ; --                ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                 ; --            ; --                ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                               ; --            ; --                ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                        ; --            ; --                ; --             ;
; SLD_FILE                            ; final_project_soc/synthesis/final_project_soc.regmap                ; --            ; --                ; --             ;
; SLD_FILE                            ; final_project_soc/synthesis/final_project_soc.debuginfo             ; --            ; --                ; --             ;
; SLD_INFO                            ; QSYS_NAME final_project_soc HAS_SOPCINFO 1 GENERATION_ID 1430537309 ; --            ; final_project_soc ; --             ;
; SOPCINFO_FILE                       ; final_project_soc/synthesis/../../final_project_soc.sopcinfo        ; --            ; --                ; --             ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                  ; --            ; --                ; --             ;
+-------------------------------------+---------------------------------------------------------------------+---------------+-------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:14     ; 1.0                     ; 815 MB              ; 00:01:39                           ;
; Fitter                    ; 00:00:38     ; 1.6                     ; 1629 MB             ; 00:00:51                           ;
; Assembler                 ; 00:00:05     ; 1.0                     ; 596 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.0                     ; 798 MB              ; 00:00:06                           ;
; EDA Netlist Writer        ; 00:00:07     ; 1.0                     ; 615 MB              ; 00:00:06                           ;
; Total                     ; 00:02:09     ; --                      ; --                  ; 00:02:47                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; win81pro         ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; win81pro         ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; win81pro         ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; win81pro         ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; win81pro         ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project
quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project
quartus_sta final_project -c final_project
quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project



