#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov 21 18:30:08 2023
# Process ID: 6058
# Current directory: /home/stone/System_Verilog_Study/2_Verfication_Projects/0_DFLIP_FLOP
# Command line: vivado
# Log file: /home/stone/System_Verilog_Study/2_Verfication_Projects/0_DFLIP_FLOP/vivado.log
# Journal file: /home/stone/System_Verilog_Study/2_Verfication_Projects/0_DFLIP_FLOP/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3194.003 MHz, CPU Physical cores: 8, Host memory: 33615 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-91] Board repository path '/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/stone/tool/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/stone/tool/xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference SPI_TEMP SPI_TEMP_0
create_bd_cell -type module -reference debounce debounce_0
set_property location {0.5 -149 -32} [get_bd_cells debounce_0]
startgroup
make_bd_pins_external  [get_bd_pins SPI_TEMP_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SPI_TEMP_0/rst]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SPI_TEMP_0/sw]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SPI_TEMP_0/sdo]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SPI_TEMP_0/sck]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SPI_TEMP_0/sdi]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SPI_TEMP_0/csb]
endgroup
set_property name clk [get_bd_ports clk_0]
set_property name rst [get_bd_ports rst_0]
set_property name sw [get_bd_ports sw_0]
set_property name sdo [get_bd_ports sdo_0]
set_property name sck [get_bd_ports sck_0]
set_property name sdi [get_bd_ports sdi_0]
set_property name csb [get_bd_ports csb_0]
delete_bd_objs [get_bd_nets clk_0_1]
delete_bd_objs [get_bd_nets sw_0_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins debounce_0/clk]
connect_bd_net [get_bd_pins debounce_0/button_out] [get_bd_pins SPI_TEMP_0/sw]
connect_bd_net [get_bd_ports sw] [get_bd_pins SPI_TEMP_0/clk]
delete_bd_objs [get_bd_nets sw_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins SPI_TEMP_0/clk]
connect_bd_net [get_bd_ports sw] [get_bd_pins debounce_0/button_in]
validate_bd_design
make_wrapper -files [get_files /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/utils_1/imports/synth_1/SPI_TEMP.dcp with file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 21 18:42:34 2023] Launched synth_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/runme.log
[Tue Nov 21 18:42:34 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_TEMP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debounce_0 .
Exporting to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_SPI_TEMP_0_0, cache-ID = dfbb3f12ad195e8e; cache size = 312.459 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_debounce_0_0, cache-ID = bc52271ce6eb3e55; cache size = 312.459 MB.
[Tue Nov 21 18:43:14 2023] Launched synth_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/runme.log
[Tue Nov 21 18:43:14 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 21 18:44:11 2023] Launched synth_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/ip/design_1_SPI_TEMP_0_0_3/design_1_SPI_TEMP_0_0.dcp' for cell 'design_1_i/SPI_TEMP_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/ip/design_1_debounce_0_0_1/design_1_debounce_0_0.dcp' for cell 'design_1_i/debounce_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7996.082 ; gain = 0.000 ; free physical = 22512 ; free virtual = 27675
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:17]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:18]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:19]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:20]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:25]
Finished Parsing XDC File [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7996.082 ; gain = 0.000 ; free physical = 22430 ; free virtual = 27593
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "GLOBAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[0]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[1]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[2]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/SPI_TEMP_0/inst/index_counter_reg[0]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[1]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[2]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[3]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/SPI_TEMP_0/inst/index[0]} {design_1_i/SPI_TEMP_0/inst/index[1]} {design_1_i/SPI_TEMP_0/inst/index[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list clk_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list csb_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/debounce_0_button_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list rst_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list sck_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list sdi_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list sdo_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list sw_IBUF ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8033.086 ; gain = 16.008 ; free physical = 22337 ; free virtual = 27510
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov 21 18:46:45 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:10:30
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object design_1_i/rst_0_1 was not found in the design.
WARNING: Simulation object design_1_i/sdo_0_1 was not found in the design.
WARNING: Simulation object design_1_i/SPI_TEMP_0_csb was not found in the design.
WARNING: Simulation object design_1_i/SPI_TEMP_0_sck was not found in the design.
WARNING: Simulation object design_1_i/SPI_TEMP_0_sdi was not found in the design.
WARNING: Simulation object design_1_i/debounce_0_button_out was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {clk_IBUF} {csb_OBUF} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg} {design_1_i/SPI_TEMP_0/inst/index} {design_1_i/SPI_TEMP_0/inst/index_counter_reg} {rst_IBUF} {sck_OBUF} {sdi_OBUF} {sdo_IBUF} {sw_IBUF} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-21 18:50:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-21 18:50:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_debounce_0_button_out'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_condition_counter_reg[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_condition_counter_reg[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_condition_counter_reg[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[36]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index_counter_reg[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index_counter_reg[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[35]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[34]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[33]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[32]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[25]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_condition_counter_reg[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index_counter_reg[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[29]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[28]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[22]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[27]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[26]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[31]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[30]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index_counter_reg[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index_counter_reg[4]'; it was auto-generated for Vivado debug.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "GLOBAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[0]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[1]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[2]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/SPI_TEMP_0/inst/index_counter_reg[0]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[1]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[2]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[3]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/SPI_TEMP_0/inst/index[0]} {design_1_i/SPI_TEMP_0/inst/index[1]} {design_1_i/SPI_TEMP_0/inst/index[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list clk_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list csb_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/debounce_0_button_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list rst_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list sck_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list sdi_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list sdo_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list sw_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_current_state[4]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_current_state_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_current_state_reg_n_0_[4]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9807.172 ; gain = 0.809 ; free physical = 20059 ; free virtual = 25450
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov 21 18:52:28 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
set_property PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/SPI_TEMP_0/inst/FSM_onehot_current_state_reg_n_0_} {u_ila_0_FSM_onehot_current_state_reg_n_0_} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/SPI_TEMP_0/inst/FSM_onehot_current_state[4]_i_1_n_0} {design_1_i/SPI_TEMP_0/inst/FSM_onehot_current_state_reg_n_0_} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-21 18:57:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-21 18:57:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_FSM_onehot_current_state_reg_n_0_[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_condition_counter_reg[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_condition_counter_reg[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_condition_counter_reg[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_condition_counter_reg[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_FSM_onehot_current_state_reg_n_0_[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_index[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_FSM_onehot_current_state[4]_i_1_n_0'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[36]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[28]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[34]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[7]'; it was auto-generated for Vivado debug.
INFO: [Common 17-14] Message 'Chipscope 16-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "GLOBAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[0]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[1]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[2]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/SPI_TEMP_0/inst/index_counter_reg[0]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[1]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[2]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[3]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/SPI_TEMP_0/inst/index[0]} {design_1_i/SPI_TEMP_0/inst/index[1]} {design_1_i/SPI_TEMP_0/inst/index[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list clk_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list csb_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/debounce_0_button_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_current_state[4]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_current_state_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_current_state_reg_n_0_[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list rst_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list sck_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list sdi_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list sdo_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list sw_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg[3]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg[4]_i_1_n_0} ]]
save_constraints
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/stone/tool/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/stone/tool/xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_TEMP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SPI_TEMP_TB_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/stone/tool/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_TEMP
Compiling module xil_defaultlib.SPI_TEMP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_TEMP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_TEMP_TB_behav -key {Behavioral:sim_1:Functional:SPI_TEMP_TB} -tclbatch {SPI_TEMP_TB.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP_TB_behav.wcfg
WARNING: Simulation object /SPI_TEMP_TB/DUT_SPI_TEMP/sck_counter_clear was not found in the design.
source SPI_TEMP_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_TEMP_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9836.477 ; gain = 7.301 ; free physical = 19794 ; free virtual = 25334
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9879.465 ; gain = 10.973 ; free physical = 19847 ; free virtual = 25348
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov 21 18:59:43 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
set_property PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/SPI_TEMP_0/inst/condition_counter_reg} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-21 19:07:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-21 19:07:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg[0]_i_1_n_0} {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg[1]_i_1_n_0} {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg[2]_i_1_n_0} {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg[3]_i_1_n_0} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-21 19:08:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-21 19:08:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_module_reference design_1_SPI_TEMP_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'idle' by 0 for port or parameter 'en_idle'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'start_condition' by 01 for port or parameter 'en_start_condition'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'address' by 012 for port or parameter 'en_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RW_data' by 0123 for port or parameter 'en_RW_data'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'stop_condition' by 01234 for port or parameter 'en_stop_condition'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_SPI_TEMP_0_0 to use current project options
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/utils_1/imports/synth_1/SPI_TEMP.dcp with file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_TEMP_0 .
Exporting to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 19:10:36 2023] Launched design_1_SPI_TEMP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_SPI_TEMP_0_0_synth_1: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/design_1_SPI_TEMP_0_0_synth_1/runme.log
synth_1: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/runme.log
[Tue Nov 21 19:10:36 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9988.102 ; gain = 59.988 ; free physical = 19326 ; free virtual = 24930
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/ip/design_1_SPI_TEMP_0_0_3/design_1_SPI_TEMP_0_0.dcp' for cell 'design_1_i/SPI_TEMP_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/ip/design_1_debounce_0_0_1/design_1_debounce_0_0.dcp' for cell 'design_1_i/debounce_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9996.105 ; gain = 0.000 ; free physical = 19307 ; free virtual = 24910
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/SPI_TEMP_0/inst/index[0]'. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/SPI_TEMP_0/inst/index[1]'. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/SPI_TEMP_0/inst/index[2]'. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:18]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:18]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:19]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:20]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/SPI_TEMP_0/inst/index[0]'. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/SPI_TEMP_0/inst/index[1]'. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/SPI_TEMP_0/inst/index[2]'. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:48]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc:48]
Finished Parsing XDC File [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/constrs_1/imports/FPGA_PROJECT/zynq_mini.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
delete_debug_core [get_debug_cores {u_ila_0 }]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "GLOBAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "REGIONAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF ]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/SPI_TEMP_0/inst/index_counter_reg[0]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[1]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[2]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[3]} {design_1_i/SPI_TEMP_0/inst/index_counter_reg[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[0]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[1]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[2]} {design_1_i/SPI_TEMP_0/inst/condition_counter_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list clk_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list csb_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/SPI_TEMP_0/inst/en_address ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/SPI_TEMP_0/inst/en_RW_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list rst_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list sck_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list sdi_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list sdo_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list sw_IBUF ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9996.105 ; gain = 0.000 ; free physical = 19076 ; free virtual = 24697
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov 21 19:14:49 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
set_property PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_} {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_} {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_} {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_} {design_1_i/SPI_TEMP_0/inst/FSM_onehot_next_state_reg_n_0_} {design_1_i/SPI_TEMP_0/inst/en_RW_data} {design_1_i/SPI_TEMP_0/inst/en_address} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-21 19:19:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-21 19:19:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_module_reference design_1_SPI_TEMP_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'idle' by 0 for port or parameter 'en_idle'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'start_condition' by 01 for port or parameter 'en_start_condition'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'address' by 012 for port or parameter 'en_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RW_data' by 0123 for port or parameter 'en_RW_data'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'stop_condition' by 01234 for port or parameter 'en_stop_condition'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_SPI_TEMP_0_0 to use current project options
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/utils_1/imports/synth_1/SPI_TEMP.dcp with file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_TEMP_0 .
Exporting to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 19:21:47 2023] Launched design_1_SPI_TEMP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_SPI_TEMP_0_0_synth_1: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/design_1_SPI_TEMP_0_0_synth_1/runme.log
synth_1: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/runme.log
[Tue Nov 21 19:21:47 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
set_property PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-21 19:25:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-21 19:25:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_module_reference design_1_SPI_TEMP_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'idle' by 0 for port or parameter 'en_idle'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'start_condition' by 01 for port or parameter 'en_start_condition'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'address' by 012 for port or parameter 'en_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RW_data' by 0123 for port or parameter 'en_RW_data'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'stop_condition' by 01234 for port or parameter 'en_stop_condition'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_SPI_TEMP_0_0 to use current project options
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/utils_1/imports/synth_1/SPI_TEMP.dcp with file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_TEMP_0 .
Exporting to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 19:28:36 2023] Launched design_1_SPI_TEMP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_SPI_TEMP_0_0_synth_1: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/design_1_SPI_TEMP_0_0_synth_1/runme.log
synth_1: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/runme.log
[Tue Nov 21 19:28:36 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
set_property PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-21 19:31:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-21 19:32:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 10135.703 ; gain = 0.000 ; free physical = 18509 ; free virtual = 24193
INFO: [Netlist 29-17] Analyzing 2136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.52 . Memory (MB): peak = 10771.703 ; gain = 5.672 ; free physical = 17939 ; free virtual = 23623
Restored from archive | CPU: 0.530000 secs | Memory: 17.506874 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.52 . Memory (MB): peak = 10771.703 ; gain = 5.672 ; free physical = 17939 ; free virtual = 23623
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10771.703 ; gain = 0.000 ; free physical = 17939 ; free virtual = 23623
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1374 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1336 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 10927.754 ; gain = 792.051 ; free physical = 17864 ; free virtual = 23548
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'sdi' [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'sdi' [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'sdi' [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'sck' [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'sck' [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:192]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'sck' [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:192]
update_module_reference design_1_SPI_TEMP_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'idle' by 0 for port or parameter 'en_idle'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'start_condition' by 01 for port or parameter 'en_start_condition'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'address' by 012 for port or parameter 'en_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RW_data' by 0123 for port or parameter 'en_RW_data'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'stop_condition' by 01234 for port or parameter 'en_stop_condition'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_SPI_TEMP_0_0 to use current project options
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/utils_1/imports/synth_1/SPI_TEMP.dcp with file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : </home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_TEMP_0 .
Exporting to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 19:38:28 2023] Launched design_1_SPI_TEMP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_SPI_TEMP_0_0_synth_1: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/design_1_SPI_TEMP_0_0_synth_1/runme.log
synth_1: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/synth_1/runme.log
[Tue Nov 21 19:38:28 2023] Launched impl_1...
Run output will be captured here: /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11088.699 ; gain = 23.008 ; free physical = 17704 ; free virtual = 23326
set_property PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-21 19:41:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-21 19:41:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/stone/tool/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/stone/tool/xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_TEMP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SPI_TEMP_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP
WARNING: [VRFC 10-8497] literal value 'h0x41 truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP_TB
WARNING: [VRFC 10-8497] literal value 'h0xFA truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v:37]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/stone/tool/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_TEMP
Compiling module xil_defaultlib.SPI_TEMP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_TEMP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_TEMP_TB_behav -key {Behavioral:sim_1:Functional:SPI_TEMP_TB} -tclbatch {SPI_TEMP_TB.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP_TB_behav.wcfg
WARNING: Simulation object /SPI_TEMP_TB/DUT_SPI_TEMP/sck_counter_clear was not found in the design.
source SPI_TEMP_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_TEMP_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/stone/tool/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/stone/tool/xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_TEMP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SPI_TEMP_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP
WARNING: [VRFC 10-8497] literal value 'h0x41 truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP_TB
WARNING: [VRFC 10-8497] literal value 'h0xFA truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v:37]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/stone/tool/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_TEMP
Compiling module xil_defaultlib.SPI_TEMP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_TEMP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 11109.719 ; gain = 0.000 ; free physical = 17613 ; free virtual = 23281
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SPI_TEMP_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP
WARNING: [VRFC 10-8497] literal value 'h0x41 truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP_TB
WARNING: [VRFC 10-8497] literal value 'h0xFA truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v:37]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/stone/tool/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_TEMP
Compiling module xil_defaultlib.SPI_TEMP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_TEMP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11109.719 ; gain = 0.000 ; free physical = 17611 ; free virtual = 23279
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SPI_TEMP_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP
WARNING: [VRFC 10-8497] literal value 'h0x41 truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP_TB
WARNING: [VRFC 10-8497] literal value 'h0xFA truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v:37]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/stone/tool/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_TEMP
Compiling module xil_defaultlib.SPI_TEMP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_TEMP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SPI_TEMP_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP
WARNING: [VRFC 10-8497] literal value 'h0x41 truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP_TB
WARNING: [VRFC 10-8497] literal value 'h0xFA truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v:37]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/stone/tool/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_TEMP
Compiling module xil_defaultlib.SPI_TEMP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_TEMP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11186.750 ; gain = 0.000 ; free physical = 17470 ; free virtual = 23138
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SPI_TEMP_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP
WARNING: [VRFC 10-8497] literal value 'h0x41 truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP_TB
WARNING: [VRFC 10-8497] literal value 'h0xFA truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v:37]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/stone/tool/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_TEMP
Compiling module xil_defaultlib.SPI_TEMP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_TEMP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11186.938 ; gain = 0.188 ; free physical = 16843 ; free virtual = 22511
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SPI_TEMP_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP
WARNING: [VRFC 10-8497] literal value 'h0x41 truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TEMP_TB
WARNING: [VRFC 10-8497] literal value 'h0xFA truncated to fit in 8 bits [/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sim_1/imports/new/SPI_TEMP_TB.v:37]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SPI_TEMP_TB'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/stone/tool/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_TEMP_TB_behav xil_defaultlib.SPI_TEMP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.srcs/sources_1/imports/new/SPI_TEMP.v" Line 1. Module SPI_TEMP doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_TEMP
Compiling module xil_defaultlib.SPI_TEMP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_TEMP_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11231.777 ; gain = 0.000 ; free physical = 16542 ; free virtual = 22210
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {/home/stone/FPGA_PROJECT/01_SPI_temperature/SPI_TEMP/SPI_TEMP.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 19:50:54 2023...
