;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	ADD 11, 20
	DJN -1, @-20
	SUB @127, 106
	SUB -7, <-20
	SLT 12, @10
	SUB @121, 106
	SUB @121, 106
	SUB @-127, 100
	SUB #-0, @402
	MOV -1, <-20
	SUB @127, 106
	ADD @32, @10
	ADD @32, @10
	SUB @12, @0
	SLT 12, @10
	SUB @127, 106
	SPL 0, <-22
	ADD @130, 9
	SUB -1, <-20
	SPL -1, @20
	SUB @121, 106
	MOV -1, <-20
	CMP @121, 100
	SUB @127, 100
	SUB @1, @2
	SUB @1, @2
	ADD @130, 9
	SUB @12, @0
	ADD 11, 20
	SUB -7, <-20
	MOV -7, <-20
	ADD 210, 60
	ADD 210, 60
	MOV 12, @10
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @20
	SUB 12, @20
	SUB @127, 100
	SLT 12, @10
	SPL 0, <-22
	SUB @127, 100
	SLT 12, @10
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @20
	MOV -7, <-20
	SUB @121, 103
	SUB @127, 100
	ADD 11, 20
	SLT 12, @10
	SUB @121, 106
	SUB @121, 106
	ADD 130, -9
	SUB #-0, @402
	MOV -1, <-20
	SUB @127, 106
	ADD @32, @10
	ADD @32, @10
	SUB @12, @0
	SLT 12, @10
	SUB @127, 106
	SPL 0, <-22
	ADD @130, 9
	ADD @130, 9
	SUB -1, <-20
	SUB @121, 106
	SUB -1, <-20
	CMP @121, 100
	SUB @121, 106
	SUB #12, @201
	SUB 12, @20
	SLT 12, @10
	SUB #12, @20
	SPL 0, <-22
	SUB -7, <-20
	MOV -7, <-20
	SUB -7, <-20
	ADD 210, 60
	MOV 12, @10
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @20
	SUB 12, @20
	SUB @127, 100
	SLT 12, @10
