<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="ADD_RAM_OUTPUT_REGISTER" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="ALLOW_RWCYCLE_WHEN_FULL" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="ALMOST_EMPTY_VALUE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="ALMOST_FULL_VALUE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="ENABLE_ECC" TYPE="STRING" VALUE="TRUE|FALSE" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="LPM_NUMWORDS" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_SHOWAHEAD" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="LPM_WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_WIDTHU" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="OVERFLOW_CHECKING" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RAM_BLOCK_TYPE" TYPE="STRING" VALUE="AUTO|M-RAM(MEGARAM)|M4K|M512|M9K|M144K|M20K|M10K|MLAB(LUTRAM)" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="UNDERFLOW_CHECKING" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="USE_EAB" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="scfifo" />
		<PARAMETER NAME="maximum_depth" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="almost_empty" TYPE="OUTPUT" />
		<PORT NAME="almost_full" TYPE="OUTPUT" />
		<PORT NAME="clock" TYPE="INPUT" />
		<PORT NAME="data" TYPE="INPUT" WIDTH="LPM_WIDTH" />
		<PORT NAME="eccstatus" TYPE="OUTPUT" WIDTH="2" />
		<PORT NAME="empty" TYPE="OUTPUT" />
		<PORT NAME="full" TYPE="OUTPUT" />
		<PORT NAME="q" TYPE="OUTPUT" WIDTH="LPM_WIDTH" />
		<PORT NAME="rdreq" TYPE="INPUT" />
		<PORT NAME="sclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="usedw" TYPE="OUTPUT" WIDTH="LPM_WIDTHU" />
		<PORT NAME="wrreq" TYPE="INPUT" />
	</PORTS>
</ROOT>
