
Snd_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002858  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002910  08002910  00012910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002950  08002950  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002950  08002950  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002950  08002950  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002950  08002950  00012950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002954  08002954  00012954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002958  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  2000000c  08002964  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002964  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006956  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001684  00000000  00000000  0002698a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  00028010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  00028710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001494f  00000000  00000000  00028d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007e2d  00000000  00000000  0003d6a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083cd0  00000000  00000000  000454d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c91a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017b8  00000000  00000000  000c91f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080028f8 	.word	0x080028f8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080028f8 	.word	0x080028f8

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 fa6a 	bl	80006f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f82a 	bl	8000278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f8fa 	bl	800041c <MX_GPIO_Init>
  MX_DMA_Init();
 8000228:	f000 f8da 	bl	80003e0 <MX_DMA_Init>
  MX_ADC1_Init();
 800022c:	f000 f86c 	bl	8000308 <MX_ADC1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start_DMA(&hadc1, &adc_dma_snd, 1);
 8000230:	490e      	ldr	r1, [pc, #56]	; (800026c <main+0x54>)
 8000232:	4b0f      	ldr	r3, [pc, #60]	; (8000270 <main+0x58>)
 8000234:	2201      	movs	r2, #1
 8000236:	0018      	movs	r0, r3
 8000238:	f000 fdf6 	bl	8000e28 <HAL_ADC_Start_DMA>
	  	  	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800023c:	23a0      	movs	r3, #160	; 0xa0
 800023e:	05db      	lsls	r3, r3, #23
 8000240:	2120      	movs	r1, #32
 8000242:	0018      	movs	r0, r3
 8000244:	f001 fe37 	bl	8001eb6 <HAL_GPIO_TogglePin>

	  	  	  HAL_Delay(1000);
 8000248:	23fa      	movs	r3, #250	; 0xfa
 800024a:	009b      	lsls	r3, r3, #2
 800024c:	0018      	movs	r0, r3
 800024e:	f000 fad7 	bl	8000800 <HAL_Delay>
	  	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000252:	2380      	movs	r3, #128	; 0x80
 8000254:	01db      	lsls	r3, r3, #7
 8000256:	4807      	ldr	r0, [pc, #28]	; (8000274 <main+0x5c>)
 8000258:	2200      	movs	r2, #0
 800025a:	0019      	movs	r1, r3
 800025c:	f001 fe0e 	bl	8001e7c <HAL_GPIO_WritePin>
	  	  	  HAL_Delay(1000);
 8000260:	23fa      	movs	r3, #250	; 0xfa
 8000262:	009b      	lsls	r3, r3, #2
 8000264:	0018      	movs	r0, r3
 8000266:	f000 facb 	bl	8000800 <HAL_Delay>
	  HAL_ADC_Start_DMA(&hadc1, &adc_dma_snd, 1);
 800026a:	e7e1      	b.n	8000230 <main+0x18>
 800026c:	200000e8 	.word	0x200000e8
 8000270:	20000028 	.word	0x20000028
 8000274:	50000400 	.word	0x50000400

08000278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000278:	b590      	push	{r4, r7, lr}
 800027a:	b093      	sub	sp, #76	; 0x4c
 800027c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027e:	2414      	movs	r4, #20
 8000280:	193b      	adds	r3, r7, r4
 8000282:	0018      	movs	r0, r3
 8000284:	2334      	movs	r3, #52	; 0x34
 8000286:	001a      	movs	r2, r3
 8000288:	2100      	movs	r1, #0
 800028a:	f002 fb2d 	bl	80028e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	0018      	movs	r0, r3
 8000292:	2310      	movs	r3, #16
 8000294:	001a      	movs	r2, r3
 8000296:	2100      	movs	r1, #0
 8000298:	f002 fb26 	bl	80028e8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800029c:	2380      	movs	r3, #128	; 0x80
 800029e:	009b      	lsls	r3, r3, #2
 80002a0:	0018      	movs	r0, r3
 80002a2:	f001 fe23 	bl	8001eec <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a6:	193b      	adds	r3, r7, r4
 80002a8:	2202      	movs	r2, #2
 80002aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ac:	193b      	adds	r3, r7, r4
 80002ae:	2280      	movs	r2, #128	; 0x80
 80002b0:	0052      	lsls	r2, r2, #1
 80002b2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002b4:	193b      	adds	r3, r7, r4
 80002b6:	2200      	movs	r2, #0
 80002b8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ba:	193b      	adds	r3, r7, r4
 80002bc:	2240      	movs	r2, #64	; 0x40
 80002be:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002c0:	193b      	adds	r3, r7, r4
 80002c2:	2200      	movs	r2, #0
 80002c4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c6:	193b      	adds	r3, r7, r4
 80002c8:	0018      	movs	r0, r3
 80002ca:	f001 fe4f 	bl	8001f6c <HAL_RCC_OscConfig>
 80002ce:	1e03      	subs	r3, r0, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002d2:	f000 f91f 	bl	8000514 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	2207      	movs	r2, #7
 80002da:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002dc:	1d3b      	adds	r3, r7, #4
 80002de:	2200      	movs	r2, #0
 80002e0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	2200      	movs	r2, #0
 80002e6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	2200      	movs	r2, #0
 80002ec:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	2100      	movs	r1, #0
 80002f2:	0018      	movs	r0, r3
 80002f4:	f002 f94a 	bl	800258c <HAL_RCC_ClockConfig>
 80002f8:	1e03      	subs	r3, r0, #0
 80002fa:	d001      	beq.n	8000300 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002fc:	f000 f90a 	bl	8000514 <Error_Handler>
  }
}
 8000300:	46c0      	nop			; (mov r8, r8)
 8000302:	46bd      	mov	sp, r7
 8000304:	b013      	add	sp, #76	; 0x4c
 8000306:	bd90      	pop	{r4, r7, pc}

08000308 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b084      	sub	sp, #16
 800030c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	0018      	movs	r0, r3
 8000312:	230c      	movs	r3, #12
 8000314:	001a      	movs	r2, r3
 8000316:	2100      	movs	r1, #0
 8000318:	f002 fae6 	bl	80028e8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800031c:	4b2d      	ldr	r3, [pc, #180]	; (80003d4 <MX_ADC1_Init+0xcc>)
 800031e:	4a2e      	ldr	r2, [pc, #184]	; (80003d8 <MX_ADC1_Init+0xd0>)
 8000320:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000322:	4b2c      	ldr	r3, [pc, #176]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000324:	2280      	movs	r2, #128	; 0x80
 8000326:	05d2      	lsls	r2, r2, #23
 8000328:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800032a:	4b2a      	ldr	r3, [pc, #168]	; (80003d4 <MX_ADC1_Init+0xcc>)
 800032c:	2200      	movs	r2, #0
 800032e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000330:	4b28      	ldr	r3, [pc, #160]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000332:	2200      	movs	r2, #0
 8000334:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000336:	4b27      	ldr	r3, [pc, #156]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000338:	2200      	movs	r2, #0
 800033a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800033c:	4b25      	ldr	r3, [pc, #148]	; (80003d4 <MX_ADC1_Init+0xcc>)
 800033e:	2204      	movs	r2, #4
 8000340:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000342:	4b24      	ldr	r3, [pc, #144]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000344:	2200      	movs	r2, #0
 8000346:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000348:	4b22      	ldr	r3, [pc, #136]	; (80003d4 <MX_ADC1_Init+0xcc>)
 800034a:	2200      	movs	r2, #0
 800034c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800034e:	4b21      	ldr	r3, [pc, #132]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000350:	2200      	movs	r2, #0
 8000352:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000354:	4b1f      	ldr	r3, [pc, #124]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000356:	2201      	movs	r2, #1
 8000358:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800035a:	4b1e      	ldr	r3, [pc, #120]	; (80003d4 <MX_ADC1_Init+0xcc>)
 800035c:	2220      	movs	r2, #32
 800035e:	2100      	movs	r1, #0
 8000360:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000362:	4b1c      	ldr	r3, [pc, #112]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000364:	2200      	movs	r2, #0
 8000366:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000368:	4b1a      	ldr	r3, [pc, #104]	; (80003d4 <MX_ADC1_Init+0xcc>)
 800036a:	2200      	movs	r2, #0
 800036c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800036e:	4b19      	ldr	r3, [pc, #100]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000370:	222c      	movs	r2, #44	; 0x2c
 8000372:	2100      	movs	r1, #0
 8000374:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000376:	4b17      	ldr	r3, [pc, #92]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000378:	2200      	movs	r2, #0
 800037a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800037c:	4b15      	ldr	r3, [pc, #84]	; (80003d4 <MX_ADC1_Init+0xcc>)
 800037e:	2200      	movs	r2, #0
 8000380:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000382:	4b14      	ldr	r3, [pc, #80]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000384:	2200      	movs	r2, #0
 8000386:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000388:	4b12      	ldr	r3, [pc, #72]	; (80003d4 <MX_ADC1_Init+0xcc>)
 800038a:	223c      	movs	r2, #60	; 0x3c
 800038c:	2100      	movs	r1, #0
 800038e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000390:	4b10      	ldr	r3, [pc, #64]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000392:	2200      	movs	r2, #0
 8000394:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000396:	4b0f      	ldr	r3, [pc, #60]	; (80003d4 <MX_ADC1_Init+0xcc>)
 8000398:	0018      	movs	r0, r3
 800039a:	f000 fb9d 	bl	8000ad8 <HAL_ADC_Init>
 800039e:	1e03      	subs	r3, r0, #0
 80003a0:	d001      	beq.n	80003a6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80003a2:	f000 f8b7 	bl	8000514 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80003a6:	1d3b      	adds	r3, r7, #4
 80003a8:	4a0c      	ldr	r2, [pc, #48]	; (80003dc <MX_ADC1_Init+0xd4>)
 80003aa:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003ac:	1d3b      	adds	r3, r7, #4
 80003ae:	2200      	movs	r2, #0
 80003b0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80003b2:	1d3b      	adds	r3, r7, #4
 80003b4:	2200      	movs	r2, #0
 80003b6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003b8:	1d3a      	adds	r2, r7, #4
 80003ba:	4b06      	ldr	r3, [pc, #24]	; (80003d4 <MX_ADC1_Init+0xcc>)
 80003bc:	0011      	movs	r1, r2
 80003be:	0018      	movs	r0, r3
 80003c0:	f000 fddc 	bl	8000f7c <HAL_ADC_ConfigChannel>
 80003c4:	1e03      	subs	r3, r0, #0
 80003c6:	d001      	beq.n	80003cc <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80003c8:	f000 f8a4 	bl	8000514 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003cc:	46c0      	nop			; (mov r8, r8)
 80003ce:	46bd      	mov	sp, r7
 80003d0:	b004      	add	sp, #16
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	20000028 	.word	0x20000028
 80003d8:	40012400 	.word	0x40012400
 80003dc:	10000010 	.word	0x10000010

080003e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003e6:	4b0c      	ldr	r3, [pc, #48]	; (8000418 <MX_DMA_Init+0x38>)
 80003e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80003ea:	4b0b      	ldr	r3, [pc, #44]	; (8000418 <MX_DMA_Init+0x38>)
 80003ec:	2101      	movs	r1, #1
 80003ee:	430a      	orrs	r2, r1
 80003f0:	639a      	str	r2, [r3, #56]	; 0x38
 80003f2:	4b09      	ldr	r3, [pc, #36]	; (8000418 <MX_DMA_Init+0x38>)
 80003f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80003f6:	2201      	movs	r2, #1
 80003f8:	4013      	ands	r3, r2
 80003fa:	607b      	str	r3, [r7, #4]
 80003fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003fe:	2200      	movs	r2, #0
 8000400:	2100      	movs	r1, #0
 8000402:	2009      	movs	r0, #9
 8000404:	f001 f952 	bl	80016ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000408:	2009      	movs	r0, #9
 800040a:	f001 f964 	bl	80016d6 <HAL_NVIC_EnableIRQ>

}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	b002      	add	sp, #8
 8000414:	bd80      	pop	{r7, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	40021000 	.word	0x40021000

0800041c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800041c:	b590      	push	{r4, r7, lr}
 800041e:	b089      	sub	sp, #36	; 0x24
 8000420:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000422:	240c      	movs	r4, #12
 8000424:	193b      	adds	r3, r7, r4
 8000426:	0018      	movs	r0, r3
 8000428:	2314      	movs	r3, #20
 800042a:	001a      	movs	r2, r3
 800042c:	2100      	movs	r1, #0
 800042e:	f002 fa5b 	bl	80028e8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000432:	4b28      	ldr	r3, [pc, #160]	; (80004d4 <MX_GPIO_Init+0xb8>)
 8000434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000436:	4b27      	ldr	r3, [pc, #156]	; (80004d4 <MX_GPIO_Init+0xb8>)
 8000438:	2101      	movs	r1, #1
 800043a:	430a      	orrs	r2, r1
 800043c:	635a      	str	r2, [r3, #52]	; 0x34
 800043e:	4b25      	ldr	r3, [pc, #148]	; (80004d4 <MX_GPIO_Init+0xb8>)
 8000440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000442:	2201      	movs	r2, #1
 8000444:	4013      	ands	r3, r2
 8000446:	60bb      	str	r3, [r7, #8]
 8000448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800044a:	4b22      	ldr	r3, [pc, #136]	; (80004d4 <MX_GPIO_Init+0xb8>)
 800044c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800044e:	4b21      	ldr	r3, [pc, #132]	; (80004d4 <MX_GPIO_Init+0xb8>)
 8000450:	2102      	movs	r1, #2
 8000452:	430a      	orrs	r2, r1
 8000454:	635a      	str	r2, [r3, #52]	; 0x34
 8000456:	4b1f      	ldr	r3, [pc, #124]	; (80004d4 <MX_GPIO_Init+0xb8>)
 8000458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800045a:	2202      	movs	r2, #2
 800045c:	4013      	ands	r3, r2
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000462:	23a0      	movs	r3, #160	; 0xa0
 8000464:	05db      	lsls	r3, r3, #23
 8000466:	2200      	movs	r2, #0
 8000468:	2120      	movs	r1, #32
 800046a:	0018      	movs	r0, r3
 800046c:	f001 fd06 	bl	8001e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000470:	2380      	movs	r3, #128	; 0x80
 8000472:	01db      	lsls	r3, r3, #7
 8000474:	4818      	ldr	r0, [pc, #96]	; (80004d8 <MX_GPIO_Init+0xbc>)
 8000476:	2200      	movs	r2, #0
 8000478:	0019      	movs	r1, r3
 800047a:	f001 fcff 	bl	8001e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800047e:	193b      	adds	r3, r7, r4
 8000480:	2220      	movs	r2, #32
 8000482:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000484:	193b      	adds	r3, r7, r4
 8000486:	2201      	movs	r2, #1
 8000488:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048a:	193b      	adds	r3, r7, r4
 800048c:	2200      	movs	r2, #0
 800048e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000490:	193b      	adds	r3, r7, r4
 8000492:	2200      	movs	r2, #0
 8000494:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000496:	193a      	adds	r2, r7, r4
 8000498:	23a0      	movs	r3, #160	; 0xa0
 800049a:	05db      	lsls	r3, r3, #23
 800049c:	0011      	movs	r1, r2
 800049e:	0018      	movs	r0, r3
 80004a0:	f001 fb88 	bl	8001bb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80004a4:	0021      	movs	r1, r4
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2280      	movs	r2, #128	; 0x80
 80004aa:	01d2      	lsls	r2, r2, #7
 80004ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ae:	187b      	adds	r3, r7, r1
 80004b0:	2201      	movs	r2, #1
 80004b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2200      	movs	r2, #0
 80004b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2200      	movs	r2, #0
 80004be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	4a05      	ldr	r2, [pc, #20]	; (80004d8 <MX_GPIO_Init+0xbc>)
 80004c4:	0019      	movs	r1, r3
 80004c6:	0010      	movs	r0, r2
 80004c8:	f001 fb74 	bl	8001bb4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004cc:	46c0      	nop			; (mov r8, r8)
 80004ce:	46bd      	mov	sp, r7
 80004d0:	b009      	add	sp, #36	; 0x24
 80004d2:	bd90      	pop	{r4, r7, pc}
 80004d4:	40021000 	.word	0x40021000
 80004d8:	50000400 	.word	0x50000400

080004dc <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
	adc_dma_snd =  HAL_ADC_GetValue(&hadc1);
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_ADC_ConvCpltCallback+0x2c>)
 80004e6:	0018      	movs	r0, r3
 80004e8:	f000 fd2c 	bl	8000f44 <HAL_ADC_GetValue>
 80004ec:	0002      	movs	r2, r0
 80004ee:	4b07      	ldr	r3, [pc, #28]	; (800050c <HAL_ADC_ConvCpltCallback+0x30>)
 80004f0:	601a      	str	r2, [r3, #0]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80004f2:	2380      	movs	r3, #128	; 0x80
 80004f4:	01db      	lsls	r3, r3, #7
 80004f6:	4806      	ldr	r0, [pc, #24]	; (8000510 <HAL_ADC_ConvCpltCallback+0x34>)
 80004f8:	2201      	movs	r2, #1
 80004fa:	0019      	movs	r1, r3
 80004fc:	f001 fcbe 	bl	8001e7c <HAL_GPIO_WritePin>
	//HAL_ADC_Stop_IT(&hadc1);
}
 8000500:	46c0      	nop			; (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	b002      	add	sp, #8
 8000506:	bd80      	pop	{r7, pc}
 8000508:	20000028 	.word	0x20000028
 800050c:	200000e8 	.word	0x200000e8
 8000510:	50000400 	.word	0x50000400

08000514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000518:	b672      	cpsid	i
}
 800051a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800051c:	e7fe      	b.n	800051c <Error_Handler+0x8>
	...

08000520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000526:	4b0f      	ldr	r3, [pc, #60]	; (8000564 <HAL_MspInit+0x44>)
 8000528:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800052a:	4b0e      	ldr	r3, [pc, #56]	; (8000564 <HAL_MspInit+0x44>)
 800052c:	2101      	movs	r1, #1
 800052e:	430a      	orrs	r2, r1
 8000530:	641a      	str	r2, [r3, #64]	; 0x40
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <HAL_MspInit+0x44>)
 8000534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000536:	2201      	movs	r2, #1
 8000538:	4013      	ands	r3, r2
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800053e:	4b09      	ldr	r3, [pc, #36]	; (8000564 <HAL_MspInit+0x44>)
 8000540:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000542:	4b08      	ldr	r3, [pc, #32]	; (8000564 <HAL_MspInit+0x44>)
 8000544:	2180      	movs	r1, #128	; 0x80
 8000546:	0549      	lsls	r1, r1, #21
 8000548:	430a      	orrs	r2, r1
 800054a:	63da      	str	r2, [r3, #60]	; 0x3c
 800054c:	4b05      	ldr	r3, [pc, #20]	; (8000564 <HAL_MspInit+0x44>)
 800054e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000550:	2380      	movs	r3, #128	; 0x80
 8000552:	055b      	lsls	r3, r3, #21
 8000554:	4013      	ands	r3, r2
 8000556:	603b      	str	r3, [r7, #0]
 8000558:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	46bd      	mov	sp, r7
 800055e:	b002      	add	sp, #8
 8000560:	bd80      	pop	{r7, pc}
 8000562:	46c0      	nop			; (mov r8, r8)
 8000564:	40021000 	.word	0x40021000

08000568 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b08b      	sub	sp, #44	; 0x2c
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000570:	2414      	movs	r4, #20
 8000572:	193b      	adds	r3, r7, r4
 8000574:	0018      	movs	r0, r3
 8000576:	2314      	movs	r3, #20
 8000578:	001a      	movs	r2, r3
 800057a:	2100      	movs	r1, #0
 800057c:	f002 f9b4 	bl	80028e8 <memset>
  if(hadc->Instance==ADC1)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a2d      	ldr	r2, [pc, #180]	; (800063c <HAL_ADC_MspInit+0xd4>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d154      	bne.n	8000634 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800058a:	4b2d      	ldr	r3, [pc, #180]	; (8000640 <HAL_ADC_MspInit+0xd8>)
 800058c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800058e:	4b2c      	ldr	r3, [pc, #176]	; (8000640 <HAL_ADC_MspInit+0xd8>)
 8000590:	2180      	movs	r1, #128	; 0x80
 8000592:	0349      	lsls	r1, r1, #13
 8000594:	430a      	orrs	r2, r1
 8000596:	641a      	str	r2, [r3, #64]	; 0x40
 8000598:	4b29      	ldr	r3, [pc, #164]	; (8000640 <HAL_ADC_MspInit+0xd8>)
 800059a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800059c:	2380      	movs	r3, #128	; 0x80
 800059e:	035b      	lsls	r3, r3, #13
 80005a0:	4013      	ands	r3, r2
 80005a2:	613b      	str	r3, [r7, #16]
 80005a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	4b26      	ldr	r3, [pc, #152]	; (8000640 <HAL_ADC_MspInit+0xd8>)
 80005a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005aa:	4b25      	ldr	r3, [pc, #148]	; (8000640 <HAL_ADC_MspInit+0xd8>)
 80005ac:	2101      	movs	r1, #1
 80005ae:	430a      	orrs	r2, r1
 80005b0:	635a      	str	r2, [r3, #52]	; 0x34
 80005b2:	4b23      	ldr	r3, [pc, #140]	; (8000640 <HAL_ADC_MspInit+0xd8>)
 80005b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005b6:	2201      	movs	r2, #1
 80005b8:	4013      	ands	r3, r2
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80005be:	193b      	adds	r3, r7, r4
 80005c0:	2210      	movs	r2, #16
 80005c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	2203      	movs	r2, #3
 80005c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d0:	193a      	adds	r2, r7, r4
 80005d2:	23a0      	movs	r3, #160	; 0xa0
 80005d4:	05db      	lsls	r3, r3, #23
 80005d6:	0011      	movs	r1, r2
 80005d8:	0018      	movs	r0, r3
 80005da:	f001 faeb 	bl	8001bb4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80005de:	4b19      	ldr	r3, [pc, #100]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 80005e0:	4a19      	ldr	r2, [pc, #100]	; (8000648 <HAL_ADC_MspInit+0xe0>)
 80005e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80005e4:	4b17      	ldr	r3, [pc, #92]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 80005e6:	2205      	movs	r2, #5
 80005e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005ea:	4b16      	ldr	r3, [pc, #88]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80005f0:	4b14      	ldr	r3, [pc, #80]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80005f6:	4b13      	ldr	r3, [pc, #76]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 80005f8:	2280      	movs	r2, #128	; 0x80
 80005fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 80005fe:	2280      	movs	r2, #128	; 0x80
 8000600:	0092      	lsls	r2, r2, #2
 8000602:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000604:	4b0f      	ldr	r3, [pc, #60]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 8000606:	2280      	movs	r2, #128	; 0x80
 8000608:	0112      	lsls	r2, r2, #4
 800060a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800060c:	4b0d      	ldr	r3, [pc, #52]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 800060e:	2220      	movs	r2, #32
 8000610:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000612:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 8000614:	2200      	movs	r2, #0
 8000616:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000618:	4b0a      	ldr	r3, [pc, #40]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 800061a:	0018      	movs	r0, r3
 800061c:	f001 f878 	bl	8001710 <HAL_DMA_Init>
 8000620:	1e03      	subs	r3, r0, #0
 8000622:	d001      	beq.n	8000628 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8000624:	f7ff ff76 	bl	8000514 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	4a06      	ldr	r2, [pc, #24]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 800062c:	651a      	str	r2, [r3, #80]	; 0x50
 800062e:	4b05      	ldr	r3, [pc, #20]	; (8000644 <HAL_ADC_MspInit+0xdc>)
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000634:	46c0      	nop			; (mov r8, r8)
 8000636:	46bd      	mov	sp, r7
 8000638:	b00b      	add	sp, #44	; 0x2c
 800063a:	bd90      	pop	{r4, r7, pc}
 800063c:	40012400 	.word	0x40012400
 8000640:	40021000 	.word	0x40021000
 8000644:	2000008c 	.word	0x2000008c
 8000648:	40020008 	.word	0x40020008

0800064c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000650:	e7fe      	b.n	8000650 <NMI_Handler+0x4>

08000652 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000656:	e7fe      	b.n	8000656 <HardFault_Handler+0x4>

08000658 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800065c:	46c0      	nop			; (mov r8, r8)
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}

08000662 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000666:	46c0      	nop			; (mov r8, r8)
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000670:	f000 f8aa 	bl	80007c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000674:	46c0      	nop			; (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
	...

0800067c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000680:	4b03      	ldr	r3, [pc, #12]	; (8000690 <DMA1_Channel1_IRQHandler+0x14>)
 8000682:	0018      	movs	r0, r3
 8000684:	f001 f954 	bl	8001930 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000688:	46c0      	nop			; (mov r8, r8)
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	2000008c 	.word	0x2000008c

08000694 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000698:	46c0      	nop			; (mov r8, r8)
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006a0:	480d      	ldr	r0, [pc, #52]	; (80006d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006a2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80006a4:	f7ff fff6 	bl	8000694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006a8:	480c      	ldr	r0, [pc, #48]	; (80006dc <LoopForever+0x6>)
  ldr r1, =_edata
 80006aa:	490d      	ldr	r1, [pc, #52]	; (80006e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006ac:	4a0d      	ldr	r2, [pc, #52]	; (80006e4 <LoopForever+0xe>)
  movs r3, #0
 80006ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006b0:	e002      	b.n	80006b8 <LoopCopyDataInit>

080006b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006b6:	3304      	adds	r3, #4

080006b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006bc:	d3f9      	bcc.n	80006b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006be:	4a0a      	ldr	r2, [pc, #40]	; (80006e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006c0:	4c0a      	ldr	r4, [pc, #40]	; (80006ec <LoopForever+0x16>)
  movs r3, #0
 80006c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006c4:	e001      	b.n	80006ca <LoopFillZerobss>

080006c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006c8:	3204      	adds	r2, #4

080006ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006cc:	d3fb      	bcc.n	80006c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006ce:	f002 f8e7 	bl	80028a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80006d2:	f7ff fda1 	bl	8000218 <main>

080006d6 <LoopForever>:

LoopForever:
  b LoopForever
 80006d6:	e7fe      	b.n	80006d6 <LoopForever>
  ldr   r0, =_estack
 80006d8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80006dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006e4:	08002958 	.word	0x08002958
  ldr r2, =_sbss
 80006e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006ec:	200000f0 	.word	0x200000f0

080006f0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006f0:	e7fe      	b.n	80006f0 <ADC1_IRQHandler>
	...

080006f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000700:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <HAL_Init+0x3c>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4b0a      	ldr	r3, [pc, #40]	; (8000730 <HAL_Init+0x3c>)
 8000706:	2180      	movs	r1, #128	; 0x80
 8000708:	0049      	lsls	r1, r1, #1
 800070a:	430a      	orrs	r2, r1
 800070c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800070e:	2000      	movs	r0, #0
 8000710:	f000 f810 	bl	8000734 <HAL_InitTick>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d003      	beq.n	8000720 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000718:	1dfb      	adds	r3, r7, #7
 800071a:	2201      	movs	r2, #1
 800071c:	701a      	strb	r2, [r3, #0]
 800071e:	e001      	b.n	8000724 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000720:	f7ff fefe 	bl	8000520 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000724:	1dfb      	adds	r3, r7, #7
 8000726:	781b      	ldrb	r3, [r3, #0]
}
 8000728:	0018      	movs	r0, r3
 800072a:	46bd      	mov	sp, r7
 800072c:	b002      	add	sp, #8
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40022000 	.word	0x40022000

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800073c:	230f      	movs	r3, #15
 800073e:	18fb      	adds	r3, r7, r3
 8000740:	2200      	movs	r2, #0
 8000742:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000744:	4b1d      	ldr	r3, [pc, #116]	; (80007bc <HAL_InitTick+0x88>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d02b      	beq.n	80007a4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800074c:	4b1c      	ldr	r3, [pc, #112]	; (80007c0 <HAL_InitTick+0x8c>)
 800074e:	681c      	ldr	r4, [r3, #0]
 8000750:	4b1a      	ldr	r3, [pc, #104]	; (80007bc <HAL_InitTick+0x88>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	0019      	movs	r1, r3
 8000756:	23fa      	movs	r3, #250	; 0xfa
 8000758:	0098      	lsls	r0, r3, #2
 800075a:	f7ff fcd1 	bl	8000100 <__udivsi3>
 800075e:	0003      	movs	r3, r0
 8000760:	0019      	movs	r1, r3
 8000762:	0020      	movs	r0, r4
 8000764:	f7ff fccc 	bl	8000100 <__udivsi3>
 8000768:	0003      	movs	r3, r0
 800076a:	0018      	movs	r0, r3
 800076c:	f000 ffc3 	bl	80016f6 <HAL_SYSTICK_Config>
 8000770:	1e03      	subs	r3, r0, #0
 8000772:	d112      	bne.n	800079a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2b03      	cmp	r3, #3
 8000778:	d80a      	bhi.n	8000790 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800077a:	6879      	ldr	r1, [r7, #4]
 800077c:	2301      	movs	r3, #1
 800077e:	425b      	negs	r3, r3
 8000780:	2200      	movs	r2, #0
 8000782:	0018      	movs	r0, r3
 8000784:	f000 ff92 	bl	80016ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000788:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <HAL_InitTick+0x90>)
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	e00d      	b.n	80007ac <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000790:	230f      	movs	r3, #15
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	2201      	movs	r2, #1
 8000796:	701a      	strb	r2, [r3, #0]
 8000798:	e008      	b.n	80007ac <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800079a:	230f      	movs	r3, #15
 800079c:	18fb      	adds	r3, r7, r3
 800079e:	2201      	movs	r2, #1
 80007a0:	701a      	strb	r2, [r3, #0]
 80007a2:	e003      	b.n	80007ac <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007a4:	230f      	movs	r3, #15
 80007a6:	18fb      	adds	r3, r7, r3
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80007ac:	230f      	movs	r3, #15
 80007ae:	18fb      	adds	r3, r7, r3
 80007b0:	781b      	ldrb	r3, [r3, #0]
}
 80007b2:	0018      	movs	r0, r3
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b005      	add	sp, #20
 80007b8:	bd90      	pop	{r4, r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	20000008 	.word	0x20000008
 80007c0:	20000000 	.word	0x20000000
 80007c4:	20000004 	.word	0x20000004

080007c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007cc:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <HAL_IncTick+0x1c>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	001a      	movs	r2, r3
 80007d2:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <HAL_IncTick+0x20>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	18d2      	adds	r2, r2, r3
 80007d8:	4b03      	ldr	r3, [pc, #12]	; (80007e8 <HAL_IncTick+0x20>)
 80007da:	601a      	str	r2, [r3, #0]
}
 80007dc:	46c0      	nop			; (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	20000008 	.word	0x20000008
 80007e8:	200000ec 	.word	0x200000ec

080007ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  return uwTick;
 80007f0:	4b02      	ldr	r3, [pc, #8]	; (80007fc <HAL_GetTick+0x10>)
 80007f2:	681b      	ldr	r3, [r3, #0]
}
 80007f4:	0018      	movs	r0, r3
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	200000ec 	.word	0x200000ec

08000800 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000808:	f7ff fff0 	bl	80007ec <HAL_GetTick>
 800080c:	0003      	movs	r3, r0
 800080e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3301      	adds	r3, #1
 8000818:	d005      	beq.n	8000826 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800081a:	4b0a      	ldr	r3, [pc, #40]	; (8000844 <HAL_Delay+0x44>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	001a      	movs	r2, r3
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	189b      	adds	r3, r3, r2
 8000824:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	f7ff ffe0 	bl	80007ec <HAL_GetTick>
 800082c:	0002      	movs	r2, r0
 800082e:	68bb      	ldr	r3, [r7, #8]
 8000830:	1ad3      	subs	r3, r2, r3
 8000832:	68fa      	ldr	r2, [r7, #12]
 8000834:	429a      	cmp	r2, r3
 8000836:	d8f7      	bhi.n	8000828 <HAL_Delay+0x28>
  {
  }
}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	46bd      	mov	sp, r7
 800083e:	b004      	add	sp, #16
 8000840:	bd80      	pop	{r7, pc}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	20000008 	.word	0x20000008

08000848 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a05      	ldr	r2, [pc, #20]	; (800086c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000858:	401a      	ands	r2, r3
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	431a      	orrs	r2, r3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	601a      	str	r2, [r3, #0]
}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b002      	add	sp, #8
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	fe3fffff 	.word	0xfe3fffff

08000870 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	23e0      	movs	r3, #224	; 0xe0
 800087e:	045b      	lsls	r3, r3, #17
 8000880:	4013      	ands	r3, r2
}
 8000882:	0018      	movs	r0, r3
 8000884:	46bd      	mov	sp, r7
 8000886:	b002      	add	sp, #8
 8000888:	bd80      	pop	{r7, pc}

0800088a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b084      	sub	sp, #16
 800088e:	af00      	add	r7, sp, #0
 8000890:	60f8      	str	r0, [r7, #12]
 8000892:	60b9      	str	r1, [r7, #8]
 8000894:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	695b      	ldr	r3, [r3, #20]
 800089a:	68ba      	ldr	r2, [r7, #8]
 800089c:	2104      	movs	r1, #4
 800089e:	400a      	ands	r2, r1
 80008a0:	2107      	movs	r1, #7
 80008a2:	4091      	lsls	r1, r2
 80008a4:	000a      	movs	r2, r1
 80008a6:	43d2      	mvns	r2, r2
 80008a8:	401a      	ands	r2, r3
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	2104      	movs	r1, #4
 80008ae:	400b      	ands	r3, r1
 80008b0:	6879      	ldr	r1, [r7, #4]
 80008b2:	4099      	lsls	r1, r3
 80008b4:	000b      	movs	r3, r1
 80008b6:	431a      	orrs	r2, r3
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80008bc:	46c0      	nop			; (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	b004      	add	sp, #16
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	695b      	ldr	r3, [r3, #20]
 80008d2:	683a      	ldr	r2, [r7, #0]
 80008d4:	2104      	movs	r1, #4
 80008d6:	400a      	ands	r2, r1
 80008d8:	2107      	movs	r1, #7
 80008da:	4091      	lsls	r1, r2
 80008dc:	000a      	movs	r2, r1
 80008de:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	2104      	movs	r1, #4
 80008e4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80008e6:	40da      	lsrs	r2, r3
 80008e8:	0013      	movs	r3, r2
}
 80008ea:	0018      	movs	r0, r3
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b002      	add	sp, #8
 80008f0:	bd80      	pop	{r7, pc}

080008f2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80008f2:	b580      	push	{r7, lr}
 80008f4:	b082      	sub	sp, #8
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	68da      	ldr	r2, [r3, #12]
 80008fe:	23c0      	movs	r3, #192	; 0xc0
 8000900:	011b      	lsls	r3, r3, #4
 8000902:	4013      	ands	r3, r2
 8000904:	d101      	bne.n	800090a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000906:	2301      	movs	r3, #1
 8000908:	e000      	b.n	800090c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800090a:	2300      	movs	r3, #0
}
 800090c:	0018      	movs	r0, r3
 800090e:	46bd      	mov	sp, r7
 8000910:	b002      	add	sp, #8
 8000912:	bd80      	pop	{r7, pc}

08000914 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	60f8      	str	r0, [r7, #12]
 800091c:	60b9      	str	r1, [r7, #8]
 800091e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000924:	68ba      	ldr	r2, [r7, #8]
 8000926:	211f      	movs	r1, #31
 8000928:	400a      	ands	r2, r1
 800092a:	210f      	movs	r1, #15
 800092c:	4091      	lsls	r1, r2
 800092e:	000a      	movs	r2, r1
 8000930:	43d2      	mvns	r2, r2
 8000932:	401a      	ands	r2, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	0e9b      	lsrs	r3, r3, #26
 8000938:	210f      	movs	r1, #15
 800093a:	4019      	ands	r1, r3
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	201f      	movs	r0, #31
 8000940:	4003      	ands	r3, r0
 8000942:	4099      	lsls	r1, r3
 8000944:	000b      	movs	r3, r1
 8000946:	431a      	orrs	r2, r3
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800094c:	46c0      	nop			; (mov r8, r8)
 800094e:	46bd      	mov	sp, r7
 8000950:	b004      	add	sp, #16
 8000952:	bd80      	pop	{r7, pc}

08000954 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	035b      	lsls	r3, r3, #13
 8000966:	0b5b      	lsrs	r3, r3, #13
 8000968:	431a      	orrs	r2, r3
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800096e:	46c0      	nop			; (mov r8, r8)
 8000970:	46bd      	mov	sp, r7
 8000972:	b002      	add	sp, #8
 8000974:	bd80      	pop	{r7, pc}

08000976 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
 800097e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000984:	683a      	ldr	r2, [r7, #0]
 8000986:	0352      	lsls	r2, r2, #13
 8000988:	0b52      	lsrs	r2, r2, #13
 800098a:	43d2      	mvns	r2, r2
 800098c:	401a      	ands	r2, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000992:	46c0      	nop			; (mov r8, r8)
 8000994:	46bd      	mov	sp, r7
 8000996:	b002      	add	sp, #8
 8000998:	bd80      	pop	{r7, pc}
	...

0800099c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	695b      	ldr	r3, [r3, #20]
 80009ac:	68ba      	ldr	r2, [r7, #8]
 80009ae:	0212      	lsls	r2, r2, #8
 80009b0:	43d2      	mvns	r2, r2
 80009b2:	401a      	ands	r2, r3
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	021b      	lsls	r3, r3, #8
 80009b8:	6879      	ldr	r1, [r7, #4]
 80009ba:	400b      	ands	r3, r1
 80009bc:	4904      	ldr	r1, [pc, #16]	; (80009d0 <LL_ADC_SetChannelSamplingTime+0x34>)
 80009be:	400b      	ands	r3, r1
 80009c0:	431a      	orrs	r2, r3
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b004      	add	sp, #16
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	07ffff00 	.word	0x07ffff00

080009d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	4a05      	ldr	r2, [pc, #20]	; (80009f8 <LL_ADC_EnableInternalRegulator+0x24>)
 80009e2:	4013      	ands	r3, r2
 80009e4:	2280      	movs	r2, #128	; 0x80
 80009e6:	0552      	lsls	r2, r2, #21
 80009e8:	431a      	orrs	r2, r3
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	46bd      	mov	sp, r7
 80009f2:	b002      	add	sp, #8
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	6fffffe8 	.word	0x6fffffe8

080009fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	689a      	ldr	r2, [r3, #8]
 8000a08:	2380      	movs	r3, #128	; 0x80
 8000a0a:	055b      	lsls	r3, r3, #21
 8000a0c:	401a      	ands	r2, r3
 8000a0e:	2380      	movs	r3, #128	; 0x80
 8000a10:	055b      	lsls	r3, r3, #21
 8000a12:	429a      	cmp	r2, r3
 8000a14:	d101      	bne.n	8000a1a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000a16:	2301      	movs	r3, #1
 8000a18:	e000      	b.n	8000a1c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000a1a:	2300      	movs	r3, #0
}
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	4a04      	ldr	r2, [pc, #16]	; (8000a44 <LL_ADC_Enable+0x20>)
 8000a32:	4013      	ands	r3, r2
 8000a34:	2201      	movs	r2, #1
 8000a36:	431a      	orrs	r2, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000a3c:	46c0      	nop			; (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	b002      	add	sp, #8
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	7fffffe8 	.word	0x7fffffe8

08000a48 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	689b      	ldr	r3, [r3, #8]
 8000a54:	4a04      	ldr	r2, [pc, #16]	; (8000a68 <LL_ADC_Disable+0x20>)
 8000a56:	4013      	ands	r3, r2
 8000a58:	2202      	movs	r2, #2
 8000a5a:	431a      	orrs	r2, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000a60:	46c0      	nop			; (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	b002      	add	sp, #8
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	7fffffe8 	.word	0x7fffffe8

08000a6c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	689b      	ldr	r3, [r3, #8]
 8000a78:	2201      	movs	r2, #1
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d101      	bne.n	8000a84 <LL_ADC_IsEnabled+0x18>
 8000a80:	2301      	movs	r3, #1
 8000a82:	e000      	b.n	8000a86 <LL_ADC_IsEnabled+0x1a>
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	0018      	movs	r0, r3
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b002      	add	sp, #8
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	689b      	ldr	r3, [r3, #8]
 8000a9c:	4a04      	ldr	r2, [pc, #16]	; (8000ab0 <LL_ADC_REG_StartConversion+0x20>)
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	2204      	movs	r2, #4
 8000aa2:	431a      	orrs	r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000aa8:	46c0      	nop			; (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	b002      	add	sp, #8
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	7fffffe8 	.word	0x7fffffe8

08000ab4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	2204      	movs	r2, #4
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	2b04      	cmp	r3, #4
 8000ac6:	d101      	bne.n	8000acc <LL_ADC_REG_IsConversionOngoing+0x18>
 8000ac8:	2301      	movs	r3, #1
 8000aca:	e000      	b.n	8000ace <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000acc:	2300      	movs	r3, #0
}
 8000ace:	0018      	movs	r0, r3
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	b002      	add	sp, #8
 8000ad4:	bd80      	pop	{r7, pc}
	...

08000ad8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b088      	sub	sp, #32
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ae0:	231f      	movs	r3, #31
 8000ae2:	18fb      	adds	r3, r7, r3
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d101      	bne.n	8000afe <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000afa:	2301      	movs	r3, #1
 8000afc:	e17f      	b.n	8000dfe <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d10a      	bne.n	8000b1c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f7ff fd2d 	bl	8000568 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	2200      	movs	r2, #0
 8000b12:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2254      	movs	r2, #84	; 0x54
 8000b18:	2100      	movs	r1, #0
 8000b1a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	0018      	movs	r0, r3
 8000b22:	f7ff ff6b 	bl	80009fc <LL_ADC_IsInternalRegulatorEnabled>
 8000b26:	1e03      	subs	r3, r0, #0
 8000b28:	d115      	bne.n	8000b56 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f7ff ff50 	bl	80009d4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000b34:	4bb4      	ldr	r3, [pc, #720]	; (8000e08 <HAL_ADC_Init+0x330>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	49b4      	ldr	r1, [pc, #720]	; (8000e0c <HAL_ADC_Init+0x334>)
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f7ff fae0 	bl	8000100 <__udivsi3>
 8000b40:	0003      	movs	r3, r0
 8000b42:	3301      	adds	r3, #1
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000b48:	e002      	b.n	8000b50 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	3b01      	subs	r3, #1
 8000b4e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d1f9      	bne.n	8000b4a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f7ff ff4e 	bl	80009fc <LL_ADC_IsInternalRegulatorEnabled>
 8000b60:	1e03      	subs	r3, r0, #0
 8000b62:	d10f      	bne.n	8000b84 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b68:	2210      	movs	r2, #16
 8000b6a:	431a      	orrs	r2, r3
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b74:	2201      	movs	r2, #1
 8000b76:	431a      	orrs	r2, r3
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8000b7c:	231f      	movs	r3, #31
 8000b7e:	18fb      	adds	r3, r7, r3
 8000b80:	2201      	movs	r2, #1
 8000b82:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f7ff ff93 	bl	8000ab4 <LL_ADC_REG_IsConversionOngoing>
 8000b8e:	0003      	movs	r3, r0
 8000b90:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b96:	2210      	movs	r2, #16
 8000b98:	4013      	ands	r3, r2
 8000b9a:	d000      	beq.n	8000b9e <HAL_ADC_Init+0xc6>
 8000b9c:	e122      	b.n	8000de4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d000      	beq.n	8000ba6 <HAL_ADC_Init+0xce>
 8000ba4:	e11e      	b.n	8000de4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000baa:	4a99      	ldr	r2, [pc, #612]	; (8000e10 <HAL_ADC_Init+0x338>)
 8000bac:	4013      	ands	r3, r2
 8000bae:	2202      	movs	r2, #2
 8000bb0:	431a      	orrs	r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f7ff ff56 	bl	8000a6c <LL_ADC_IsEnabled>
 8000bc0:	1e03      	subs	r3, r0, #0
 8000bc2:	d000      	beq.n	8000bc6 <HAL_ADC_Init+0xee>
 8000bc4:	e0ad      	b.n	8000d22 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	7e1b      	ldrb	r3, [r3, #24]
 8000bce:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000bd0:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	7e5b      	ldrb	r3, [r3, #25]
 8000bd6:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000bd8:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	7e9b      	ldrb	r3, [r3, #26]
 8000bde:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000be0:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d002      	beq.n	8000bf0 <HAL_ADC_Init+0x118>
 8000bea:	2380      	movs	r3, #128	; 0x80
 8000bec:	015b      	lsls	r3, r3, #5
 8000bee:	e000      	b.n	8000bf2 <HAL_ADC_Init+0x11a>
 8000bf0:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000bf2:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000bf8:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	691b      	ldr	r3, [r3, #16]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	da04      	bge.n	8000c0c <HAL_ADC_Init+0x134>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	691b      	ldr	r3, [r3, #16]
 8000c06:	005b      	lsls	r3, r3, #1
 8000c08:	085b      	lsrs	r3, r3, #1
 8000c0a:	e001      	b.n	8000c10 <HAL_ADC_Init+0x138>
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8000c10:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	212c      	movs	r1, #44	; 0x2c
 8000c16:	5c5b      	ldrb	r3, [r3, r1]
 8000c18:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000c1a:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000c1c:	69ba      	ldr	r2, [r7, #24]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2220      	movs	r2, #32
 8000c26:	5c9b      	ldrb	r3, [r3, r2]
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d115      	bne.n	8000c58 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	7e9b      	ldrb	r3, [r3, #26]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d105      	bne.n	8000c40 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	2280      	movs	r2, #128	; 0x80
 8000c38:	0252      	lsls	r2, r2, #9
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	61bb      	str	r3, [r7, #24]
 8000c3e:	e00b      	b.n	8000c58 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c44:	2220      	movs	r2, #32
 8000c46:	431a      	orrs	r2, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c50:	2201      	movs	r2, #1
 8000c52:	431a      	orrs	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d00a      	beq.n	8000c76 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c64:	23e0      	movs	r3, #224	; 0xe0
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	69ba      	ldr	r2, [r7, #24]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	4a65      	ldr	r2, [pc, #404]	; (8000e14 <HAL_ADC_Init+0x33c>)
 8000c7e:	4013      	ands	r3, r2
 8000c80:	0019      	movs	r1, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	69ba      	ldr	r2, [r7, #24]
 8000c88:	430a      	orrs	r2, r1
 8000c8a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	0f9b      	lsrs	r3, r3, #30
 8000c92:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	697a      	ldr	r2, [r7, #20]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	223c      	movs	r2, #60	; 0x3c
 8000ca4:	5c9b      	ldrb	r3, [r3, r2]
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d111      	bne.n	8000cce <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	0f9b      	lsrs	r3, r3, #30
 8000cb0:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000cb6:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8000cbc:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8000cc2:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	2201      	movs	r2, #1
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	691b      	ldr	r3, [r3, #16]
 8000cd4:	4a50      	ldr	r2, [pc, #320]	; (8000e18 <HAL_ADC_Init+0x340>)
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	0019      	movs	r1, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	697a      	ldr	r2, [r7, #20]
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	685a      	ldr	r2, [r3, #4]
 8000ce8:	23c0      	movs	r3, #192	; 0xc0
 8000cea:	061b      	lsls	r3, r3, #24
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d018      	beq.n	8000d22 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	05db      	lsls	r3, r3, #23
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d012      	beq.n	8000d22 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000d00:	2380      	movs	r3, #128	; 0x80
 8000d02:	061b      	lsls	r3, r3, #24
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d00c      	beq.n	8000d22 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000d08:	4b44      	ldr	r3, [pc, #272]	; (8000e1c <HAL_ADC_Init+0x344>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a44      	ldr	r2, [pc, #272]	; (8000e20 <HAL_ADC_Init+0x348>)
 8000d0e:	4013      	ands	r3, r2
 8000d10:	0019      	movs	r1, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	685a      	ldr	r2, [r3, #4]
 8000d16:	23f0      	movs	r3, #240	; 0xf0
 8000d18:	039b      	lsls	r3, r3, #14
 8000d1a:	401a      	ands	r2, r3
 8000d1c:	4b3f      	ldr	r3, [pc, #252]	; (8000e1c <HAL_ADC_Init+0x344>)
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6818      	ldr	r0, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d2a:	001a      	movs	r2, r3
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	f7ff fdac 	bl	800088a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6818      	ldr	r0, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d3a:	493a      	ldr	r1, [pc, #232]	; (8000e24 <HAL_ADC_Init+0x34c>)
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	f7ff fda4 	bl	800088a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	691b      	ldr	r3, [r3, #16]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d109      	bne.n	8000d5e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2110      	movs	r1, #16
 8000d56:	4249      	negs	r1, r1
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	629a      	str	r2, [r3, #40]	; 0x28
 8000d5c:	e018      	b.n	8000d90 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	691a      	ldr	r2, [r3, #16]
 8000d62:	2380      	movs	r3, #128	; 0x80
 8000d64:	039b      	lsls	r3, r3, #14
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d112      	bne.n	8000d90 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	69db      	ldr	r3, [r3, #28]
 8000d74:	3b01      	subs	r3, #1
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	221c      	movs	r2, #28
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	2210      	movs	r2, #16
 8000d7e:	4252      	negs	r2, r2
 8000d80:	409a      	lsls	r2, r3
 8000d82:	0011      	movs	r1, r2
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2100      	movs	r1, #0
 8000d96:	0018      	movs	r0, r3
 8000d98:	f7ff fd94 	bl	80008c4 <LL_ADC_GetSamplingTimeCommonChannels>
 8000d9c:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d10b      	bne.n	8000dbe <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2200      	movs	r2, #0
 8000daa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000db0:	2203      	movs	r2, #3
 8000db2:	4393      	bics	r3, r2
 8000db4:	2201      	movs	r2, #1
 8000db6:	431a      	orrs	r2, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000dbc:	e01c      	b.n	8000df8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dc2:	2212      	movs	r2, #18
 8000dc4:	4393      	bics	r3, r2
 8000dc6:	2210      	movs	r2, #16
 8000dc8:	431a      	orrs	r2, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	431a      	orrs	r2, r3
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8000dda:	231f      	movs	r3, #31
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	2201      	movs	r2, #1
 8000de0:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000de2:	e009      	b.n	8000df8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000de8:	2210      	movs	r2, #16
 8000dea:	431a      	orrs	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8000df0:	231f      	movs	r3, #31
 8000df2:	18fb      	adds	r3, r7, r3
 8000df4:	2201      	movs	r2, #1
 8000df6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8000df8:	231f      	movs	r3, #31
 8000dfa:	18fb      	adds	r3, r7, r3
 8000dfc:	781b      	ldrb	r3, [r3, #0]
}
 8000dfe:	0018      	movs	r0, r3
 8000e00:	46bd      	mov	sp, r7
 8000e02:	b008      	add	sp, #32
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	20000000 	.word	0x20000000
 8000e0c:	00030d40 	.word	0x00030d40
 8000e10:	fffffefd 	.word	0xfffffefd
 8000e14:	fffe0201 	.word	0xfffe0201
 8000e18:	1ffffc02 	.word	0x1ffffc02
 8000e1c:	40012708 	.word	0x40012708
 8000e20:	ffc3ffff 	.word	0xffc3ffff
 8000e24:	07ffff04 	.word	0x07ffff04

08000e28 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8000e28:	b5b0      	push	{r4, r5, r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f7ff fe3b 	bl	8000ab4 <LL_ADC_REG_IsConversionOngoing>
 8000e3e:	1e03      	subs	r3, r0, #0
 8000e40:	d16c      	bne.n	8000f1c <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	2254      	movs	r2, #84	; 0x54
 8000e46:	5c9b      	ldrb	r3, [r3, r2]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d101      	bne.n	8000e50 <HAL_ADC_Start_DMA+0x28>
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	e06c      	b.n	8000f2a <HAL_ADC_Start_DMA+0x102>
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	2254      	movs	r2, #84	; 0x54
 8000e54:	2101      	movs	r1, #1
 8000e56:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	2201      	movs	r2, #1
 8000e60:	4013      	ands	r3, r2
 8000e62:	d113      	bne.n	8000e8c <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f7ff fdff 	bl	8000a6c <LL_ADC_IsEnabled>
 8000e6e:	1e03      	subs	r3, r0, #0
 8000e70:	d004      	beq.n	8000e7c <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	0018      	movs	r0, r3
 8000e78:	f7ff fde6 	bl	8000a48 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	68da      	ldr	r2, [r3, #12]
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2101      	movs	r1, #1
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000e8c:	2517      	movs	r5, #23
 8000e8e:	197c      	adds	r4, r7, r5
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	0018      	movs	r0, r3
 8000e94:	f000 fa4a 	bl	800132c <ADC_Enable>
 8000e98:	0003      	movs	r3, r0
 8000e9a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000e9c:	002c      	movs	r4, r5
 8000e9e:	193b      	adds	r3, r7, r4
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d13e      	bne.n	8000f24 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eaa:	4a22      	ldr	r2, [pc, #136]	; (8000f34 <HAL_ADC_Start_DMA+0x10c>)
 8000eac:	4013      	ands	r3, r2
 8000eae:	2280      	movs	r2, #128	; 0x80
 8000eb0:	0052      	lsls	r2, r2, #1
 8000eb2:	431a      	orrs	r2, r3
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000ec2:	4a1d      	ldr	r2, [pc, #116]	; (8000f38 <HAL_ADC_Start_DMA+0x110>)
 8000ec4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000eca:	4a1c      	ldr	r2, [pc, #112]	; (8000f3c <HAL_ADC_Start_DMA+0x114>)
 8000ecc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000ed2:	4a1b      	ldr	r2, [pc, #108]	; (8000f40 <HAL_ADC_Start_DMA+0x118>)
 8000ed4:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	221c      	movs	r2, #28
 8000edc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	2254      	movs	r2, #84	; 0x54
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	685a      	ldr	r2, [r3, #4]
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2110      	movs	r1, #16
 8000ef2:	430a      	orrs	r2, r1
 8000ef4:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	3340      	adds	r3, #64	; 0x40
 8000f00:	0019      	movs	r1, r3
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f000 fc8c 	bl	8001824 <HAL_DMA_Start_IT>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	0018      	movs	r0, r3
 8000f16:	f7ff fdbb 	bl	8000a90 <LL_ADC_REG_StartConversion>
 8000f1a:	e003      	b.n	8000f24 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000f1c:	2317      	movs	r3, #23
 8000f1e:	18fb      	adds	r3, r7, r3
 8000f20:	2202      	movs	r2, #2
 8000f22:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8000f24:	2317      	movs	r3, #23
 8000f26:	18fb      	adds	r3, r7, r3
 8000f28:	781b      	ldrb	r3, [r3, #0]
}
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b006      	add	sp, #24
 8000f30:	bdb0      	pop	{r4, r5, r7, pc}
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	fffff0fe 	.word	0xfffff0fe
 8000f38:	08001439 	.word	0x08001439
 8000f3c:	08001501 	.word	0x08001501
 8000f40:	0800151f 	.word	0x0800151f

08000f44 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000f52:	0018      	movs	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	b002      	add	sp, #8
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b082      	sub	sp, #8
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000f62:	46c0      	nop			; (mov r8, r8)
 8000f64:	46bd      	mov	sp, r7
 8000f66:	b002      	add	sp, #8
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b082      	sub	sp, #8
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000f72:	46c0      	nop			; (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b002      	add	sp, #8
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f86:	2317      	movs	r3, #23
 8000f88:	18fb      	adds	r3, r7, r3
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2254      	movs	r2, #84	; 0x54
 8000f96:	5c9b      	ldrb	r3, [r3, r2]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d101      	bne.n	8000fa0 <HAL_ADC_ConfigChannel+0x24>
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	e1c0      	b.n	8001322 <HAL_ADC_ConfigChannel+0x3a6>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2254      	movs	r2, #84	; 0x54
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	0018      	movs	r0, r3
 8000fae:	f7ff fd81 	bl	8000ab4 <LL_ADC_REG_IsConversionOngoing>
 8000fb2:	1e03      	subs	r3, r0, #0
 8000fb4:	d000      	beq.n	8000fb8 <HAL_ADC_ConfigChannel+0x3c>
 8000fb6:	e1a3      	b.n	8001300 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d100      	bne.n	8000fc2 <HAL_ADC_ConfigChannel+0x46>
 8000fc0:	e143      	b.n	800124a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	691a      	ldr	r2, [r3, #16]
 8000fc6:	2380      	movs	r3, #128	; 0x80
 8000fc8:	061b      	lsls	r3, r3, #24
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d004      	beq.n	8000fd8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000fd2:	4ac1      	ldr	r2, [pc, #772]	; (80012d8 <HAL_ADC_ConfigChannel+0x35c>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d108      	bne.n	8000fea <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	0019      	movs	r1, r3
 8000fe2:	0010      	movs	r0, r2
 8000fe4:	f7ff fcb6 	bl	8000954 <LL_ADC_REG_SetSequencerChAdd>
 8000fe8:	e0c9      	b.n	800117e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	211f      	movs	r1, #31
 8000ff4:	400b      	ands	r3, r1
 8000ff6:	210f      	movs	r1, #15
 8000ff8:	4099      	lsls	r1, r3
 8000ffa:	000b      	movs	r3, r1
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	4013      	ands	r3, r2
 8001000:	0019      	movs	r1, r3
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	035b      	lsls	r3, r3, #13
 8001008:	0b5b      	lsrs	r3, r3, #13
 800100a:	d105      	bne.n	8001018 <HAL_ADC_ConfigChannel+0x9c>
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	0e9b      	lsrs	r3, r3, #26
 8001012:	221f      	movs	r2, #31
 8001014:	4013      	ands	r3, r2
 8001016:	e098      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2201      	movs	r2, #1
 800101e:	4013      	ands	r3, r2
 8001020:	d000      	beq.n	8001024 <HAL_ADC_ConfigChannel+0xa8>
 8001022:	e091      	b.n	8001148 <HAL_ADC_ConfigChannel+0x1cc>
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2202      	movs	r2, #2
 800102a:	4013      	ands	r3, r2
 800102c:	d000      	beq.n	8001030 <HAL_ADC_ConfigChannel+0xb4>
 800102e:	e089      	b.n	8001144 <HAL_ADC_ConfigChannel+0x1c8>
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2204      	movs	r2, #4
 8001036:	4013      	ands	r3, r2
 8001038:	d000      	beq.n	800103c <HAL_ADC_ConfigChannel+0xc0>
 800103a:	e081      	b.n	8001140 <HAL_ADC_ConfigChannel+0x1c4>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2208      	movs	r2, #8
 8001042:	4013      	ands	r3, r2
 8001044:	d000      	beq.n	8001048 <HAL_ADC_ConfigChannel+0xcc>
 8001046:	e079      	b.n	800113c <HAL_ADC_ConfigChannel+0x1c0>
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2210      	movs	r2, #16
 800104e:	4013      	ands	r3, r2
 8001050:	d000      	beq.n	8001054 <HAL_ADC_ConfigChannel+0xd8>
 8001052:	e071      	b.n	8001138 <HAL_ADC_ConfigChannel+0x1bc>
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2220      	movs	r2, #32
 800105a:	4013      	ands	r3, r2
 800105c:	d000      	beq.n	8001060 <HAL_ADC_ConfigChannel+0xe4>
 800105e:	e069      	b.n	8001134 <HAL_ADC_ConfigChannel+0x1b8>
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2240      	movs	r2, #64	; 0x40
 8001066:	4013      	ands	r3, r2
 8001068:	d000      	beq.n	800106c <HAL_ADC_ConfigChannel+0xf0>
 800106a:	e061      	b.n	8001130 <HAL_ADC_ConfigChannel+0x1b4>
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2280      	movs	r2, #128	; 0x80
 8001072:	4013      	ands	r3, r2
 8001074:	d000      	beq.n	8001078 <HAL_ADC_ConfigChannel+0xfc>
 8001076:	e059      	b.n	800112c <HAL_ADC_ConfigChannel+0x1b0>
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	4013      	ands	r3, r2
 8001082:	d151      	bne.n	8001128 <HAL_ADC_ConfigChannel+0x1ac>
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	2380      	movs	r3, #128	; 0x80
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4013      	ands	r3, r2
 800108e:	d149      	bne.n	8001124 <HAL_ADC_ConfigChannel+0x1a8>
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	00db      	lsls	r3, r3, #3
 8001098:	4013      	ands	r3, r2
 800109a:	d141      	bne.n	8001120 <HAL_ADC_ConfigChannel+0x1a4>
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	2380      	movs	r3, #128	; 0x80
 80010a2:	011b      	lsls	r3, r3, #4
 80010a4:	4013      	ands	r3, r2
 80010a6:	d139      	bne.n	800111c <HAL_ADC_ConfigChannel+0x1a0>
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	015b      	lsls	r3, r3, #5
 80010b0:	4013      	ands	r3, r2
 80010b2:	d131      	bne.n	8001118 <HAL_ADC_ConfigChannel+0x19c>
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	2380      	movs	r3, #128	; 0x80
 80010ba:	019b      	lsls	r3, r3, #6
 80010bc:	4013      	ands	r3, r2
 80010be:	d129      	bne.n	8001114 <HAL_ADC_ConfigChannel+0x198>
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	01db      	lsls	r3, r3, #7
 80010c8:	4013      	ands	r3, r2
 80010ca:	d121      	bne.n	8001110 <HAL_ADC_ConfigChannel+0x194>
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	2380      	movs	r3, #128	; 0x80
 80010d2:	021b      	lsls	r3, r3, #8
 80010d4:	4013      	ands	r3, r2
 80010d6:	d119      	bne.n	800110c <HAL_ADC_ConfigChannel+0x190>
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	2380      	movs	r3, #128	; 0x80
 80010de:	025b      	lsls	r3, r3, #9
 80010e0:	4013      	ands	r3, r2
 80010e2:	d111      	bne.n	8001108 <HAL_ADC_ConfigChannel+0x18c>
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	029b      	lsls	r3, r3, #10
 80010ec:	4013      	ands	r3, r2
 80010ee:	d109      	bne.n	8001104 <HAL_ADC_ConfigChannel+0x188>
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	2380      	movs	r3, #128	; 0x80
 80010f6:	02db      	lsls	r3, r3, #11
 80010f8:	4013      	ands	r3, r2
 80010fa:	d001      	beq.n	8001100 <HAL_ADC_ConfigChannel+0x184>
 80010fc:	2312      	movs	r3, #18
 80010fe:	e024      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001100:	2300      	movs	r3, #0
 8001102:	e022      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001104:	2311      	movs	r3, #17
 8001106:	e020      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001108:	2310      	movs	r3, #16
 800110a:	e01e      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 800110c:	230f      	movs	r3, #15
 800110e:	e01c      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001110:	230e      	movs	r3, #14
 8001112:	e01a      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001114:	230d      	movs	r3, #13
 8001116:	e018      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001118:	230c      	movs	r3, #12
 800111a:	e016      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 800111c:	230b      	movs	r3, #11
 800111e:	e014      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001120:	230a      	movs	r3, #10
 8001122:	e012      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001124:	2309      	movs	r3, #9
 8001126:	e010      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001128:	2308      	movs	r3, #8
 800112a:	e00e      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 800112c:	2307      	movs	r3, #7
 800112e:	e00c      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001130:	2306      	movs	r3, #6
 8001132:	e00a      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001134:	2305      	movs	r3, #5
 8001136:	e008      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001138:	2304      	movs	r3, #4
 800113a:	e006      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 800113c:	2303      	movs	r3, #3
 800113e:	e004      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001140:	2302      	movs	r3, #2
 8001142:	e002      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001144:	2301      	movs	r3, #1
 8001146:	e000      	b.n	800114a <HAL_ADC_ConfigChannel+0x1ce>
 8001148:	2300      	movs	r3, #0
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	6852      	ldr	r2, [r2, #4]
 800114e:	201f      	movs	r0, #31
 8001150:	4002      	ands	r2, r0
 8001152:	4093      	lsls	r3, r2
 8001154:	000a      	movs	r2, r1
 8001156:	431a      	orrs	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	089b      	lsrs	r3, r3, #2
 8001162:	1c5a      	adds	r2, r3, #1
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	69db      	ldr	r3, [r3, #28]
 8001168:	429a      	cmp	r2, r3
 800116a:	d808      	bhi.n	800117e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6818      	ldr	r0, [r3, #0]
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	6859      	ldr	r1, [r3, #4]
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	001a      	movs	r2, r3
 800117a:	f7ff fbcb 	bl	8000914 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6818      	ldr	r0, [r3, #0]
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	6819      	ldr	r1, [r3, #0]
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	001a      	movs	r2, r3
 800118c:	f7ff fc06 	bl	800099c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	db00      	blt.n	800119a <HAL_ADC_ConfigChannel+0x21e>
 8001198:	e0bc      	b.n	8001314 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800119a:	4b50      	ldr	r3, [pc, #320]	; (80012dc <HAL_ADC_ConfigChannel+0x360>)
 800119c:	0018      	movs	r0, r3
 800119e:	f7ff fb67 	bl	8000870 <LL_ADC_GetCommonPathInternalCh>
 80011a2:	0003      	movs	r3, r0
 80011a4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a4d      	ldr	r2, [pc, #308]	; (80012e0 <HAL_ADC_ConfigChannel+0x364>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d122      	bne.n	80011f6 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	2380      	movs	r3, #128	; 0x80
 80011b4:	041b      	lsls	r3, r3, #16
 80011b6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011b8:	d11d      	bne.n	80011f6 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	2280      	movs	r2, #128	; 0x80
 80011be:	0412      	lsls	r2, r2, #16
 80011c0:	4313      	orrs	r3, r2
 80011c2:	4a46      	ldr	r2, [pc, #280]	; (80012dc <HAL_ADC_ConfigChannel+0x360>)
 80011c4:	0019      	movs	r1, r3
 80011c6:	0010      	movs	r0, r2
 80011c8:	f7ff fb3e 	bl	8000848 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011cc:	4b45      	ldr	r3, [pc, #276]	; (80012e4 <HAL_ADC_ConfigChannel+0x368>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4945      	ldr	r1, [pc, #276]	; (80012e8 <HAL_ADC_ConfigChannel+0x36c>)
 80011d2:	0018      	movs	r0, r3
 80011d4:	f7fe ff94 	bl	8000100 <__udivsi3>
 80011d8:	0003      	movs	r3, r0
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	0013      	movs	r3, r2
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	189b      	adds	r3, r3, r2
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80011e6:	e002      	b.n	80011ee <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1f9      	bne.n	80011e8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011f4:	e08e      	b.n	8001314 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a3c      	ldr	r2, [pc, #240]	; (80012ec <HAL_ADC_ConfigChannel+0x370>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d10e      	bne.n	800121e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001200:	693a      	ldr	r2, [r7, #16]
 8001202:	2380      	movs	r3, #128	; 0x80
 8001204:	045b      	lsls	r3, r3, #17
 8001206:	4013      	ands	r3, r2
 8001208:	d109      	bne.n	800121e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	2280      	movs	r2, #128	; 0x80
 800120e:	0452      	lsls	r2, r2, #17
 8001210:	4313      	orrs	r3, r2
 8001212:	4a32      	ldr	r2, [pc, #200]	; (80012dc <HAL_ADC_ConfigChannel+0x360>)
 8001214:	0019      	movs	r1, r3
 8001216:	0010      	movs	r0, r2
 8001218:	f7ff fb16 	bl	8000848 <LL_ADC_SetCommonPathInternalCh>
 800121c:	e07a      	b.n	8001314 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a33      	ldr	r2, [pc, #204]	; (80012f0 <HAL_ADC_ConfigChannel+0x374>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d000      	beq.n	800122a <HAL_ADC_ConfigChannel+0x2ae>
 8001228:	e074      	b.n	8001314 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	2380      	movs	r3, #128	; 0x80
 800122e:	03db      	lsls	r3, r3, #15
 8001230:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001232:	d000      	beq.n	8001236 <HAL_ADC_ConfigChannel+0x2ba>
 8001234:	e06e      	b.n	8001314 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	2280      	movs	r2, #128	; 0x80
 800123a:	03d2      	lsls	r2, r2, #15
 800123c:	4313      	orrs	r3, r2
 800123e:	4a27      	ldr	r2, [pc, #156]	; (80012dc <HAL_ADC_ConfigChannel+0x360>)
 8001240:	0019      	movs	r1, r3
 8001242:	0010      	movs	r0, r2
 8001244:	f7ff fb00 	bl	8000848 <LL_ADC_SetCommonPathInternalCh>
 8001248:	e064      	b.n	8001314 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	691a      	ldr	r2, [r3, #16]
 800124e:	2380      	movs	r3, #128	; 0x80
 8001250:	061b      	lsls	r3, r3, #24
 8001252:	429a      	cmp	r2, r3
 8001254:	d004      	beq.n	8001260 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800125a:	4a1f      	ldr	r2, [pc, #124]	; (80012d8 <HAL_ADC_ConfigChannel+0x35c>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d107      	bne.n	8001270 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	0019      	movs	r1, r3
 800126a:	0010      	movs	r0, r2
 800126c:	f7ff fb83 	bl	8000976 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	da4d      	bge.n	8001314 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001278:	4b18      	ldr	r3, [pc, #96]	; (80012dc <HAL_ADC_ConfigChannel+0x360>)
 800127a:	0018      	movs	r0, r3
 800127c:	f7ff faf8 	bl	8000870 <LL_ADC_GetCommonPathInternalCh>
 8001280:	0003      	movs	r3, r0
 8001282:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a15      	ldr	r2, [pc, #84]	; (80012e0 <HAL_ADC_ConfigChannel+0x364>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d108      	bne.n	80012a0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	4a18      	ldr	r2, [pc, #96]	; (80012f4 <HAL_ADC_ConfigChannel+0x378>)
 8001292:	4013      	ands	r3, r2
 8001294:	4a11      	ldr	r2, [pc, #68]	; (80012dc <HAL_ADC_ConfigChannel+0x360>)
 8001296:	0019      	movs	r1, r3
 8001298:	0010      	movs	r0, r2
 800129a:	f7ff fad5 	bl	8000848 <LL_ADC_SetCommonPathInternalCh>
 800129e:	e039      	b.n	8001314 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a11      	ldr	r2, [pc, #68]	; (80012ec <HAL_ADC_ConfigChannel+0x370>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d108      	bne.n	80012bc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	4a12      	ldr	r2, [pc, #72]	; (80012f8 <HAL_ADC_ConfigChannel+0x37c>)
 80012ae:	4013      	ands	r3, r2
 80012b0:	4a0a      	ldr	r2, [pc, #40]	; (80012dc <HAL_ADC_ConfigChannel+0x360>)
 80012b2:	0019      	movs	r1, r3
 80012b4:	0010      	movs	r0, r2
 80012b6:	f7ff fac7 	bl	8000848 <LL_ADC_SetCommonPathInternalCh>
 80012ba:	e02b      	b.n	8001314 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a0b      	ldr	r2, [pc, #44]	; (80012f0 <HAL_ADC_ConfigChannel+0x374>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d126      	bne.n	8001314 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	4a0c      	ldr	r2, [pc, #48]	; (80012fc <HAL_ADC_ConfigChannel+0x380>)
 80012ca:	4013      	ands	r3, r2
 80012cc:	4a03      	ldr	r2, [pc, #12]	; (80012dc <HAL_ADC_ConfigChannel+0x360>)
 80012ce:	0019      	movs	r1, r3
 80012d0:	0010      	movs	r0, r2
 80012d2:	f7ff fab9 	bl	8000848 <LL_ADC_SetCommonPathInternalCh>
 80012d6:	e01d      	b.n	8001314 <HAL_ADC_ConfigChannel+0x398>
 80012d8:	80000004 	.word	0x80000004
 80012dc:	40012708 	.word	0x40012708
 80012e0:	b0001000 	.word	0xb0001000
 80012e4:	20000000 	.word	0x20000000
 80012e8:	00030d40 	.word	0x00030d40
 80012ec:	b8004000 	.word	0xb8004000
 80012f0:	b4002000 	.word	0xb4002000
 80012f4:	ff7fffff 	.word	0xff7fffff
 80012f8:	feffffff 	.word	0xfeffffff
 80012fc:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001304:	2220      	movs	r2, #32
 8001306:	431a      	orrs	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800130c:	2317      	movs	r3, #23
 800130e:	18fb      	adds	r3, r7, r3
 8001310:	2201      	movs	r2, #1
 8001312:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2254      	movs	r2, #84	; 0x54
 8001318:	2100      	movs	r1, #0
 800131a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800131c:	2317      	movs	r3, #23
 800131e:	18fb      	adds	r3, r7, r3
 8001320:	781b      	ldrb	r3, [r3, #0]
}
 8001322:	0018      	movs	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	b006      	add	sp, #24
 8001328:	bd80      	pop	{r7, pc}
 800132a:	46c0      	nop			; (mov r8, r8)

0800132c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001334:	2300      	movs	r3, #0
 8001336:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	0018      	movs	r0, r3
 800133e:	f7ff fb95 	bl	8000a6c <LL_ADC_IsEnabled>
 8001342:	1e03      	subs	r3, r0, #0
 8001344:	d000      	beq.n	8001348 <ADC_Enable+0x1c>
 8001346:	e069      	b.n	800141c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	4a36      	ldr	r2, [pc, #216]	; (8001428 <ADC_Enable+0xfc>)
 8001350:	4013      	ands	r3, r2
 8001352:	d00d      	beq.n	8001370 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001358:	2210      	movs	r2, #16
 800135a:	431a      	orrs	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001364:	2201      	movs	r2, #1
 8001366:	431a      	orrs	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e056      	b.n	800141e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	0018      	movs	r0, r3
 8001376:	f7ff fb55 	bl	8000a24 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 800137a:	4b2c      	ldr	r3, [pc, #176]	; (800142c <ADC_Enable+0x100>)
 800137c:	0018      	movs	r0, r3
 800137e:	f7ff fa77 	bl	8000870 <LL_ADC_GetCommonPathInternalCh>
 8001382:	0002      	movs	r2, r0
 8001384:	2380      	movs	r3, #128	; 0x80
 8001386:	041b      	lsls	r3, r3, #16
 8001388:	4013      	ands	r3, r2
 800138a:	d00f      	beq.n	80013ac <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800138c:	4b28      	ldr	r3, [pc, #160]	; (8001430 <ADC_Enable+0x104>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4928      	ldr	r1, [pc, #160]	; (8001434 <ADC_Enable+0x108>)
 8001392:	0018      	movs	r0, r3
 8001394:	f7fe feb4 	bl	8000100 <__udivsi3>
 8001398:	0003      	movs	r3, r0
 800139a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 800139c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800139e:	e002      	b.n	80013a6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	3b01      	subs	r3, #1
 80013a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1f9      	bne.n	80013a0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	7e5b      	ldrb	r3, [r3, #25]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d033      	beq.n	800141c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80013b4:	f7ff fa1a 	bl	80007ec <HAL_GetTick>
 80013b8:	0003      	movs	r3, r0
 80013ba:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80013bc:	e027      	b.n	800140e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	0018      	movs	r0, r3
 80013c4:	f7ff fb52 	bl	8000a6c <LL_ADC_IsEnabled>
 80013c8:	1e03      	subs	r3, r0, #0
 80013ca:	d104      	bne.n	80013d6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	0018      	movs	r0, r3
 80013d2:	f7ff fb27 	bl	8000a24 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013d6:	f7ff fa09 	bl	80007ec <HAL_GetTick>
 80013da:	0002      	movs	r2, r0
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d914      	bls.n	800140e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2201      	movs	r2, #1
 80013ec:	4013      	ands	r3, r2
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d00d      	beq.n	800140e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013f6:	2210      	movs	r2, #16
 80013f8:	431a      	orrs	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001402:	2201      	movs	r2, #1
 8001404:	431a      	orrs	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e007      	b.n	800141e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2201      	movs	r2, #1
 8001416:	4013      	ands	r3, r2
 8001418:	2b01      	cmp	r3, #1
 800141a:	d1d0      	bne.n	80013be <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800141c:	2300      	movs	r3, #0
}
 800141e:	0018      	movs	r0, r3
 8001420:	46bd      	mov	sp, r7
 8001422:	b004      	add	sp, #16
 8001424:	bd80      	pop	{r7, pc}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	80000017 	.word	0x80000017
 800142c:	40012708 	.word	0x40012708
 8001430:	20000000 	.word	0x20000000
 8001434:	00030d40 	.word	0x00030d40

08001438 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001444:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144a:	2250      	movs	r2, #80	; 0x50
 800144c:	4013      	ands	r3, r2
 800144e:	d141      	bne.n	80014d4 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001454:	2280      	movs	r2, #128	; 0x80
 8001456:	0092      	lsls	r2, r2, #2
 8001458:	431a      	orrs	r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	0018      	movs	r0, r3
 8001464:	f7ff fa45 	bl	80008f2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001468:	1e03      	subs	r3, r0, #0
 800146a:	d02e      	beq.n	80014ca <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	7e9b      	ldrb	r3, [r3, #26]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d12a      	bne.n	80014ca <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2208      	movs	r2, #8
 800147c:	4013      	ands	r3, r2
 800147e:	2b08      	cmp	r3, #8
 8001480:	d123      	bne.n	80014ca <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	0018      	movs	r0, r3
 8001488:	f7ff fb14 	bl	8000ab4 <LL_ADC_REG_IsConversionOngoing>
 800148c:	1e03      	subs	r3, r0, #0
 800148e:	d110      	bne.n	80014b2 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	210c      	movs	r1, #12
 800149c:	438a      	bics	r2, r1
 800149e:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014a4:	4a15      	ldr	r2, [pc, #84]	; (80014fc <ADC_DMAConvCplt+0xc4>)
 80014a6:	4013      	ands	r3, r2
 80014a8:	2201      	movs	r2, #1
 80014aa:	431a      	orrs	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	659a      	str	r2, [r3, #88]	; 0x58
 80014b0:	e00b      	b.n	80014ca <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b6:	2220      	movs	r2, #32
 80014b8:	431a      	orrs	r2, r3
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c2:	2201      	movs	r2, #1
 80014c4:	431a      	orrs	r2, r3
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	0018      	movs	r0, r3
 80014ce:	f7ff f805 	bl	80004dc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80014d2:	e00f      	b.n	80014f4 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d8:	2210      	movs	r2, #16
 80014da:	4013      	ands	r3, r2
 80014dc:	d004      	beq.n	80014e8 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	0018      	movs	r0, r3
 80014e2:	f7ff fd42 	bl	8000f6a <HAL_ADC_ErrorCallback>
}
 80014e6:	e005      	b.n	80014f4 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	0010      	movs	r0, r2
 80014f2:	4798      	blx	r3
}
 80014f4:	46c0      	nop			; (mov r8, r8)
 80014f6:	46bd      	mov	sp, r7
 80014f8:	b004      	add	sp, #16
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	fffffefe 	.word	0xfffffefe

08001500 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	0018      	movs	r0, r3
 8001512:	f7ff fd22 	bl	8000f5a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001516:	46c0      	nop			; (mov r8, r8)
 8001518:	46bd      	mov	sp, r7
 800151a:	b004      	add	sp, #16
 800151c:	bd80      	pop	{r7, pc}

0800151e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b084      	sub	sp, #16
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800152a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001530:	2240      	movs	r2, #64	; 0x40
 8001532:	431a      	orrs	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800153c:	2204      	movs	r2, #4
 800153e:	431a      	orrs	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	0018      	movs	r0, r3
 8001548:	f7ff fd0f 	bl	8000f6a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800154c:	46c0      	nop			; (mov r8, r8)
 800154e:	46bd      	mov	sp, r7
 8001550:	b004      	add	sp, #16
 8001552:	bd80      	pop	{r7, pc}

08001554 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	0002      	movs	r2, r0
 800155c:	1dfb      	adds	r3, r7, #7
 800155e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001560:	1dfb      	adds	r3, r7, #7
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b7f      	cmp	r3, #127	; 0x7f
 8001566:	d809      	bhi.n	800157c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001568:	1dfb      	adds	r3, r7, #7
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	001a      	movs	r2, r3
 800156e:	231f      	movs	r3, #31
 8001570:	401a      	ands	r2, r3
 8001572:	4b04      	ldr	r3, [pc, #16]	; (8001584 <__NVIC_EnableIRQ+0x30>)
 8001574:	2101      	movs	r1, #1
 8001576:	4091      	lsls	r1, r2
 8001578:	000a      	movs	r2, r1
 800157a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800157c:	46c0      	nop			; (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	b002      	add	sp, #8
 8001582:	bd80      	pop	{r7, pc}
 8001584:	e000e100 	.word	0xe000e100

08001588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001588:	b590      	push	{r4, r7, lr}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	0002      	movs	r2, r0
 8001590:	6039      	str	r1, [r7, #0]
 8001592:	1dfb      	adds	r3, r7, #7
 8001594:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001596:	1dfb      	adds	r3, r7, #7
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b7f      	cmp	r3, #127	; 0x7f
 800159c:	d828      	bhi.n	80015f0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800159e:	4a2f      	ldr	r2, [pc, #188]	; (800165c <__NVIC_SetPriority+0xd4>)
 80015a0:	1dfb      	adds	r3, r7, #7
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	089b      	lsrs	r3, r3, #2
 80015a8:	33c0      	adds	r3, #192	; 0xc0
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	589b      	ldr	r3, [r3, r2]
 80015ae:	1dfa      	adds	r2, r7, #7
 80015b0:	7812      	ldrb	r2, [r2, #0]
 80015b2:	0011      	movs	r1, r2
 80015b4:	2203      	movs	r2, #3
 80015b6:	400a      	ands	r2, r1
 80015b8:	00d2      	lsls	r2, r2, #3
 80015ba:	21ff      	movs	r1, #255	; 0xff
 80015bc:	4091      	lsls	r1, r2
 80015be:	000a      	movs	r2, r1
 80015c0:	43d2      	mvns	r2, r2
 80015c2:	401a      	ands	r2, r3
 80015c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	019b      	lsls	r3, r3, #6
 80015ca:	22ff      	movs	r2, #255	; 0xff
 80015cc:	401a      	ands	r2, r3
 80015ce:	1dfb      	adds	r3, r7, #7
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	0018      	movs	r0, r3
 80015d4:	2303      	movs	r3, #3
 80015d6:	4003      	ands	r3, r0
 80015d8:	00db      	lsls	r3, r3, #3
 80015da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015dc:	481f      	ldr	r0, [pc, #124]	; (800165c <__NVIC_SetPriority+0xd4>)
 80015de:	1dfb      	adds	r3, r7, #7
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	b25b      	sxtb	r3, r3
 80015e4:	089b      	lsrs	r3, r3, #2
 80015e6:	430a      	orrs	r2, r1
 80015e8:	33c0      	adds	r3, #192	; 0xc0
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80015ee:	e031      	b.n	8001654 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015f0:	4a1b      	ldr	r2, [pc, #108]	; (8001660 <__NVIC_SetPriority+0xd8>)
 80015f2:	1dfb      	adds	r3, r7, #7
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	0019      	movs	r1, r3
 80015f8:	230f      	movs	r3, #15
 80015fa:	400b      	ands	r3, r1
 80015fc:	3b08      	subs	r3, #8
 80015fe:	089b      	lsrs	r3, r3, #2
 8001600:	3306      	adds	r3, #6
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	18d3      	adds	r3, r2, r3
 8001606:	3304      	adds	r3, #4
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	1dfa      	adds	r2, r7, #7
 800160c:	7812      	ldrb	r2, [r2, #0]
 800160e:	0011      	movs	r1, r2
 8001610:	2203      	movs	r2, #3
 8001612:	400a      	ands	r2, r1
 8001614:	00d2      	lsls	r2, r2, #3
 8001616:	21ff      	movs	r1, #255	; 0xff
 8001618:	4091      	lsls	r1, r2
 800161a:	000a      	movs	r2, r1
 800161c:	43d2      	mvns	r2, r2
 800161e:	401a      	ands	r2, r3
 8001620:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	019b      	lsls	r3, r3, #6
 8001626:	22ff      	movs	r2, #255	; 0xff
 8001628:	401a      	ands	r2, r3
 800162a:	1dfb      	adds	r3, r7, #7
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	0018      	movs	r0, r3
 8001630:	2303      	movs	r3, #3
 8001632:	4003      	ands	r3, r0
 8001634:	00db      	lsls	r3, r3, #3
 8001636:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001638:	4809      	ldr	r0, [pc, #36]	; (8001660 <__NVIC_SetPriority+0xd8>)
 800163a:	1dfb      	adds	r3, r7, #7
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	001c      	movs	r4, r3
 8001640:	230f      	movs	r3, #15
 8001642:	4023      	ands	r3, r4
 8001644:	3b08      	subs	r3, #8
 8001646:	089b      	lsrs	r3, r3, #2
 8001648:	430a      	orrs	r2, r1
 800164a:	3306      	adds	r3, #6
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	18c3      	adds	r3, r0, r3
 8001650:	3304      	adds	r3, #4
 8001652:	601a      	str	r2, [r3, #0]
}
 8001654:	46c0      	nop			; (mov r8, r8)
 8001656:	46bd      	mov	sp, r7
 8001658:	b003      	add	sp, #12
 800165a:	bd90      	pop	{r4, r7, pc}
 800165c:	e000e100 	.word	0xe000e100
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	1e5a      	subs	r2, r3, #1
 8001670:	2380      	movs	r3, #128	; 0x80
 8001672:	045b      	lsls	r3, r3, #17
 8001674:	429a      	cmp	r2, r3
 8001676:	d301      	bcc.n	800167c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001678:	2301      	movs	r3, #1
 800167a:	e010      	b.n	800169e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800167c:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <SysTick_Config+0x44>)
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	3a01      	subs	r2, #1
 8001682:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001684:	2301      	movs	r3, #1
 8001686:	425b      	negs	r3, r3
 8001688:	2103      	movs	r1, #3
 800168a:	0018      	movs	r0, r3
 800168c:	f7ff ff7c 	bl	8001588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001690:	4b05      	ldr	r3, [pc, #20]	; (80016a8 <SysTick_Config+0x44>)
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001696:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <SysTick_Config+0x44>)
 8001698:	2207      	movs	r2, #7
 800169a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800169c:	2300      	movs	r3, #0
}
 800169e:	0018      	movs	r0, r3
 80016a0:	46bd      	mov	sp, r7
 80016a2:	b002      	add	sp, #8
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	46c0      	nop			; (mov r8, r8)
 80016a8:	e000e010 	.word	0xe000e010

080016ac <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60b9      	str	r1, [r7, #8]
 80016b4:	607a      	str	r2, [r7, #4]
 80016b6:	210f      	movs	r1, #15
 80016b8:	187b      	adds	r3, r7, r1
 80016ba:	1c02      	adds	r2, r0, #0
 80016bc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	187b      	adds	r3, r7, r1
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	b25b      	sxtb	r3, r3
 80016c6:	0011      	movs	r1, r2
 80016c8:	0018      	movs	r0, r3
 80016ca:	f7ff ff5d 	bl	8001588 <__NVIC_SetPriority>
}
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	46bd      	mov	sp, r7
 80016d2:	b004      	add	sp, #16
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b082      	sub	sp, #8
 80016da:	af00      	add	r7, sp, #0
 80016dc:	0002      	movs	r2, r0
 80016de:	1dfb      	adds	r3, r7, #7
 80016e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016e2:	1dfb      	adds	r3, r7, #7
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	b25b      	sxtb	r3, r3
 80016e8:	0018      	movs	r0, r3
 80016ea:	f7ff ff33 	bl	8001554 <__NVIC_EnableIRQ>
}
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	46bd      	mov	sp, r7
 80016f2:	b002      	add	sp, #8
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b082      	sub	sp, #8
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	0018      	movs	r0, r3
 8001702:	f7ff ffaf 	bl	8001664 <SysTick_Config>
 8001706:	0003      	movs	r3, r0
}
 8001708:	0018      	movs	r0, r3
 800170a:	46bd      	mov	sp, r7
 800170c:	b002      	add	sp, #8
 800170e:	bd80      	pop	{r7, pc}

08001710 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e077      	b.n	8001812 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a3d      	ldr	r2, [pc, #244]	; (800181c <HAL_DMA_Init+0x10c>)
 8001728:	4694      	mov	ip, r2
 800172a:	4463      	add	r3, ip
 800172c:	2114      	movs	r1, #20
 800172e:	0018      	movs	r0, r3
 8001730:	f7fe fce6 	bl	8000100 <__udivsi3>
 8001734:	0003      	movs	r3, r0
 8001736:	009a      	lsls	r2, r3, #2
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2225      	movs	r2, #37	; 0x25
 8001740:	2102      	movs	r1, #2
 8001742:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4934      	ldr	r1, [pc, #208]	; (8001820 <HAL_DMA_Init+0x110>)
 8001750:	400a      	ands	r2, r1
 8001752:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	6819      	ldr	r1, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689a      	ldr	r2, [r3, #8]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	431a      	orrs	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	431a      	orrs	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	699b      	ldr	r3, [r3, #24]
 8001774:	431a      	orrs	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	69db      	ldr	r3, [r3, #28]
 800177a:	431a      	orrs	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6a1b      	ldr	r3, [r3, #32]
 8001780:	431a      	orrs	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	430a      	orrs	r2, r1
 8001788:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	0018      	movs	r0, r3
 800178e:	f000 f9c1 	bl	8001b14 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	689a      	ldr	r2, [r3, #8]
 8001796:	2380      	movs	r3, #128	; 0x80
 8001798:	01db      	lsls	r3, r3, #7
 800179a:	429a      	cmp	r2, r3
 800179c:	d102      	bne.n	80017a4 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685a      	ldr	r2, [r3, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ac:	213f      	movs	r1, #63	; 0x3f
 80017ae:	400a      	ands	r2, r1
 80017b0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80017ba:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d011      	beq.n	80017e8 <HAL_DMA_Init+0xd8>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d80d      	bhi.n	80017e8 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	0018      	movs	r0, r3
 80017d0:	f000 f9cc 	bl	8001b6c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	e008      	b.n	80017fa <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2225      	movs	r2, #37	; 0x25
 8001804:	2101      	movs	r1, #1
 8001806:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2224      	movs	r2, #36	; 0x24
 800180c:	2100      	movs	r1, #0
 800180e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	0018      	movs	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	b002      	add	sp, #8
 8001818:	bd80      	pop	{r7, pc}
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	bffdfff8 	.word	0xbffdfff8
 8001820:	ffff800f 	.word	0xffff800f

08001824 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	607a      	str	r2, [r7, #4]
 8001830:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001832:	2317      	movs	r3, #23
 8001834:	18fb      	adds	r3, r7, r3
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2224      	movs	r2, #36	; 0x24
 800183e:	5c9b      	ldrb	r3, [r3, r2]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d101      	bne.n	8001848 <HAL_DMA_Start_IT+0x24>
 8001844:	2302      	movs	r3, #2
 8001846:	e06f      	b.n	8001928 <HAL_DMA_Start_IT+0x104>
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2224      	movs	r2, #36	; 0x24
 800184c:	2101      	movs	r1, #1
 800184e:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2225      	movs	r2, #37	; 0x25
 8001854:	5c9b      	ldrb	r3, [r3, r2]
 8001856:	b2db      	uxtb	r3, r3
 8001858:	2b01      	cmp	r3, #1
 800185a:	d157      	bne.n	800190c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2225      	movs	r2, #37	; 0x25
 8001860:	2102      	movs	r1, #2
 8001862:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2200      	movs	r2, #0
 8001868:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2101      	movs	r1, #1
 8001876:	438a      	bics	r2, r1
 8001878:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	68b9      	ldr	r1, [r7, #8]
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	f000 f907 	bl	8001a94 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	2b00      	cmp	r3, #0
 800188c:	d008      	beq.n	80018a0 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	210e      	movs	r1, #14
 800189a:	430a      	orrs	r2, r1
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	e00f      	b.n	80018c0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2104      	movs	r1, #4
 80018ac:	438a      	bics	r2, r1
 80018ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	210a      	movs	r1, #10
 80018bc:	430a      	orrs	r2, r1
 80018be:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	2380      	movs	r3, #128	; 0x80
 80018c8:	025b      	lsls	r3, r3, #9
 80018ca:	4013      	ands	r3, r2
 80018cc:	d008      	beq.n	80018e0 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	0049      	lsls	r1, r1, #1
 80018dc:	430a      	orrs	r2, r1
 80018de:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d008      	beq.n	80018fa <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018f2:	2180      	movs	r1, #128	; 0x80
 80018f4:	0049      	lsls	r1, r1, #1
 80018f6:	430a      	orrs	r2, r1
 80018f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2101      	movs	r1, #1
 8001906:	430a      	orrs	r2, r1
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	e00a      	b.n	8001922 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2280      	movs	r2, #128	; 0x80
 8001910:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2224      	movs	r2, #36	; 0x24
 8001916:	2100      	movs	r1, #0
 8001918:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800191a:	2317      	movs	r3, #23
 800191c:	18fb      	adds	r3, r7, r3
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001922:	2317      	movs	r3, #23
 8001924:	18fb      	adds	r3, r7, r3
 8001926:	781b      	ldrb	r3, [r3, #0]
}
 8001928:	0018      	movs	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	b006      	add	sp, #24
 800192e:	bd80      	pop	{r7, pc}

08001930 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001938:	4b55      	ldr	r3, [pc, #340]	; (8001a90 <HAL_DMA_IRQHandler+0x160>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	221c      	movs	r2, #28
 800194c:	4013      	ands	r3, r2
 800194e:	2204      	movs	r2, #4
 8001950:	409a      	lsls	r2, r3
 8001952:	0013      	movs	r3, r2
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	4013      	ands	r3, r2
 8001958:	d027      	beq.n	80019aa <HAL_DMA_IRQHandler+0x7a>
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	2204      	movs	r2, #4
 800195e:	4013      	ands	r3, r2
 8001960:	d023      	beq.n	80019aa <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2220      	movs	r2, #32
 800196a:	4013      	ands	r3, r2
 800196c:	d107      	bne.n	800197e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2104      	movs	r1, #4
 800197a:	438a      	bics	r2, r1
 800197c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800197e:	4b44      	ldr	r3, [pc, #272]	; (8001a90 <HAL_DMA_IRQHandler+0x160>)
 8001980:	6859      	ldr	r1, [r3, #4]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001986:	221c      	movs	r2, #28
 8001988:	4013      	ands	r3, r2
 800198a:	2204      	movs	r2, #4
 800198c:	409a      	lsls	r2, r3
 800198e:	4b40      	ldr	r3, [pc, #256]	; (8001a90 <HAL_DMA_IRQHandler+0x160>)
 8001990:	430a      	orrs	r2, r1
 8001992:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001998:	2b00      	cmp	r3, #0
 800199a:	d100      	bne.n	800199e <HAL_DMA_IRQHandler+0x6e>
 800199c:	e073      	b.n	8001a86 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	0010      	movs	r0, r2
 80019a6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80019a8:	e06d      	b.n	8001a86 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	221c      	movs	r2, #28
 80019b0:	4013      	ands	r3, r2
 80019b2:	2202      	movs	r2, #2
 80019b4:	409a      	lsls	r2, r3
 80019b6:	0013      	movs	r3, r2
 80019b8:	68fa      	ldr	r2, [r7, #12]
 80019ba:	4013      	ands	r3, r2
 80019bc:	d02e      	beq.n	8001a1c <HAL_DMA_IRQHandler+0xec>
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	2202      	movs	r2, #2
 80019c2:	4013      	ands	r3, r2
 80019c4:	d02a      	beq.n	8001a1c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2220      	movs	r2, #32
 80019ce:	4013      	ands	r3, r2
 80019d0:	d10b      	bne.n	80019ea <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	210a      	movs	r1, #10
 80019de:	438a      	bics	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2225      	movs	r2, #37	; 0x25
 80019e6:	2101      	movs	r1, #1
 80019e8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80019ea:	4b29      	ldr	r3, [pc, #164]	; (8001a90 <HAL_DMA_IRQHandler+0x160>)
 80019ec:	6859      	ldr	r1, [r3, #4]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f2:	221c      	movs	r2, #28
 80019f4:	4013      	ands	r3, r2
 80019f6:	2202      	movs	r2, #2
 80019f8:	409a      	lsls	r2, r3
 80019fa:	4b25      	ldr	r3, [pc, #148]	; (8001a90 <HAL_DMA_IRQHandler+0x160>)
 80019fc:	430a      	orrs	r2, r1
 80019fe:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2224      	movs	r2, #36	; 0x24
 8001a04:	2100      	movs	r1, #0
 8001a06:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d03a      	beq.n	8001a86 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	0010      	movs	r0, r2
 8001a18:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001a1a:	e034      	b.n	8001a86 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a20:	221c      	movs	r2, #28
 8001a22:	4013      	ands	r3, r2
 8001a24:	2208      	movs	r2, #8
 8001a26:	409a      	lsls	r2, r3
 8001a28:	0013      	movs	r3, r2
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d02b      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x158>
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	2208      	movs	r2, #8
 8001a34:	4013      	ands	r3, r2
 8001a36:	d027      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	210e      	movs	r1, #14
 8001a44:	438a      	bics	r2, r1
 8001a46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001a48:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <HAL_DMA_IRQHandler+0x160>)
 8001a4a:	6859      	ldr	r1, [r3, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	221c      	movs	r2, #28
 8001a52:	4013      	ands	r3, r2
 8001a54:	2201      	movs	r2, #1
 8001a56:	409a      	lsls	r2, r3
 8001a58:	4b0d      	ldr	r3, [pc, #52]	; (8001a90 <HAL_DMA_IRQHandler+0x160>)
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2225      	movs	r2, #37	; 0x25
 8001a68:	2101      	movs	r1, #1
 8001a6a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2224      	movs	r2, #36	; 0x24
 8001a70:	2100      	movs	r1, #0
 8001a72:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	0010      	movs	r0, r2
 8001a84:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001a86:	46c0      	nop			; (mov r8, r8)
 8001a88:	46c0      	nop			; (mov r8, r8)
}
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	b004      	add	sp, #16
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40020000 	.word	0x40020000

08001a94 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
 8001aa0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001aaa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d004      	beq.n	8001abe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001abc:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001abe:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <DMA_SetConfig+0x7c>)
 8001ac0:	6859      	ldr	r1, [r3, #4]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	221c      	movs	r2, #28
 8001ac8:	4013      	ands	r3, r2
 8001aca:	2201      	movs	r2, #1
 8001acc:	409a      	lsls	r2, r3
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <DMA_SetConfig+0x7c>)
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	2b10      	cmp	r3, #16
 8001ae2:	d108      	bne.n	8001af6 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	68ba      	ldr	r2, [r7, #8]
 8001af2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001af4:	e007      	b.n	8001b06 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	68ba      	ldr	r2, [r7, #8]
 8001afc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	60da      	str	r2, [r3, #12]
}
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	b004      	add	sp, #16
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	46c0      	nop			; (mov r8, r8)
 8001b10:	40020000 	.word	0x40020000

08001b14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b20:	089b      	lsrs	r3, r3, #2
 8001b22:	4a10      	ldr	r2, [pc, #64]	; (8001b64 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001b24:	4694      	mov	ip, r2
 8001b26:	4463      	add	r3, ip
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	001a      	movs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	001a      	movs	r2, r3
 8001b36:	23ff      	movs	r3, #255	; 0xff
 8001b38:	4013      	ands	r3, r2
 8001b3a:	3b08      	subs	r3, #8
 8001b3c:	2114      	movs	r1, #20
 8001b3e:	0018      	movs	r0, r3
 8001b40:	f7fe fade 	bl	8000100 <__udivsi3>
 8001b44:	0003      	movs	r3, r0
 8001b46:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a07      	ldr	r2, [pc, #28]	; (8001b68 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001b4c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	221f      	movs	r2, #31
 8001b52:	4013      	ands	r3, r2
 8001b54:	2201      	movs	r2, #1
 8001b56:	409a      	lsls	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001b5c:	46c0      	nop			; (mov r8, r8)
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	b004      	add	sp, #16
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	10008200 	.word	0x10008200
 8001b68:	40020880 	.word	0x40020880

08001b6c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	223f      	movs	r2, #63	; 0x3f
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	4a0a      	ldr	r2, [pc, #40]	; (8001bac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001b82:	4694      	mov	ip, r2
 8001b84:	4463      	add	r3, ip
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	001a      	movs	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a07      	ldr	r2, [pc, #28]	; (8001bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001b92:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	2203      	movs	r2, #3
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	409a      	lsls	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001ba4:	46c0      	nop			; (mov r8, r8)
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	b004      	add	sp, #16
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	1000823f 	.word	0x1000823f
 8001bb0:	40020940 	.word	0x40020940

08001bb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bc2:	e147      	b.n	8001e54 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2101      	movs	r1, #1
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	4091      	lsls	r1, r2
 8001bce:	000a      	movs	r2, r1
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d100      	bne.n	8001bdc <HAL_GPIO_Init+0x28>
 8001bda:	e138      	b.n	8001e4e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2203      	movs	r2, #3
 8001be2:	4013      	ands	r3, r2
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d005      	beq.n	8001bf4 <HAL_GPIO_Init+0x40>
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2203      	movs	r2, #3
 8001bee:	4013      	ands	r3, r2
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d130      	bne.n	8001c56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	2203      	movs	r2, #3
 8001c00:	409a      	lsls	r2, r3
 8001c02:	0013      	movs	r3, r2
 8001c04:	43da      	mvns	r2, r3
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	68da      	ldr	r2, [r3, #12]
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	409a      	lsls	r2, r3
 8001c16:	0013      	movs	r3, r2
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	409a      	lsls	r2, r3
 8001c30:	0013      	movs	r3, r2
 8001c32:	43da      	mvns	r2, r3
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	4013      	ands	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	091b      	lsrs	r3, r3, #4
 8001c40:	2201      	movs	r2, #1
 8001c42:	401a      	ands	r2, r3
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	409a      	lsls	r2, r3
 8001c48:	0013      	movs	r3, r2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	2203      	movs	r2, #3
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	2b03      	cmp	r3, #3
 8001c60:	d017      	beq.n	8001c92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	2203      	movs	r2, #3
 8001c6e:	409a      	lsls	r2, r3
 8001c70:	0013      	movs	r3, r2
 8001c72:	43da      	mvns	r2, r3
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4013      	ands	r3, r2
 8001c78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	409a      	lsls	r2, r3
 8001c84:	0013      	movs	r3, r2
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	2203      	movs	r2, #3
 8001c98:	4013      	ands	r3, r2
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d123      	bne.n	8001ce6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	08da      	lsrs	r2, r3, #3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	3208      	adds	r2, #8
 8001ca6:	0092      	lsls	r2, r2, #2
 8001ca8:	58d3      	ldr	r3, [r2, r3]
 8001caa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	2207      	movs	r2, #7
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	220f      	movs	r2, #15
 8001cb6:	409a      	lsls	r2, r3
 8001cb8:	0013      	movs	r3, r2
 8001cba:	43da      	mvns	r2, r3
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	691a      	ldr	r2, [r3, #16]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	2107      	movs	r1, #7
 8001cca:	400b      	ands	r3, r1
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	0013      	movs	r3, r2
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	08da      	lsrs	r2, r3, #3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3208      	adds	r2, #8
 8001ce0:	0092      	lsls	r2, r2, #2
 8001ce2:	6939      	ldr	r1, [r7, #16]
 8001ce4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	409a      	lsls	r2, r3
 8001cf4:	0013      	movs	r3, r2
 8001cf6:	43da      	mvns	r2, r3
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2203      	movs	r2, #3
 8001d04:	401a      	ands	r2, r3
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	409a      	lsls	r2, r3
 8001d0c:	0013      	movs	r3, r2
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	23c0      	movs	r3, #192	; 0xc0
 8001d20:	029b      	lsls	r3, r3, #10
 8001d22:	4013      	ands	r3, r2
 8001d24:	d100      	bne.n	8001d28 <HAL_GPIO_Init+0x174>
 8001d26:	e092      	b.n	8001e4e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001d28:	4a50      	ldr	r2, [pc, #320]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	089b      	lsrs	r3, r3, #2
 8001d2e:	3318      	adds	r3, #24
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	589b      	ldr	r3, [r3, r2]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	2203      	movs	r2, #3
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	220f      	movs	r2, #15
 8001d40:	409a      	lsls	r2, r3
 8001d42:	0013      	movs	r3, r2
 8001d44:	43da      	mvns	r2, r3
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	23a0      	movs	r3, #160	; 0xa0
 8001d50:	05db      	lsls	r3, r3, #23
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d013      	beq.n	8001d7e <HAL_GPIO_Init+0x1ca>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a45      	ldr	r2, [pc, #276]	; (8001e70 <HAL_GPIO_Init+0x2bc>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d00d      	beq.n	8001d7a <HAL_GPIO_Init+0x1c6>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a44      	ldr	r2, [pc, #272]	; (8001e74 <HAL_GPIO_Init+0x2c0>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d007      	beq.n	8001d76 <HAL_GPIO_Init+0x1c2>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a43      	ldr	r2, [pc, #268]	; (8001e78 <HAL_GPIO_Init+0x2c4>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d101      	bne.n	8001d72 <HAL_GPIO_Init+0x1be>
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e006      	b.n	8001d80 <HAL_GPIO_Init+0x1cc>
 8001d72:	2305      	movs	r3, #5
 8001d74:	e004      	b.n	8001d80 <HAL_GPIO_Init+0x1cc>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e002      	b.n	8001d80 <HAL_GPIO_Init+0x1cc>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e000      	b.n	8001d80 <HAL_GPIO_Init+0x1cc>
 8001d7e:	2300      	movs	r3, #0
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	2103      	movs	r1, #3
 8001d84:	400a      	ands	r2, r1
 8001d86:	00d2      	lsls	r2, r2, #3
 8001d88:	4093      	lsls	r3, r2
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001d90:	4936      	ldr	r1, [pc, #216]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	089b      	lsrs	r3, r3, #2
 8001d96:	3318      	adds	r3, #24
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d9e:	4b33      	ldr	r3, [pc, #204]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	43da      	mvns	r2, r3
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	4013      	ands	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685a      	ldr	r2, [r3, #4]
 8001db2:	2380      	movs	r3, #128	; 0x80
 8001db4:	035b      	lsls	r3, r3, #13
 8001db6:	4013      	ands	r3, r2
 8001db8:	d003      	beq.n	8001dc2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001dc2:	4b2a      	ldr	r3, [pc, #168]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001dc8:	4b28      	ldr	r3, [pc, #160]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	43da      	mvns	r2, r3
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685a      	ldr	r2, [r3, #4]
 8001ddc:	2380      	movs	r3, #128	; 0x80
 8001dde:	039b      	lsls	r3, r3, #14
 8001de0:	4013      	ands	r3, r2
 8001de2:	d003      	beq.n	8001dec <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001dec:	4b1f      	ldr	r3, [pc, #124]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001df2:	4a1e      	ldr	r2, [pc, #120]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001df4:	2384      	movs	r3, #132	; 0x84
 8001df6:	58d3      	ldr	r3, [r2, r3]
 8001df8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	43da      	mvns	r2, r3
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4013      	ands	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	2380      	movs	r3, #128	; 0x80
 8001e0a:	029b      	lsls	r3, r3, #10
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	d003      	beq.n	8001e18 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e18:	4914      	ldr	r1, [pc, #80]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001e1a:	2284      	movs	r2, #132	; 0x84
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001e20:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001e22:	2380      	movs	r3, #128	; 0x80
 8001e24:	58d3      	ldr	r3, [r2, r3]
 8001e26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	43da      	mvns	r2, r3
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685a      	ldr	r2, [r3, #4]
 8001e36:	2380      	movs	r3, #128	; 0x80
 8001e38:	025b      	lsls	r3, r3, #9
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e46:	4909      	ldr	r1, [pc, #36]	; (8001e6c <HAL_GPIO_Init+0x2b8>)
 8001e48:	2280      	movs	r2, #128	; 0x80
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	3301      	adds	r3, #1
 8001e52:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	40da      	lsrs	r2, r3
 8001e5c:	1e13      	subs	r3, r2, #0
 8001e5e:	d000      	beq.n	8001e62 <HAL_GPIO_Init+0x2ae>
 8001e60:	e6b0      	b.n	8001bc4 <HAL_GPIO_Init+0x10>
  }
}
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	46c0      	nop			; (mov r8, r8)
 8001e66:	46bd      	mov	sp, r7
 8001e68:	b006      	add	sp, #24
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021800 	.word	0x40021800
 8001e70:	50000400 	.word	0x50000400
 8001e74:	50000800 	.word	0x50000800
 8001e78:	50000c00 	.word	0x50000c00

08001e7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	0008      	movs	r0, r1
 8001e86:	0011      	movs	r1, r2
 8001e88:	1cbb      	adds	r3, r7, #2
 8001e8a:	1c02      	adds	r2, r0, #0
 8001e8c:	801a      	strh	r2, [r3, #0]
 8001e8e:	1c7b      	adds	r3, r7, #1
 8001e90:	1c0a      	adds	r2, r1, #0
 8001e92:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e94:	1c7b      	adds	r3, r7, #1
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d004      	beq.n	8001ea6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e9c:	1cbb      	adds	r3, r7, #2
 8001e9e:	881a      	ldrh	r2, [r3, #0]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ea4:	e003      	b.n	8001eae <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ea6:	1cbb      	adds	r3, r7, #2
 8001ea8:	881a      	ldrh	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001eae:	46c0      	nop			; (mov r8, r8)
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	b002      	add	sp, #8
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b084      	sub	sp, #16
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
 8001ebe:	000a      	movs	r2, r1
 8001ec0:	1cbb      	adds	r3, r7, #2
 8001ec2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001eca:	1cbb      	adds	r3, r7, #2
 8001ecc:	881b      	ldrh	r3, [r3, #0]
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	041a      	lsls	r2, r3, #16
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	1cb9      	adds	r1, r7, #2
 8001eda:	8809      	ldrh	r1, [r1, #0]
 8001edc:	400b      	ands	r3, r1
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	619a      	str	r2, [r3, #24]
}
 8001ee4:	46c0      	nop			; (mov r8, r8)
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	b004      	add	sp, #16
 8001eea:	bd80      	pop	{r7, pc}

08001eec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001ef4:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a19      	ldr	r2, [pc, #100]	; (8001f60 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001efa:	4013      	ands	r3, r2
 8001efc:	0019      	movs	r1, r3
 8001efe:	4b17      	ldr	r3, [pc, #92]	; (8001f5c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	430a      	orrs	r2, r1
 8001f04:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	2380      	movs	r3, #128	; 0x80
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d11f      	bne.n	8001f50 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001f10:	4b14      	ldr	r3, [pc, #80]	; (8001f64 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	0013      	movs	r3, r2
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	189b      	adds	r3, r3, r2
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	4912      	ldr	r1, [pc, #72]	; (8001f68 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001f1e:	0018      	movs	r0, r3
 8001f20:	f7fe f8ee 	bl	8000100 <__udivsi3>
 8001f24:	0003      	movs	r3, r0
 8001f26:	3301      	adds	r3, #1
 8001f28:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f2a:	e008      	b.n	8001f3e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3b01      	subs	r3, #1
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	e001      	b.n	8001f3e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e009      	b.n	8001f52 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f3e:	4b07      	ldr	r3, [pc, #28]	; (8001f5c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f40:	695a      	ldr	r2, [r3, #20]
 8001f42:	2380      	movs	r3, #128	; 0x80
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	401a      	ands	r2, r3
 8001f48:	2380      	movs	r3, #128	; 0x80
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d0ed      	beq.n	8001f2c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	0018      	movs	r0, r3
 8001f54:	46bd      	mov	sp, r7
 8001f56:	b004      	add	sp, #16
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	46c0      	nop			; (mov r8, r8)
 8001f5c:	40007000 	.word	0x40007000
 8001f60:	fffff9ff 	.word	0xfffff9ff
 8001f64:	20000000 	.word	0x20000000
 8001f68:	000f4240 	.word	0x000f4240

08001f6c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d101      	bne.n	8001f7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e2f3      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2201      	movs	r2, #1
 8001f84:	4013      	ands	r3, r2
 8001f86:	d100      	bne.n	8001f8a <HAL_RCC_OscConfig+0x1e>
 8001f88:	e07c      	b.n	8002084 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f8a:	4bc3      	ldr	r3, [pc, #780]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	2238      	movs	r2, #56	; 0x38
 8001f90:	4013      	ands	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f94:	4bc0      	ldr	r3, [pc, #768]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	2203      	movs	r2, #3
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	2b10      	cmp	r3, #16
 8001fa2:	d102      	bne.n	8001faa <HAL_RCC_OscConfig+0x3e>
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	2b03      	cmp	r3, #3
 8001fa8:	d002      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	2b08      	cmp	r3, #8
 8001fae:	d10b      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb0:	4bb9      	ldr	r3, [pc, #740]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	2380      	movs	r3, #128	; 0x80
 8001fb6:	029b      	lsls	r3, r3, #10
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d062      	beq.n	8002082 <HAL_RCC_OscConfig+0x116>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d15e      	bne.n	8002082 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e2ce      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	2380      	movs	r3, #128	; 0x80
 8001fce:	025b      	lsls	r3, r3, #9
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d107      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x78>
 8001fd4:	4bb0      	ldr	r3, [pc, #704]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4baf      	ldr	r3, [pc, #700]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8001fda:	2180      	movs	r1, #128	; 0x80
 8001fdc:	0249      	lsls	r1, r1, #9
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	601a      	str	r2, [r3, #0]
 8001fe2:	e020      	b.n	8002026 <HAL_RCC_OscConfig+0xba>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	23a0      	movs	r3, #160	; 0xa0
 8001fea:	02db      	lsls	r3, r3, #11
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d10e      	bne.n	800200e <HAL_RCC_OscConfig+0xa2>
 8001ff0:	4ba9      	ldr	r3, [pc, #676]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	4ba8      	ldr	r3, [pc, #672]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8001ff6:	2180      	movs	r1, #128	; 0x80
 8001ff8:	02c9      	lsls	r1, r1, #11
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	4ba6      	ldr	r3, [pc, #664]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4ba5      	ldr	r3, [pc, #660]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002004:	2180      	movs	r1, #128	; 0x80
 8002006:	0249      	lsls	r1, r1, #9
 8002008:	430a      	orrs	r2, r1
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	e00b      	b.n	8002026 <HAL_RCC_OscConfig+0xba>
 800200e:	4ba2      	ldr	r3, [pc, #648]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	4ba1      	ldr	r3, [pc, #644]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002014:	49a1      	ldr	r1, [pc, #644]	; (800229c <HAL_RCC_OscConfig+0x330>)
 8002016:	400a      	ands	r2, r1
 8002018:	601a      	str	r2, [r3, #0]
 800201a:	4b9f      	ldr	r3, [pc, #636]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	4b9e      	ldr	r3, [pc, #632]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002020:	499f      	ldr	r1, [pc, #636]	; (80022a0 <HAL_RCC_OscConfig+0x334>)
 8002022:	400a      	ands	r2, r1
 8002024:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d014      	beq.n	8002058 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202e:	f7fe fbdd 	bl	80007ec <HAL_GetTick>
 8002032:	0003      	movs	r3, r0
 8002034:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002038:	f7fe fbd8 	bl	80007ec <HAL_GetTick>
 800203c:	0002      	movs	r2, r0
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b64      	cmp	r3, #100	; 0x64
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e28d      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800204a:	4b93      	ldr	r3, [pc, #588]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	2380      	movs	r3, #128	; 0x80
 8002050:	029b      	lsls	r3, r3, #10
 8002052:	4013      	ands	r3, r2
 8002054:	d0f0      	beq.n	8002038 <HAL_RCC_OscConfig+0xcc>
 8002056:	e015      	b.n	8002084 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002058:	f7fe fbc8 	bl	80007ec <HAL_GetTick>
 800205c:	0003      	movs	r3, r0
 800205e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002060:	e008      	b.n	8002074 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002062:	f7fe fbc3 	bl	80007ec <HAL_GetTick>
 8002066:	0002      	movs	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b64      	cmp	r3, #100	; 0x64
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e278      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002074:	4b88      	ldr	r3, [pc, #544]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	2380      	movs	r3, #128	; 0x80
 800207a:	029b      	lsls	r3, r3, #10
 800207c:	4013      	ands	r3, r2
 800207e:	d1f0      	bne.n	8002062 <HAL_RCC_OscConfig+0xf6>
 8002080:	e000      	b.n	8002084 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002082:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2202      	movs	r2, #2
 800208a:	4013      	ands	r3, r2
 800208c:	d100      	bne.n	8002090 <HAL_RCC_OscConfig+0x124>
 800208e:	e099      	b.n	80021c4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002090:	4b81      	ldr	r3, [pc, #516]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2238      	movs	r2, #56	; 0x38
 8002096:	4013      	ands	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800209a:	4b7f      	ldr	r3, [pc, #508]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	2203      	movs	r2, #3
 80020a0:	4013      	ands	r3, r2
 80020a2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	2b10      	cmp	r3, #16
 80020a8:	d102      	bne.n	80020b0 <HAL_RCC_OscConfig+0x144>
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d002      	beq.n	80020b6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d135      	bne.n	8002122 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020b6:	4b78      	ldr	r3, [pc, #480]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	2380      	movs	r3, #128	; 0x80
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	4013      	ands	r3, r2
 80020c0:	d005      	beq.n	80020ce <HAL_RCC_OscConfig+0x162>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d101      	bne.n	80020ce <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e24b      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ce:	4b72      	ldr	r3, [pc, #456]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	4a74      	ldr	r2, [pc, #464]	; (80022a4 <HAL_RCC_OscConfig+0x338>)
 80020d4:	4013      	ands	r3, r2
 80020d6:	0019      	movs	r1, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	695b      	ldr	r3, [r3, #20]
 80020dc:	021a      	lsls	r2, r3, #8
 80020de:	4b6e      	ldr	r3, [pc, #440]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80020e0:	430a      	orrs	r2, r1
 80020e2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d112      	bne.n	8002110 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80020ea:	4b6b      	ldr	r3, [pc, #428]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a6e      	ldr	r2, [pc, #440]	; (80022a8 <HAL_RCC_OscConfig+0x33c>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	0019      	movs	r1, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	691a      	ldr	r2, [r3, #16]
 80020f8:	4b67      	ldr	r3, [pc, #412]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80020fa:	430a      	orrs	r2, r1
 80020fc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80020fe:	4b66      	ldr	r3, [pc, #408]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	0adb      	lsrs	r3, r3, #11
 8002104:	2207      	movs	r2, #7
 8002106:	4013      	ands	r3, r2
 8002108:	4a68      	ldr	r2, [pc, #416]	; (80022ac <HAL_RCC_OscConfig+0x340>)
 800210a:	40da      	lsrs	r2, r3
 800210c:	4b68      	ldr	r3, [pc, #416]	; (80022b0 <HAL_RCC_OscConfig+0x344>)
 800210e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002110:	4b68      	ldr	r3, [pc, #416]	; (80022b4 <HAL_RCC_OscConfig+0x348>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	0018      	movs	r0, r3
 8002116:	f7fe fb0d 	bl	8000734 <HAL_InitTick>
 800211a:	1e03      	subs	r3, r0, #0
 800211c:	d051      	beq.n	80021c2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e221      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d030      	beq.n	800218c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800212a:	4b5b      	ldr	r3, [pc, #364]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a5e      	ldr	r2, [pc, #376]	; (80022a8 <HAL_RCC_OscConfig+0x33c>)
 8002130:	4013      	ands	r3, r2
 8002132:	0019      	movs	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691a      	ldr	r2, [r3, #16]
 8002138:	4b57      	ldr	r3, [pc, #348]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 800213a:	430a      	orrs	r2, r1
 800213c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800213e:	4b56      	ldr	r3, [pc, #344]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	4b55      	ldr	r3, [pc, #340]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002144:	2180      	movs	r1, #128	; 0x80
 8002146:	0049      	lsls	r1, r1, #1
 8002148:	430a      	orrs	r2, r1
 800214a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800214c:	f7fe fb4e 	bl	80007ec <HAL_GetTick>
 8002150:	0003      	movs	r3, r0
 8002152:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002156:	f7fe fb49 	bl	80007ec <HAL_GetTick>
 800215a:	0002      	movs	r2, r0
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e1fe      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002168:	4b4b      	ldr	r3, [pc, #300]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	2380      	movs	r3, #128	; 0x80
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	4013      	ands	r3, r2
 8002172:	d0f0      	beq.n	8002156 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002174:	4b48      	ldr	r3, [pc, #288]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	4a4a      	ldr	r2, [pc, #296]	; (80022a4 <HAL_RCC_OscConfig+0x338>)
 800217a:	4013      	ands	r3, r2
 800217c:	0019      	movs	r1, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	021a      	lsls	r2, r3, #8
 8002184:	4b44      	ldr	r3, [pc, #272]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002186:	430a      	orrs	r2, r1
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	e01b      	b.n	80021c4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800218c:	4b42      	ldr	r3, [pc, #264]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4b41      	ldr	r3, [pc, #260]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002192:	4949      	ldr	r1, [pc, #292]	; (80022b8 <HAL_RCC_OscConfig+0x34c>)
 8002194:	400a      	ands	r2, r1
 8002196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002198:	f7fe fb28 	bl	80007ec <HAL_GetTick>
 800219c:	0003      	movs	r3, r0
 800219e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021a2:	f7fe fb23 	bl	80007ec <HAL_GetTick>
 80021a6:	0002      	movs	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e1d8      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021b4:	4b38      	ldr	r3, [pc, #224]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	2380      	movs	r3, #128	; 0x80
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	4013      	ands	r3, r2
 80021be:	d1f0      	bne.n	80021a2 <HAL_RCC_OscConfig+0x236>
 80021c0:	e000      	b.n	80021c4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021c2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2208      	movs	r2, #8
 80021ca:	4013      	ands	r3, r2
 80021cc:	d047      	beq.n	800225e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80021ce:	4b32      	ldr	r3, [pc, #200]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	2238      	movs	r2, #56	; 0x38
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b18      	cmp	r3, #24
 80021d8:	d10a      	bne.n	80021f0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80021da:	4b2f      	ldr	r3, [pc, #188]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80021dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021de:	2202      	movs	r2, #2
 80021e0:	4013      	ands	r3, r2
 80021e2:	d03c      	beq.n	800225e <HAL_RCC_OscConfig+0x2f2>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d138      	bne.n	800225e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e1ba      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d019      	beq.n	800222c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80021f8:	4b27      	ldr	r3, [pc, #156]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80021fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80021fc:	4b26      	ldr	r3, [pc, #152]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 80021fe:	2101      	movs	r1, #1
 8002200:	430a      	orrs	r2, r1
 8002202:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002204:	f7fe faf2 	bl	80007ec <HAL_GetTick>
 8002208:	0003      	movs	r3, r0
 800220a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800220e:	f7fe faed 	bl	80007ec <HAL_GetTick>
 8002212:	0002      	movs	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e1a2      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002220:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002222:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002224:	2202      	movs	r2, #2
 8002226:	4013      	ands	r3, r2
 8002228:	d0f1      	beq.n	800220e <HAL_RCC_OscConfig+0x2a2>
 800222a:	e018      	b.n	800225e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800222c:	4b1a      	ldr	r3, [pc, #104]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 800222e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002230:	4b19      	ldr	r3, [pc, #100]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002232:	2101      	movs	r1, #1
 8002234:	438a      	bics	r2, r1
 8002236:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002238:	f7fe fad8 	bl	80007ec <HAL_GetTick>
 800223c:	0003      	movs	r3, r0
 800223e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002242:	f7fe fad3 	bl	80007ec <HAL_GetTick>
 8002246:	0002      	movs	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e188      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002254:	4b10      	ldr	r3, [pc, #64]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002258:	2202      	movs	r2, #2
 800225a:	4013      	ands	r3, r2
 800225c:	d1f1      	bne.n	8002242 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2204      	movs	r2, #4
 8002264:	4013      	ands	r3, r2
 8002266:	d100      	bne.n	800226a <HAL_RCC_OscConfig+0x2fe>
 8002268:	e0c6      	b.n	80023f8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800226a:	231f      	movs	r3, #31
 800226c:	18fb      	adds	r3, r7, r3
 800226e:	2200      	movs	r2, #0
 8002270:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002272:	4b09      	ldr	r3, [pc, #36]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	2238      	movs	r2, #56	; 0x38
 8002278:	4013      	ands	r3, r2
 800227a:	2b20      	cmp	r3, #32
 800227c:	d11e      	bne.n	80022bc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800227e:	4b06      	ldr	r3, [pc, #24]	; (8002298 <HAL_RCC_OscConfig+0x32c>)
 8002280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002282:	2202      	movs	r2, #2
 8002284:	4013      	ands	r3, r2
 8002286:	d100      	bne.n	800228a <HAL_RCC_OscConfig+0x31e>
 8002288:	e0b6      	b.n	80023f8 <HAL_RCC_OscConfig+0x48c>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d000      	beq.n	8002294 <HAL_RCC_OscConfig+0x328>
 8002292:	e0b1      	b.n	80023f8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e166      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
 8002298:	40021000 	.word	0x40021000
 800229c:	fffeffff 	.word	0xfffeffff
 80022a0:	fffbffff 	.word	0xfffbffff
 80022a4:	ffff80ff 	.word	0xffff80ff
 80022a8:	ffffc7ff 	.word	0xffffc7ff
 80022ac:	00f42400 	.word	0x00f42400
 80022b0:	20000000 	.word	0x20000000
 80022b4:	20000004 	.word	0x20000004
 80022b8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80022bc:	4bac      	ldr	r3, [pc, #688]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80022be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022c0:	2380      	movs	r3, #128	; 0x80
 80022c2:	055b      	lsls	r3, r3, #21
 80022c4:	4013      	ands	r3, r2
 80022c6:	d101      	bne.n	80022cc <HAL_RCC_OscConfig+0x360>
 80022c8:	2301      	movs	r3, #1
 80022ca:	e000      	b.n	80022ce <HAL_RCC_OscConfig+0x362>
 80022cc:	2300      	movs	r3, #0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d011      	beq.n	80022f6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80022d2:	4ba7      	ldr	r3, [pc, #668]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80022d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022d6:	4ba6      	ldr	r3, [pc, #664]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80022d8:	2180      	movs	r1, #128	; 0x80
 80022da:	0549      	lsls	r1, r1, #21
 80022dc:	430a      	orrs	r2, r1
 80022de:	63da      	str	r2, [r3, #60]	; 0x3c
 80022e0:	4ba3      	ldr	r3, [pc, #652]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80022e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022e4:	2380      	movs	r3, #128	; 0x80
 80022e6:	055b      	lsls	r3, r3, #21
 80022e8:	4013      	ands	r3, r2
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80022ee:	231f      	movs	r3, #31
 80022f0:	18fb      	adds	r3, r7, r3
 80022f2:	2201      	movs	r2, #1
 80022f4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022f6:	4b9f      	ldr	r3, [pc, #636]	; (8002574 <HAL_RCC_OscConfig+0x608>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	2380      	movs	r3, #128	; 0x80
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	4013      	ands	r3, r2
 8002300:	d11a      	bne.n	8002338 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002302:	4b9c      	ldr	r3, [pc, #624]	; (8002574 <HAL_RCC_OscConfig+0x608>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	4b9b      	ldr	r3, [pc, #620]	; (8002574 <HAL_RCC_OscConfig+0x608>)
 8002308:	2180      	movs	r1, #128	; 0x80
 800230a:	0049      	lsls	r1, r1, #1
 800230c:	430a      	orrs	r2, r1
 800230e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002310:	f7fe fa6c 	bl	80007ec <HAL_GetTick>
 8002314:	0003      	movs	r3, r0
 8002316:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002318:	e008      	b.n	800232c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800231a:	f7fe fa67 	bl	80007ec <HAL_GetTick>
 800231e:	0002      	movs	r2, r0
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d901      	bls.n	800232c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e11c      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800232c:	4b91      	ldr	r3, [pc, #580]	; (8002574 <HAL_RCC_OscConfig+0x608>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	2380      	movs	r3, #128	; 0x80
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	4013      	ands	r3, r2
 8002336:	d0f0      	beq.n	800231a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d106      	bne.n	800234e <HAL_RCC_OscConfig+0x3e2>
 8002340:	4b8b      	ldr	r3, [pc, #556]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002342:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002344:	4b8a      	ldr	r3, [pc, #552]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002346:	2101      	movs	r1, #1
 8002348:	430a      	orrs	r2, r1
 800234a:	65da      	str	r2, [r3, #92]	; 0x5c
 800234c:	e01c      	b.n	8002388 <HAL_RCC_OscConfig+0x41c>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	2b05      	cmp	r3, #5
 8002354:	d10c      	bne.n	8002370 <HAL_RCC_OscConfig+0x404>
 8002356:	4b86      	ldr	r3, [pc, #536]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002358:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800235a:	4b85      	ldr	r3, [pc, #532]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 800235c:	2104      	movs	r1, #4
 800235e:	430a      	orrs	r2, r1
 8002360:	65da      	str	r2, [r3, #92]	; 0x5c
 8002362:	4b83      	ldr	r3, [pc, #524]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002364:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002366:	4b82      	ldr	r3, [pc, #520]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002368:	2101      	movs	r1, #1
 800236a:	430a      	orrs	r2, r1
 800236c:	65da      	str	r2, [r3, #92]	; 0x5c
 800236e:	e00b      	b.n	8002388 <HAL_RCC_OscConfig+0x41c>
 8002370:	4b7f      	ldr	r3, [pc, #508]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002372:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002374:	4b7e      	ldr	r3, [pc, #504]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002376:	2101      	movs	r1, #1
 8002378:	438a      	bics	r2, r1
 800237a:	65da      	str	r2, [r3, #92]	; 0x5c
 800237c:	4b7c      	ldr	r3, [pc, #496]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 800237e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002380:	4b7b      	ldr	r3, [pc, #492]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002382:	2104      	movs	r1, #4
 8002384:	438a      	bics	r2, r1
 8002386:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d014      	beq.n	80023ba <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002390:	f7fe fa2c 	bl	80007ec <HAL_GetTick>
 8002394:	0003      	movs	r3, r0
 8002396:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002398:	e009      	b.n	80023ae <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239a:	f7fe fa27 	bl	80007ec <HAL_GetTick>
 800239e:	0002      	movs	r2, r0
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	4a74      	ldr	r2, [pc, #464]	; (8002578 <HAL_RCC_OscConfig+0x60c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e0db      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023ae:	4b70      	ldr	r3, [pc, #448]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80023b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023b2:	2202      	movs	r2, #2
 80023b4:	4013      	ands	r3, r2
 80023b6:	d0f0      	beq.n	800239a <HAL_RCC_OscConfig+0x42e>
 80023b8:	e013      	b.n	80023e2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ba:	f7fe fa17 	bl	80007ec <HAL_GetTick>
 80023be:	0003      	movs	r3, r0
 80023c0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023c2:	e009      	b.n	80023d8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023c4:	f7fe fa12 	bl	80007ec <HAL_GetTick>
 80023c8:	0002      	movs	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	4a6a      	ldr	r2, [pc, #424]	; (8002578 <HAL_RCC_OscConfig+0x60c>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d901      	bls.n	80023d8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e0c6      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023d8:	4b65      	ldr	r3, [pc, #404]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80023da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023dc:	2202      	movs	r2, #2
 80023de:	4013      	ands	r3, r2
 80023e0:	d1f0      	bne.n	80023c4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80023e2:	231f      	movs	r3, #31
 80023e4:	18fb      	adds	r3, r7, r3
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d105      	bne.n	80023f8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80023ec:	4b60      	ldr	r3, [pc, #384]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80023ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023f0:	4b5f      	ldr	r3, [pc, #380]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80023f2:	4962      	ldr	r1, [pc, #392]	; (800257c <HAL_RCC_OscConfig+0x610>)
 80023f4:	400a      	ands	r2, r1
 80023f6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	69db      	ldr	r3, [r3, #28]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d100      	bne.n	8002402 <HAL_RCC_OscConfig+0x496>
 8002400:	e0b0      	b.n	8002564 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002402:	4b5b      	ldr	r3, [pc, #364]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	2238      	movs	r2, #56	; 0x38
 8002408:	4013      	ands	r3, r2
 800240a:	2b10      	cmp	r3, #16
 800240c:	d100      	bne.n	8002410 <HAL_RCC_OscConfig+0x4a4>
 800240e:	e078      	b.n	8002502 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	69db      	ldr	r3, [r3, #28]
 8002414:	2b02      	cmp	r3, #2
 8002416:	d153      	bne.n	80024c0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002418:	4b55      	ldr	r3, [pc, #340]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4b54      	ldr	r3, [pc, #336]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 800241e:	4958      	ldr	r1, [pc, #352]	; (8002580 <HAL_RCC_OscConfig+0x614>)
 8002420:	400a      	ands	r2, r1
 8002422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002424:	f7fe f9e2 	bl	80007ec <HAL_GetTick>
 8002428:	0003      	movs	r3, r0
 800242a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800242e:	f7fe f9dd 	bl	80007ec <HAL_GetTick>
 8002432:	0002      	movs	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e092      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002440:	4b4b      	ldr	r3, [pc, #300]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	2380      	movs	r3, #128	; 0x80
 8002446:	049b      	lsls	r3, r3, #18
 8002448:	4013      	ands	r3, r2
 800244a:	d1f0      	bne.n	800242e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800244c:	4b48      	ldr	r3, [pc, #288]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	4a4c      	ldr	r2, [pc, #304]	; (8002584 <HAL_RCC_OscConfig+0x618>)
 8002452:	4013      	ands	r3, r2
 8002454:	0019      	movs	r1, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a1a      	ldr	r2, [r3, #32]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002464:	021b      	lsls	r3, r3, #8
 8002466:	431a      	orrs	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246c:	431a      	orrs	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	431a      	orrs	r2, r3
 8002474:	4b3e      	ldr	r3, [pc, #248]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002476:	430a      	orrs	r2, r1
 8002478:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800247a:	4b3d      	ldr	r3, [pc, #244]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	4b3c      	ldr	r3, [pc, #240]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002480:	2180      	movs	r1, #128	; 0x80
 8002482:	0449      	lsls	r1, r1, #17
 8002484:	430a      	orrs	r2, r1
 8002486:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002488:	4b39      	ldr	r3, [pc, #228]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 800248a:	68da      	ldr	r2, [r3, #12]
 800248c:	4b38      	ldr	r3, [pc, #224]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 800248e:	2180      	movs	r1, #128	; 0x80
 8002490:	0549      	lsls	r1, r1, #21
 8002492:	430a      	orrs	r2, r1
 8002494:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002496:	f7fe f9a9 	bl	80007ec <HAL_GetTick>
 800249a:	0003      	movs	r3, r0
 800249c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024a0:	f7fe f9a4 	bl	80007ec <HAL_GetTick>
 80024a4:	0002      	movs	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e059      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024b2:	4b2f      	ldr	r3, [pc, #188]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	2380      	movs	r3, #128	; 0x80
 80024b8:	049b      	lsls	r3, r3, #18
 80024ba:	4013      	ands	r3, r2
 80024bc:	d0f0      	beq.n	80024a0 <HAL_RCC_OscConfig+0x534>
 80024be:	e051      	b.n	8002564 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024c0:	4b2b      	ldr	r3, [pc, #172]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	4b2a      	ldr	r3, [pc, #168]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80024c6:	492e      	ldr	r1, [pc, #184]	; (8002580 <HAL_RCC_OscConfig+0x614>)
 80024c8:	400a      	ands	r2, r1
 80024ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024cc:	f7fe f98e 	bl	80007ec <HAL_GetTick>
 80024d0:	0003      	movs	r3, r0
 80024d2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024d4:	e008      	b.n	80024e8 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d6:	f7fe f989 	bl	80007ec <HAL_GetTick>
 80024da:	0002      	movs	r2, r0
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e03e      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024e8:	4b21      	ldr	r3, [pc, #132]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	2380      	movs	r3, #128	; 0x80
 80024ee:	049b      	lsls	r3, r3, #18
 80024f0:	4013      	ands	r3, r2
 80024f2:	d1f0      	bne.n	80024d6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80024f4:	4b1e      	ldr	r3, [pc, #120]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80024f6:	68da      	ldr	r2, [r3, #12]
 80024f8:	4b1d      	ldr	r3, [pc, #116]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 80024fa:	4923      	ldr	r1, [pc, #140]	; (8002588 <HAL_RCC_OscConfig+0x61c>)
 80024fc:	400a      	ands	r2, r1
 80024fe:	60da      	str	r2, [r3, #12]
 8002500:	e030      	b.n	8002564 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	69db      	ldr	r3, [r3, #28]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d101      	bne.n	800250e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e02b      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800250e:	4b18      	ldr	r3, [pc, #96]	; (8002570 <HAL_RCC_OscConfig+0x604>)
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	2203      	movs	r2, #3
 8002518:	401a      	ands	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	429a      	cmp	r2, r3
 8002520:	d11e      	bne.n	8002560 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	2270      	movs	r2, #112	; 0x70
 8002526:	401a      	ands	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800252c:	429a      	cmp	r2, r3
 800252e:	d117      	bne.n	8002560 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	23fe      	movs	r3, #254	; 0xfe
 8002534:	01db      	lsls	r3, r3, #7
 8002536:	401a      	ands	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800253e:	429a      	cmp	r2, r3
 8002540:	d10e      	bne.n	8002560 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	23f8      	movs	r3, #248	; 0xf8
 8002546:	039b      	lsls	r3, r3, #14
 8002548:	401a      	ands	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800254e:	429a      	cmp	r2, r3
 8002550:	d106      	bne.n	8002560 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	0f5b      	lsrs	r3, r3, #29
 8002556:	075a      	lsls	r2, r3, #29
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800255c:	429a      	cmp	r2, r3
 800255e:	d001      	beq.n	8002564 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e000      	b.n	8002566 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	0018      	movs	r0, r3
 8002568:	46bd      	mov	sp, r7
 800256a:	b008      	add	sp, #32
 800256c:	bd80      	pop	{r7, pc}
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	40021000 	.word	0x40021000
 8002574:	40007000 	.word	0x40007000
 8002578:	00001388 	.word	0x00001388
 800257c:	efffffff 	.word	0xefffffff
 8002580:	feffffff 	.word	0xfeffffff
 8002584:	1fc1808c 	.word	0x1fc1808c
 8002588:	effefffc 	.word	0xeffefffc

0800258c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d101      	bne.n	80025a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e0e9      	b.n	8002774 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025a0:	4b76      	ldr	r3, [pc, #472]	; (800277c <HAL_RCC_ClockConfig+0x1f0>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2207      	movs	r2, #7
 80025a6:	4013      	ands	r3, r2
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d91e      	bls.n	80025ec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ae:	4b73      	ldr	r3, [pc, #460]	; (800277c <HAL_RCC_ClockConfig+0x1f0>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2207      	movs	r2, #7
 80025b4:	4393      	bics	r3, r2
 80025b6:	0019      	movs	r1, r3
 80025b8:	4b70      	ldr	r3, [pc, #448]	; (800277c <HAL_RCC_ClockConfig+0x1f0>)
 80025ba:	683a      	ldr	r2, [r7, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80025c0:	f7fe f914 	bl	80007ec <HAL_GetTick>
 80025c4:	0003      	movs	r3, r0
 80025c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025c8:	e009      	b.n	80025de <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025ca:	f7fe f90f 	bl	80007ec <HAL_GetTick>
 80025ce:	0002      	movs	r2, r0
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	4a6a      	ldr	r2, [pc, #424]	; (8002780 <HAL_RCC_ClockConfig+0x1f4>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e0ca      	b.n	8002774 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025de:	4b67      	ldr	r3, [pc, #412]	; (800277c <HAL_RCC_ClockConfig+0x1f0>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2207      	movs	r2, #7
 80025e4:	4013      	ands	r3, r2
 80025e6:	683a      	ldr	r2, [r7, #0]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d1ee      	bne.n	80025ca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2202      	movs	r2, #2
 80025f2:	4013      	ands	r3, r2
 80025f4:	d015      	beq.n	8002622 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2204      	movs	r2, #4
 80025fc:	4013      	ands	r3, r2
 80025fe:	d006      	beq.n	800260e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002600:	4b60      	ldr	r3, [pc, #384]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	4b5f      	ldr	r3, [pc, #380]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 8002606:	21e0      	movs	r1, #224	; 0xe0
 8002608:	01c9      	lsls	r1, r1, #7
 800260a:	430a      	orrs	r2, r1
 800260c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800260e:	4b5d      	ldr	r3, [pc, #372]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	4a5d      	ldr	r2, [pc, #372]	; (8002788 <HAL_RCC_ClockConfig+0x1fc>)
 8002614:	4013      	ands	r3, r2
 8002616:	0019      	movs	r1, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	4b59      	ldr	r3, [pc, #356]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 800261e:	430a      	orrs	r2, r1
 8002620:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2201      	movs	r2, #1
 8002628:	4013      	ands	r3, r2
 800262a:	d057      	beq.n	80026dc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d107      	bne.n	8002644 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002634:	4b53      	ldr	r3, [pc, #332]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	2380      	movs	r3, #128	; 0x80
 800263a:	029b      	lsls	r3, r3, #10
 800263c:	4013      	ands	r3, r2
 800263e:	d12b      	bne.n	8002698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e097      	b.n	8002774 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2b02      	cmp	r3, #2
 800264a:	d107      	bne.n	800265c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800264c:	4b4d      	ldr	r3, [pc, #308]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	2380      	movs	r3, #128	; 0x80
 8002652:	049b      	lsls	r3, r3, #18
 8002654:	4013      	ands	r3, r2
 8002656:	d11f      	bne.n	8002698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e08b      	b.n	8002774 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d107      	bne.n	8002674 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002664:	4b47      	ldr	r3, [pc, #284]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	2380      	movs	r3, #128	; 0x80
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4013      	ands	r3, r2
 800266e:	d113      	bne.n	8002698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e07f      	b.n	8002774 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	2b03      	cmp	r3, #3
 800267a:	d106      	bne.n	800268a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800267c:	4b41      	ldr	r3, [pc, #260]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 800267e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002680:	2202      	movs	r2, #2
 8002682:	4013      	ands	r3, r2
 8002684:	d108      	bne.n	8002698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e074      	b.n	8002774 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800268a:	4b3e      	ldr	r3, [pc, #248]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 800268c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800268e:	2202      	movs	r2, #2
 8002690:	4013      	ands	r3, r2
 8002692:	d101      	bne.n	8002698 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e06d      	b.n	8002774 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002698:	4b3a      	ldr	r3, [pc, #232]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	2207      	movs	r2, #7
 800269e:	4393      	bics	r3, r2
 80026a0:	0019      	movs	r1, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685a      	ldr	r2, [r3, #4]
 80026a6:	4b37      	ldr	r3, [pc, #220]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 80026a8:	430a      	orrs	r2, r1
 80026aa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026ac:	f7fe f89e 	bl	80007ec <HAL_GetTick>
 80026b0:	0003      	movs	r3, r0
 80026b2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b4:	e009      	b.n	80026ca <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b6:	f7fe f899 	bl	80007ec <HAL_GetTick>
 80026ba:	0002      	movs	r2, r0
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	4a2f      	ldr	r2, [pc, #188]	; (8002780 <HAL_RCC_ClockConfig+0x1f4>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e054      	b.n	8002774 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ca:	4b2e      	ldr	r3, [pc, #184]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	2238      	movs	r2, #56	; 0x38
 80026d0:	401a      	ands	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	00db      	lsls	r3, r3, #3
 80026d8:	429a      	cmp	r2, r3
 80026da:	d1ec      	bne.n	80026b6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026dc:	4b27      	ldr	r3, [pc, #156]	; (800277c <HAL_RCC_ClockConfig+0x1f0>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2207      	movs	r2, #7
 80026e2:	4013      	ands	r3, r2
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d21e      	bcs.n	8002728 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ea:	4b24      	ldr	r3, [pc, #144]	; (800277c <HAL_RCC_ClockConfig+0x1f0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2207      	movs	r2, #7
 80026f0:	4393      	bics	r3, r2
 80026f2:	0019      	movs	r1, r3
 80026f4:	4b21      	ldr	r3, [pc, #132]	; (800277c <HAL_RCC_ClockConfig+0x1f0>)
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	430a      	orrs	r2, r1
 80026fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026fc:	f7fe f876 	bl	80007ec <HAL_GetTick>
 8002700:	0003      	movs	r3, r0
 8002702:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002704:	e009      	b.n	800271a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002706:	f7fe f871 	bl	80007ec <HAL_GetTick>
 800270a:	0002      	movs	r2, r0
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	4a1b      	ldr	r2, [pc, #108]	; (8002780 <HAL_RCC_ClockConfig+0x1f4>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d901      	bls.n	800271a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e02c      	b.n	8002774 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800271a:	4b18      	ldr	r3, [pc, #96]	; (800277c <HAL_RCC_ClockConfig+0x1f0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2207      	movs	r2, #7
 8002720:	4013      	ands	r3, r2
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	429a      	cmp	r2, r3
 8002726:	d1ee      	bne.n	8002706 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2204      	movs	r2, #4
 800272e:	4013      	ands	r3, r2
 8002730:	d009      	beq.n	8002746 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002732:	4b14      	ldr	r3, [pc, #80]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	4a15      	ldr	r2, [pc, #84]	; (800278c <HAL_RCC_ClockConfig+0x200>)
 8002738:	4013      	ands	r3, r2
 800273a:	0019      	movs	r1, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68da      	ldr	r2, [r3, #12]
 8002740:	4b10      	ldr	r3, [pc, #64]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 8002742:	430a      	orrs	r2, r1
 8002744:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002746:	f000 f829 	bl	800279c <HAL_RCC_GetSysClockFreq>
 800274a:	0001      	movs	r1, r0
 800274c:	4b0d      	ldr	r3, [pc, #52]	; (8002784 <HAL_RCC_ClockConfig+0x1f8>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	0a1b      	lsrs	r3, r3, #8
 8002752:	220f      	movs	r2, #15
 8002754:	401a      	ands	r2, r3
 8002756:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <HAL_RCC_ClockConfig+0x204>)
 8002758:	0092      	lsls	r2, r2, #2
 800275a:	58d3      	ldr	r3, [r2, r3]
 800275c:	221f      	movs	r2, #31
 800275e:	4013      	ands	r3, r2
 8002760:	000a      	movs	r2, r1
 8002762:	40da      	lsrs	r2, r3
 8002764:	4b0b      	ldr	r3, [pc, #44]	; (8002794 <HAL_RCC_ClockConfig+0x208>)
 8002766:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002768:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <HAL_RCC_ClockConfig+0x20c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	0018      	movs	r0, r3
 800276e:	f7fd ffe1 	bl	8000734 <HAL_InitTick>
 8002772:	0003      	movs	r3, r0
}
 8002774:	0018      	movs	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	b004      	add	sp, #16
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40022000 	.word	0x40022000
 8002780:	00001388 	.word	0x00001388
 8002784:	40021000 	.word	0x40021000
 8002788:	fffff0ff 	.word	0xfffff0ff
 800278c:	ffff8fff 	.word	0xffff8fff
 8002790:	08002910 	.word	0x08002910
 8002794:	20000000 	.word	0x20000000
 8002798:	20000004 	.word	0x20000004

0800279c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027a2:	4b3c      	ldr	r3, [pc, #240]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	2238      	movs	r2, #56	; 0x38
 80027a8:	4013      	ands	r3, r2
 80027aa:	d10f      	bne.n	80027cc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80027ac:	4b39      	ldr	r3, [pc, #228]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	0adb      	lsrs	r3, r3, #11
 80027b2:	2207      	movs	r2, #7
 80027b4:	4013      	ands	r3, r2
 80027b6:	2201      	movs	r2, #1
 80027b8:	409a      	lsls	r2, r3
 80027ba:	0013      	movs	r3, r2
 80027bc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80027be:	6839      	ldr	r1, [r7, #0]
 80027c0:	4835      	ldr	r0, [pc, #212]	; (8002898 <HAL_RCC_GetSysClockFreq+0xfc>)
 80027c2:	f7fd fc9d 	bl	8000100 <__udivsi3>
 80027c6:	0003      	movs	r3, r0
 80027c8:	613b      	str	r3, [r7, #16]
 80027ca:	e05d      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027cc:	4b31      	ldr	r3, [pc, #196]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	2238      	movs	r2, #56	; 0x38
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d102      	bne.n	80027de <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027d8:	4b30      	ldr	r3, [pc, #192]	; (800289c <HAL_RCC_GetSysClockFreq+0x100>)
 80027da:	613b      	str	r3, [r7, #16]
 80027dc:	e054      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027de:	4b2d      	ldr	r3, [pc, #180]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2238      	movs	r2, #56	; 0x38
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b10      	cmp	r3, #16
 80027e8:	d138      	bne.n	800285c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80027ea:	4b2a      	ldr	r3, [pc, #168]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	2203      	movs	r2, #3
 80027f0:	4013      	ands	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027f4:	4b27      	ldr	r3, [pc, #156]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	091b      	lsrs	r3, r3, #4
 80027fa:	2207      	movs	r2, #7
 80027fc:	4013      	ands	r3, r2
 80027fe:	3301      	adds	r3, #1
 8002800:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2b03      	cmp	r3, #3
 8002806:	d10d      	bne.n	8002824 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002808:	68b9      	ldr	r1, [r7, #8]
 800280a:	4824      	ldr	r0, [pc, #144]	; (800289c <HAL_RCC_GetSysClockFreq+0x100>)
 800280c:	f7fd fc78 	bl	8000100 <__udivsi3>
 8002810:	0003      	movs	r3, r0
 8002812:	0019      	movs	r1, r3
 8002814:	4b1f      	ldr	r3, [pc, #124]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	0a1b      	lsrs	r3, r3, #8
 800281a:	227f      	movs	r2, #127	; 0x7f
 800281c:	4013      	ands	r3, r2
 800281e:	434b      	muls	r3, r1
 8002820:	617b      	str	r3, [r7, #20]
        break;
 8002822:	e00d      	b.n	8002840 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002824:	68b9      	ldr	r1, [r7, #8]
 8002826:	481c      	ldr	r0, [pc, #112]	; (8002898 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002828:	f7fd fc6a 	bl	8000100 <__udivsi3>
 800282c:	0003      	movs	r3, r0
 800282e:	0019      	movs	r1, r3
 8002830:	4b18      	ldr	r3, [pc, #96]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	0a1b      	lsrs	r3, r3, #8
 8002836:	227f      	movs	r2, #127	; 0x7f
 8002838:	4013      	ands	r3, r2
 800283a:	434b      	muls	r3, r1
 800283c:	617b      	str	r3, [r7, #20]
        break;
 800283e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002840:	4b14      	ldr	r3, [pc, #80]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	0f5b      	lsrs	r3, r3, #29
 8002846:	2207      	movs	r2, #7
 8002848:	4013      	ands	r3, r2
 800284a:	3301      	adds	r3, #1
 800284c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	6978      	ldr	r0, [r7, #20]
 8002852:	f7fd fc55 	bl	8000100 <__udivsi3>
 8002856:	0003      	movs	r3, r0
 8002858:	613b      	str	r3, [r7, #16]
 800285a:	e015      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800285c:	4b0d      	ldr	r3, [pc, #52]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	2238      	movs	r2, #56	; 0x38
 8002862:	4013      	ands	r3, r2
 8002864:	2b20      	cmp	r3, #32
 8002866:	d103      	bne.n	8002870 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	021b      	lsls	r3, r3, #8
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	e00b      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002870:	4b08      	ldr	r3, [pc, #32]	; (8002894 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	2238      	movs	r2, #56	; 0x38
 8002876:	4013      	ands	r3, r2
 8002878:	2b18      	cmp	r3, #24
 800287a:	d103      	bne.n	8002884 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800287c:	23fa      	movs	r3, #250	; 0xfa
 800287e:	01db      	lsls	r3, r3, #7
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	e001      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002884:	2300      	movs	r3, #0
 8002886:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002888:	693b      	ldr	r3, [r7, #16]
}
 800288a:	0018      	movs	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	b006      	add	sp, #24
 8002890:	bd80      	pop	{r7, pc}
 8002892:	46c0      	nop			; (mov r8, r8)
 8002894:	40021000 	.word	0x40021000
 8002898:	00f42400 	.word	0x00f42400
 800289c:	007a1200 	.word	0x007a1200

080028a0 <__libc_init_array>:
 80028a0:	b570      	push	{r4, r5, r6, lr}
 80028a2:	2600      	movs	r6, #0
 80028a4:	4d0c      	ldr	r5, [pc, #48]	; (80028d8 <__libc_init_array+0x38>)
 80028a6:	4c0d      	ldr	r4, [pc, #52]	; (80028dc <__libc_init_array+0x3c>)
 80028a8:	1b64      	subs	r4, r4, r5
 80028aa:	10a4      	asrs	r4, r4, #2
 80028ac:	42a6      	cmp	r6, r4
 80028ae:	d109      	bne.n	80028c4 <__libc_init_array+0x24>
 80028b0:	2600      	movs	r6, #0
 80028b2:	f000 f821 	bl	80028f8 <_init>
 80028b6:	4d0a      	ldr	r5, [pc, #40]	; (80028e0 <__libc_init_array+0x40>)
 80028b8:	4c0a      	ldr	r4, [pc, #40]	; (80028e4 <__libc_init_array+0x44>)
 80028ba:	1b64      	subs	r4, r4, r5
 80028bc:	10a4      	asrs	r4, r4, #2
 80028be:	42a6      	cmp	r6, r4
 80028c0:	d105      	bne.n	80028ce <__libc_init_array+0x2e>
 80028c2:	bd70      	pop	{r4, r5, r6, pc}
 80028c4:	00b3      	lsls	r3, r6, #2
 80028c6:	58eb      	ldr	r3, [r5, r3]
 80028c8:	4798      	blx	r3
 80028ca:	3601      	adds	r6, #1
 80028cc:	e7ee      	b.n	80028ac <__libc_init_array+0xc>
 80028ce:	00b3      	lsls	r3, r6, #2
 80028d0:	58eb      	ldr	r3, [r5, r3]
 80028d2:	4798      	blx	r3
 80028d4:	3601      	adds	r6, #1
 80028d6:	e7f2      	b.n	80028be <__libc_init_array+0x1e>
 80028d8:	08002950 	.word	0x08002950
 80028dc:	08002950 	.word	0x08002950
 80028e0:	08002950 	.word	0x08002950
 80028e4:	08002954 	.word	0x08002954

080028e8 <memset>:
 80028e8:	0003      	movs	r3, r0
 80028ea:	1882      	adds	r2, r0, r2
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d100      	bne.n	80028f2 <memset+0xa>
 80028f0:	4770      	bx	lr
 80028f2:	7019      	strb	r1, [r3, #0]
 80028f4:	3301      	adds	r3, #1
 80028f6:	e7f9      	b.n	80028ec <memset+0x4>

080028f8 <_init>:
 80028f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fa:	46c0      	nop			; (mov r8, r8)
 80028fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028fe:	bc08      	pop	{r3}
 8002900:	469e      	mov	lr, r3
 8002902:	4770      	bx	lr

08002904 <_fini>:
 8002904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002906:	46c0      	nop			; (mov r8, r8)
 8002908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800290a:	bc08      	pop	{r3}
 800290c:	469e      	mov	lr, r3
 800290e:	4770      	bx	lr
