

================================================================
== Vivado HLS Report for 'fft_stage35'
================================================================
* Date:           Thu Jul 13 17:33:59 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.492 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515| 5.150 us | 5.150 us |  515|  515|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop  |      513|      513|         3|          1|          1|   512|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      4|       -|       -|    -|
|Expression       |        -|      -|       0|     163|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      57|    -|
|Register         |        -|      -|     106|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      4|     106|     220|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |fft_streaming_macyd2_U80  |fft_streaming_macyd2  | i0 - i1 * i2 |
    |fft_streaming_maczec_U81  |fft_streaming_maczec  | i0 + i1 * i2 |
    |fft_streaming_mulAem_U82  |fft_streaming_mulAem  |    i0 * i1   |
    |fft_streaming_mulxdS_U79  |fft_streaming_mulxdS  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_V54_U  |fft_stage_127_W_icud  |        1|  0|   0|    0|   512|   12|     1|         6144|
    |W_real_V62_U  |fft_stage_127_W_rbkb  |        1|  0|   0|    0|   512|   13|     1|         6656|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|    0|  1024|   25|     2|        12800|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Out_I_V_d1               |     +    |      0|  0|  29|          22|          22|
    |Out_R_V_d1               |     +    |      0|  0|  29|          22|          22|
    |j_fu_193_p2              |     +    |      0|  0|  17|          10|           1|
    |Out_I_V_d0               |     -    |      0|  0|  29|          22|          22|
    |Out_R_V_d0               |     -    |      0|  0|  29|          22|          22|
    |icmp_ln47_fu_187_p2      |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |i_lower_fu_205_p2        |    xor   |      0|  0|  11|          10|          11|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 163|         122|         115|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_176                |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   14|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |X_R_V9_load_reg_354              |  22|   0|   22|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_V_reg_344                      |  13|   0|   13|          0|
    |i_reg_176                        |  10|   0|   10|          0|
    |icmp_ln47_reg_305                |   1|   0|    1|          0|
    |icmp_ln47_reg_305_pp0_iter1_reg  |   1|   0|    1|          0|
    |s_V_reg_349                      |  12|   0|   12|          0|
    |zext_ln55_reg_314                |  10|   0|   64|         54|
    |zext_ln55_reg_314_pp0_iter1_reg  |  10|   0|   64|         54|
    |zext_ln58_reg_332                |  10|   0|   64|         54|
    |zext_ln58_reg_332_pp0_iter1_reg  |  10|   0|   64|         54|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 106|   0|  322|        216|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  fft_stage35 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  fft_stage35 | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  fft_stage35 | return value |
|ap_done           | out |    1| ap_ctrl_hs |  fft_stage35 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |  fft_stage35 | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  fft_stage35 | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  fft_stage35 | return value |
|X_R_V9_address0   | out |   10|  ap_memory |    X_R_V9    |     array    |
|X_R_V9_ce0        | out |    1|  ap_memory |    X_R_V9    |     array    |
|X_R_V9_q0         |  in |   22|  ap_memory |    X_R_V9    |     array    |
|X_R_V9_address1   | out |   10|  ap_memory |    X_R_V9    |     array    |
|X_R_V9_ce1        | out |    1|  ap_memory |    X_R_V9    |     array    |
|X_R_V9_q1         |  in |   22|  ap_memory |    X_R_V9    |     array    |
|X_I_V18_address0  | out |   10|  ap_memory |    X_I_V18   |     array    |
|X_I_V18_ce0       | out |    1|  ap_memory |    X_I_V18   |     array    |
|X_I_V18_q0        |  in |   22|  ap_memory |    X_I_V18   |     array    |
|X_I_V18_address1  | out |   10|  ap_memory |    X_I_V18   |     array    |
|X_I_V18_ce1       | out |    1|  ap_memory |    X_I_V18   |     array    |
|X_I_V18_q1        |  in |   22|  ap_memory |    X_I_V18   |     array    |
|Out_R_V_address0  | out |   10|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_ce0       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_we0       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_d0        | out |   22|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_address1  | out |   10|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_ce1       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_we1       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_d1        | out |   22|  ap_memory |    Out_R_V   |     array    |
|Out_I_V_address0  | out |   10|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_ce0       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_we0       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_d0        | out |   22|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_address1  | out |   10|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_ce1       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_we1       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_d1        | out |   22|  ap_memory |    Out_I_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

