Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  4 18:31:05 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sender_wrapper_timing_summary_routed.rpt -pb sender_wrapper_timing_summary_routed.pb -rpx sender_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sender_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.198        0.000                      0                30347        0.037        0.000                      0                30331        5.333        0.000                       0                 14250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_pl_50M                                                                                  {0.000 10.000}     20.000          50.000          
  clk_out1_urllc_fifo_core_clk_static_0                                                     {0.000 8.333}      16.667          60.000          
    clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                           {0.000 8.333}      16.667          60.000          
    clkfbout_urllc_fifo_core_clk_dynamic_0                                                  {0.000 8.333}      16.667          60.000          
  clkfbout_urllc_fifo_core_clk_static_0                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_50M                                                                                                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_urllc_fifo_core_clk_static_0                                                           6.198        0.000                      0                28762        0.037        0.000                      0                28762        5.333        0.000                       0                 13627  
    clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                                 9.512        0.000                      0                  318        0.114        0.000                      0                  318        7.479        0.000                       0                   133  
    clkfbout_urllc_fifo_core_clk_dynamic_0                                                                                                                                                                                                   15.074        0.000                       0                     3  
  clkfbout_urllc_fifo_core_clk_static_0                                                                                                                                                                                                      18.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.376        0.000                      0                  928        0.073        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                               clk_out1_urllc_fifo_core_clk_static_0                                                            12.674        0.000                      0                    3        0.748        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_urllc_fifo_core_clk_static_0                                                            32.039        0.000                      0                    8                                                                        
clk_out1_urllc_fifo_core_clk_static_0                                                       clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                                     9.689        0.000                      0                  177        0.206        0.000                      0                  177  
clk_out1_urllc_fifo_core_clk_static_0                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       15.633        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_urllc_fifo_core_clk_static_0                                                       clk_out1_urllc_fifo_core_clk_static_0                                                            10.699        0.000                      0                  223        0.346        0.000                      0                  223  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.825        0.000                      0                  100        0.341        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_50M
  To Clock:  clk_pl_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pl_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack        6.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 0.484ns (4.862%)  route 9.470ns (95.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 15.590 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.407    -0.675    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.296 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=18, routed)          0.462     0.166    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_o[15]
    SLICE_X45Y5          LUT1 (Prop_lut1_I0_O)        0.105     0.271 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[15]_i_1/O
                         net (fo=84, routed)          9.008     9.279    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]_0
    SLICE_X22Y18         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.316    15.590    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X22Y18         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.406    15.996    
                         clock uncertainty           -0.097    15.900    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.423    15.477    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 0.484ns (4.916%)  route 9.361ns (95.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 15.589 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.407    -0.675    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.296 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=18, routed)          0.462     0.166    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_o[15]
    SLICE_X45Y5          LUT1 (Prop_lut1_I0_O)        0.105     0.271 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[15]_i_1/O
                         net (fo=84, routed)          8.899     9.170    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]_0
    SLICE_X22Y19         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.315    15.589    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X22Y19         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.406    15.995    
                         clock uncertainty           -0.097    15.899    
    SLICE_X22Y19         FDRE (Setup_fdre_C_R)       -0.423    15.476    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 0.484ns (4.768%)  route 9.667ns (95.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.071ns = ( 15.596 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.464    -0.618    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.239 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=101, routed)         9.667     9.428    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/s_di_o[4]
    SLICE_X20Y37         LUT6 (Prop_lut6_I1_O)        0.105     9.533 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow[4]_i_1__22/O
                         net (fo=1, routed)           0.000     9.533    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow[4]
    SLICE_X20Y37         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.322    15.596    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/s_dclk_o
    SLICE_X20Y37         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.322    15.918    
                         clock uncertainty           -0.097    15.821    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.074    15.895    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 0.484ns (5.003%)  route 9.190ns (94.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 15.593 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.407    -0.675    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.296 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=18, routed)          0.462     0.166    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_o[15]
    SLICE_X45Y5          LUT1 (Prop_lut1_I0_O)        0.105     0.271 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[15]_i_1/O
                         net (fo=84, routed)          8.727     8.999    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[15]_0
    SLICE_X18Y19         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.319    15.593    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X18Y19         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.406    15.999    
                         clock uncertainty           -0.097    15.903    
    SLICE_X18Y19         FDRE (Setup_fdre_C_R)       -0.423    15.480    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.484ns (5.072%)  route 9.058ns (94.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 15.590 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.407    -0.675    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.296 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=18, routed)          0.462     0.166    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_o[15]
    SLICE_X45Y5          LUT1 (Prop_lut1_I0_O)        0.105     0.271 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[15]_i_1/O
                         net (fo=84, routed)          8.596     8.867    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[15]_0
    SLICE_X15Y22         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.316    15.590    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X15Y22         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.406    15.996    
                         clock uncertainty           -0.097    15.900    
    SLICE_X15Y22         FDRE (Setup_fdre_C_R)       -0.352    15.548    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.484ns (5.072%)  route 9.058ns (94.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 15.590 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.407    -0.675    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.296 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=18, routed)          0.462     0.166    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_o[15]
    SLICE_X45Y5          LUT1 (Prop_lut1_I0_O)        0.105     0.271 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[15]_i_1/O
                         net (fo=84, routed)          8.596     8.867    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]_0
    SLICE_X15Y22         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.316    15.590    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X15Y22         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.406    15.996    
                         clock uncertainty           -0.097    15.900    
    SLICE_X15Y22         FDRE (Setup_fdre_C_R)       -0.352    15.548    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 0.484ns (5.103%)  route 9.001ns (94.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 15.590 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.407    -0.675    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.296 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=18, routed)          0.462     0.166    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_o[15]
    SLICE_X45Y5          LUT1 (Prop_lut1_I0_O)        0.105     0.271 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[15]_i_1/O
                         net (fo=84, routed)          8.539     8.810    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[15]_0
    SLICE_X15Y27         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.316    15.590    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X15Y27         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.406    15.996    
                         clock uncertainty           -0.097    15.900    
    SLICE_X15Y27         FDRE (Setup_fdre_C_R)       -0.352    15.548    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 0.484ns (5.123%)  route 8.964ns (94.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.087ns = ( 15.580 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.407    -0.675    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.296 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=18, routed)          0.462     0.166    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_o[15]
    SLICE_X45Y5          LUT1 (Prop_lut1_I0_O)        0.105     0.271 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[15]_i_1/O
                         net (fo=84, routed)          8.502     8.773    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[15]_0
    SLICE_X31Y28         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.306    15.580    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X31Y28         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.406    15.986    
                         clock uncertainty           -0.097    15.890    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.352    15.538    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 0.867ns (8.952%)  route 8.818ns (91.048%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 15.583 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.462    -0.620    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y8          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.241 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=215, routed)         8.003     7.762    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_daddr_o[3]
    SLICE_X21Y25         MUXF8 (Prop_muxf8_S_O)       0.224     7.986 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4_reg[4]_i_5/O
                         net (fo=1, routed)           0.815     8.801    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/slaveRegDo_mux_4_reg[4]_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.264     9.065 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/slaveRegDo_mux_4[4]_i_1/O
                         net (fo=1, routed)           0.000     9.065    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg_n_11
    SLICE_X29Y30         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.309    15.583    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X29Y30         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[4]/C
                         clock pessimism              0.322    15.905    
                         clock uncertainty           -0.097    15.808    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.032    15.840    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[4]
  -------------------------------------------------------------------
                         required time                         15.840    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 0.484ns (5.147%)  route 8.920ns (94.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 15.597 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.407    -0.675    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.296 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/Q
                         net (fo=18, routed)          0.462     0.166    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_o[15]
    SLICE_X45Y5          LUT1 (Prop_lut1_I0_O)        0.105     0.271 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[15]_i_1/O
                         net (fo=84, routed)          8.457     8.729    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[15]_0
    SLICE_X15Y35         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.323    15.597    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/s_dclk_o
    SLICE_X15Y35         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.406    16.003    
                         clock uncertainty           -0.097    15.907    
    SLICE_X15Y35         FDRE (Setup_fdre_C_R)       -0.352    15.555    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         15.555    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.368%)  route 0.247ns (63.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.576    -0.632    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X55Y56         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.247    -0.244    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X3Y10         RAMB36E1                                     r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.884    -0.832    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.255    -0.577    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.281    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.256ns (61.015%)  route 0.164ns (38.985%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.578    -0.630    urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X57Y50         FDSE                                         r  urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/Q
                         net (fo=8, routed)           0.164    -0.325    urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_empty_i
    SLICE_X56Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.280 r  urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.280    urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_3__0_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.210 r  urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.210    urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_7
    SLICE_X56Y49         FDRE                                         r  urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.853    -0.862    urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X56Y49         FDRE                                         r  urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.508    -0.354    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.105    -0.249    urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.550    -0.658    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X51Y61         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/Q
                         net (fo=2, routed)           0.066    -0.451    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X50Y61         RAMD32                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.818    -0.897    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X50Y61         RAMD32                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.253    -0.645    
    SLICE_X50Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.498    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.555    -0.653    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y57         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.400    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X42Y56         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.824    -0.891    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y56         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/CLK
                         clock pessimism              0.256    -0.636    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.453    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.548    -0.660    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/Q
                         net (fo=2, routed)           0.108    -0.410    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[19]
    SLICE_X42Y69         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.814    -0.901    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y69         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism              0.255    -0.647    
    SLICE_X42Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.464    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y67         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.108    -0.412    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X50Y67         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.812    -0.903    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y67         SRL16E                                       r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4/CLK
                         clock pessimism              0.255    -0.649    
    SLICE_X50Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.466    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.909%)  route 0.263ns (65.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.595    -0.613    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y40         FDCE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.263    -0.209    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A1
    SLICE_X16Y40         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X16Y40         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.275    -0.577    
    SLICE_X16Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.268    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.909%)  route 0.263ns (65.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.595    -0.613    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y40         FDCE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.263    -0.209    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A1
    SLICE_X16Y40         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X16Y40         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.275    -0.577    
    SLICE_X16Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.268    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/processing_system7_0/inst/PS7_i/SAXIHP0ARSIZE[1]
                            (rising edge-triggered cell PS7 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.974%)  route 0.238ns (65.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.592    -0.616    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X25Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[1]/Q
                         net (fo=1, routed)           0.238    -0.250    urllc_fifo_core_i/core/processing_system7_0/inst/S_AXI_HP0_ARSIZE[1]
    PS7_X0Y0             PS7                                          r  urllc_fifo_core_i/core/processing_system7_0/inst/PS7_i/SAXIHP0ARSIZE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.949    -0.766    urllc_fifo_core_i/core/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  urllc_fifo_core_i/core/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.508    -0.258    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0ARSIZE[1])
                                                     -0.053    -0.311    urllc_fifo_core_i/core/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.634%)  route 0.081ns (36.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.558    -0.650    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/out[0]
    SLICE_X37Y14         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/Q
                         net (fo=4, routed)           0.081    -0.428    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/DIA
    SLICE_X36Y14         RAMD64E                                      r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.824    -0.891    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/WCLK
    SLICE_X36Y14         RAMD64E                                      r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/CLK
                         clock pessimism              0.255    -0.637    
    SLICE_X36Y14         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.490    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_urllc_fifo_core_clk_static_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X3Y8      urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y5      urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X0Y7      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X0Y7      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X3Y7      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X3Y7      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X3Y6      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X3Y6      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y7      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y7      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y9      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        9.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 3.276ns (46.251%)  route 3.807ns (53.749%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 15.500 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.348    -0.359 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[4]/Q
                         net (fo=2, routed)           0.776     0.417    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3[4]
    SLICE_X44Y77         LUT3 (Prop_lut3_I0_O)        0.261     0.678 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_3/O
                         net (fo=2, routed)           0.701     1.379    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_3_n_0
    SLICE_X44Y77         LUT4 (Prop_lut4_I3_O)        0.267     1.646 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.646    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_7_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.103 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.103    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.303 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__1/O[2]
                         net (fo=2, routed)           0.454     2.758    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__1_n_5
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.276     3.034 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_1/O
                         net (fo=2, routed)           0.568     3.601    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_1_n_0
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.268     3.869 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.869    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_5_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.201 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.201    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.382 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__2/O[0]
                         net (fo=2, routed)           0.670     5.052    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__2_n_7
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.249     5.301 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.301    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_6_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.633 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1_carry__0/CO[3]
                         net (fo=1, routed)           0.638     6.271    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1
    SLICE_X38Y76         LUT5 (Prop_lut5_I3_O)        0.105     6.376 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_1/O
                         net (fo=1, routed)           0.000     6.376    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.224    15.500    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                         clock pessimism              0.406    15.906    
                         clock uncertainty           -0.091    15.815    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.072    15.887    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg
  -------------------------------------------------------------------
                         required time                         15.887    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  9.512    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.207ns (34.257%)  route 4.235ns (65.743%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 15.502 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.379    -0.701    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X34Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.433    -0.268 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.006     0.738    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.125     0.863 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.445    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.709 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.449 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.930 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.859 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.258    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.546     4.804 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/O[3]
                         net (fo=5, routed)           0.938     5.741    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[10]
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.226    15.502    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]/C
                         clock pessimism              0.406    15.908    
                         clock uncertainty           -0.091    15.817    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.215    15.602    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             10.070ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.332ns (37.385%)  route 3.906ns (62.615%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 15.503 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.379    -0.701    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X34Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.433    -0.268 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.006     0.738    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.125     0.863 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.445    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.709 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.449 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.930 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.859 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.258    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.715 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.715    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.929 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.608     5.537    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X45Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.227    15.503    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/C
                         clock pessimism              0.406    15.909    
                         clock uncertainty           -0.091    15.818    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)       -0.212    15.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 10.070    

Slack (MET) :             10.109ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 2.395ns (38.480%)  route 3.829ns (61.520%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 15.503 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.379    -0.701    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X34Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.433    -0.268 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.006     0.738    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.125     0.863 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.445    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.709 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.449 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.930 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.859 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.258    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.715 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.715    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.992 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.531     5.523    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X44Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.227    15.503    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
                         clock pessimism              0.406    15.909    
                         clock uncertainty           -0.091    15.818    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)       -0.187    15.631    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                 10.109    

Slack (MET) :             10.109ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 2.395ns (38.480%)  route 3.829ns (61.520%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 15.503 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.379    -0.701    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X34Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.433    -0.268 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.006     0.738    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.125     0.863 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.445    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.709 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.449 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.930 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.859 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.258    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.715 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.715    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.992 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.531     5.523    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X45Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.227    15.503    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/C
                         clock pessimism              0.406    15.909    
                         clock uncertainty           -0.091    15.818    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)       -0.187    15.631    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                 10.109    

Slack (MET) :             10.145ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 2.307ns (37.446%)  route 3.854ns (62.554%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 15.502 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.379    -0.701    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X34Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.433    -0.268 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.006     0.738    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.125     0.863 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.445    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.709 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.449 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.930 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.859 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.258    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.715 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.715    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.904 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.556     5.460    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.226    15.502    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/C
                         clock pessimism              0.406    15.908    
                         clock uncertainty           -0.091    15.817    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.213    15.604    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                 10.145    

Slack (MET) :             10.148ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 2.387ns (38.514%)  route 3.811ns (61.486%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 15.500 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.379    -0.701    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X34Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.433    -0.268 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.006     0.738    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.125     0.863 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.445    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.709 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.449 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.930 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.859 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.258    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.715 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.715    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     4.984 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.513     5.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X46Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.224    15.500    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.406    15.906    
                         clock uncertainty           -0.091    15.815    
    SLICE_X46Y78         FDRE (Setup_fdre_C_D)       -0.171    15.644    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.644    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                 10.148    

Slack (MET) :             10.172ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.332ns (37.919%)  route 3.818ns (62.081%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 15.503 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.379    -0.701    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X34Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.433    -0.268 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.006     0.738    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.125     0.863 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.445    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.709 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.449 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.930 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.859 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.258    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.715 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.715    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.929 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.520     5.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X44Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.227    15.503    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.406    15.909    
                         clock uncertainty           -0.091    15.818    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)       -0.198    15.620    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.620    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                 10.172    

Slack (MET) :             10.185ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 2.332ns (38.088%)  route 3.791ns (61.912%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 15.502 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.379    -0.701    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X34Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.433    -0.268 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.006     0.738    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.125     0.863 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.445    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.709 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.449 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.930 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.859 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.258    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.715 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.715    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.929 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.493     5.422    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.226    15.502    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/C
                         clock pessimism              0.406    15.908    
                         clock uncertainty           -0.091    15.817    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.211    15.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                 10.185    

Slack (MET) :             10.197ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 2.407ns (39.171%)  route 3.738ns (60.829%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 15.502 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.379    -0.701    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X34Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.433    -0.268 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          1.006     0.738    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.125     0.863 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.445    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.709 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.344    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.449 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.930 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.606    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.859 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.258    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.715 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.715    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.815 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.815    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.004 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.440     5.444    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.226    15.502    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/C
                         clock pessimism              0.406    15.908    
                         clock uncertainty           -0.091    15.817    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.177    15.640    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                 10.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.091%)  route 0.220ns (60.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.544    -0.662    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.220    -0.301    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/lpf_int
    SLICE_X49Y77         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.813    -0.900    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X49Y77         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/C
                         clock pessimism              0.503    -0.397    
    SLICE_X49Y77         FDSE (Hold_fdse_C_S)        -0.018    -0.415    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.544    -0.662    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.465    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X53Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.809    -0.904    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.243    -0.662    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.075    -0.587    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.548    -0.658    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y82         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.438    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X50Y82         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.814    -0.899    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y82         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.242    -0.658    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.060    -0.598    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.544    -0.662    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129    -0.391    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/p_3_in1_in
    SLICE_X52Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.809    -0.904    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.256    -0.649    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.075    -0.574    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.227ns (76.260%)  route 0.071ns (23.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.544    -0.662    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.534 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.071    -0.463    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X52Y77         LUT5 (Prop_lut5_I2_O)        0.099    -0.364 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.364    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X52Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.809    -0.904    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y77         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.243    -0.662    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.091    -0.571    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.227ns (76.260%)  route 0.071ns (23.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.544    -0.662    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.534 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.071    -0.463    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X52Y78         LUT5 (Prop_lut5_I2_O)        0.099    -0.364 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.364    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X52Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.810    -0.903    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.242    -0.662    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.091    -0.571    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.387%)  route 0.133ns (41.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.542    -0.664    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.523 f  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.133    -0.390    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/seq_cnt[1]
    SLICE_X52Y76         LUT4 (Prop_lut4_I3_O)        0.045    -0.345 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.345    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_dec0__0
    SLICE_X52Y76         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.807    -0.906    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X52Y76         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.256    -0.651    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.092    -0.559    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.727%)  route 0.136ns (42.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.542    -0.664    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X52Y76         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.523 f  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.386    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/p_0_in
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.341 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.341    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_i_1_n_0
    SLICE_X53Y76         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.807    -0.906    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X53Y76         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
                         clock pessimism              0.256    -0.651    
    SLICE_X53Y76         FDSE (Hold_fdse_C_D)         0.091    -0.560    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.183ns (54.071%)  route 0.155ns (45.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.542    -0.664    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X53Y76         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDSE (Prop_fdse_C_Q)         0.141    -0.523 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.155    -0.367    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/MB_out
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.042    -0.325 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.325    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_i_1_n_0
    SLICE_X53Y76         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.807    -0.906    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X53Y76         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.243    -0.664    
    SLICE_X53Y76         FDSE (Hold_fdse_C_D)         0.107    -0.557    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.609%)  route 0.143ns (43.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.542    -0.664    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.143    -0.380    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X51Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.335 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.335    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X51Y76         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.807    -0.906    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y76         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.243    -0.664    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.092    -0.572    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y1    urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X49Y76     urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X53Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X50Y82     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X50Y82     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X50Y82     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X53Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X53Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X53Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X53Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y78     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y77     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y82     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y82     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y82     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y82     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X49Y77     urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y77     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y79     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y79     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_clk_dynamic_0
  To Clock:  clkfbout_urllc_fifo_core_clk_dynamic_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.667      15.074     BUFGCTRL_X0Y2    urllc_fifo_core_i/core/clk_dynamic/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_clk_static_0
  To Clock:  clkfbout_urllc_fifo_core_clk_static_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_clk_static_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   urllc_fifo_core_i/core/clk_static/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.283ns (23.088%)  route 4.274ns (76.912%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.433     3.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.528     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.105     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.853     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.105     6.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I1_O)        0.105     8.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.702     8.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y54         LUT3 (Prop_lut3_I1_O)        0.105     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X81Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X81Y54         FDRE (Setup_fdre_C_D)        0.030    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 27.376    

Slack (MET) :             27.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.283ns (23.088%)  route 4.274ns (76.912%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.433     3.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.528     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.105     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.853     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.105     6.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I1_O)        0.105     8.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.702     8.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y54         LUT3 (Prop_lut3_I1_O)        0.105     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X81Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X81Y54         FDRE (Setup_fdre_C_D)        0.032    36.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.398    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 27.378    

Slack (MET) :             27.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.283ns (23.138%)  route 4.262ns (76.862%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.433     3.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.528     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.105     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.853     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.105     6.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I1_O)        0.105     8.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.690     8.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y55         LUT3 (Prop_lut3_I1_O)        0.105     9.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X80Y55         FDRE (Setup_fdre_C_D)        0.030    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                 27.388    

Slack (MET) :             27.423ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.283ns (22.971%)  route 4.302ns (77.029%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.433     3.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.528     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.105     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.853     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.105     6.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I1_O)        0.105     8.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.730     8.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y56         LUT3 (Prop_lut3_I1_O)        0.105     9.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X82Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.399    36.435    
                         clock uncertainty           -0.035    36.400    
    SLICE_X82Y56         FDRE (Setup_fdre_C_D)        0.072    36.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.472    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                 27.423    

Slack (MET) :             27.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.283ns (23.742%)  route 4.121ns (76.258%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.433     3.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.528     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.105     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.853     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.105     6.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I1_O)        0.105     8.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.549     8.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y55         LUT3 (Prop_lut3_I1_O)        0.105     8.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X80Y55         FDRE (Setup_fdre_C_D)        0.032    36.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.398    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                 27.531    

Slack (MET) :             27.674ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.283ns (23.907%)  route 4.084ns (76.093%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.433     3.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.528     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.105     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.853     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.105     6.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I1_O)        0.105     8.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.512     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y55         LUT6 (Prop_lut6_I2_O)        0.105     8.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.427    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X82Y55         FDRE (Setup_fdre_C_D)        0.076    36.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.504    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 27.674    

Slack (MET) :             27.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.283ns (24.602%)  route 3.932ns (75.398%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.433     3.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.528     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.105     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.853     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.105     6.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I1_O)        0.105     8.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.360     8.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y54         LUT3 (Prop_lut3_I1_O)        0.105     8.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X81Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X81Y54         FDRE (Setup_fdre_C_D)        0.032    36.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.398    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 27.720    

Slack (MET) :             27.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.283ns (25.457%)  route 3.757ns (74.543%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.433     3.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.528     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.105     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.853     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.105     6.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.036     7.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I0_O)        0.105     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.340     8.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X82Y55         LUT6 (Prop_lut6_I0_O)        0.105     8.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.427    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X82Y55         FDRE (Setup_fdre_C_D)        0.072    36.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.500    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                 27.997    

Slack (MET) :             28.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.283ns (26.905%)  route 3.486ns (73.095%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.035 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.433     3.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.528     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.105     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.853     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.105     6.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.989     7.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I5_O)        0.105     8.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.116     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I5_O)        0.105     8.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    36.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.366    36.401    
                         clock uncertainty           -0.035    36.366    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.030    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 28.164    

Slack (MET) :             28.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.843ns (20.148%)  route 3.341ns (79.852%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.184     5.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y54         LUT5 (Prop_lut5_I1_O)        0.235     5.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.183     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X80Y35         LUT4 (Prop_lut4_I1_O)        0.105     6.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.457     7.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X79Y35         LUT5 (Prop_lut5_I4_O)        0.105     7.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.517     7.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X78Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X78Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X78Y36         FDRE (Setup_fdre_C_R)       -0.352    35.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.927    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 28.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.388     1.627    
    SLICE_X82Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.388     1.627    
    SLICE_X82Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.388     1.627    
    SLICE_X82Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.388     1.627    
    SLICE_X82Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.388     1.627    
    SLICE_X82Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.388     1.627    
    SLICE_X82Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y6          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y6          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.388     1.627    
    SLICE_X82Y6          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.343%)  route 0.258ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X82Y6          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y6          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.388     1.627    
    SLICE_X82Y6          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.664%)  route 0.319ns (69.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.319     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.368     1.646    
    SLICE_X86Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.664%)  route 0.319ns (69.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.319     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.368     1.646    
    SLICE_X86Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X75Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X77Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X76Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X76Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X79Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X79Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X79Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y27   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       12.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.674ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.812ns (22.198%)  route 2.846ns (77.802%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 15.590 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.375    -0.705    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.433    -0.272 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.887     0.615    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.115     0.730 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           1.959     2.689    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.264     2.953 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__6/O
                         net (fo=1, routed)           0.000     2.953    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X25Y35         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.316    15.590    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X25Y35         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.310    15.900    
                         clock uncertainty           -0.306    15.595    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.032    15.627    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                 12.674    

Slack (MET) :             13.058ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.812ns (24.482%)  route 2.505ns (75.518%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 15.593 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.375    -0.705    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.433    -0.272 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.887     0.615    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.115     0.730 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           1.618     2.348    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_in[0]
    SLICE_X26Y39         LUT3 (Prop_lut3_I1_O)        0.264     2.612 r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1/O
                         net (fo=1, routed)           0.000     2.612    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1_n_0
    SLICE_X26Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.319    15.593    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X26Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/C
                         clock pessimism              0.310    15.903    
                         clock uncertainty           -0.306    15.598    
    SLICE_X26Y39         FDCE (Setup_fdce_C_D)        0.072    15.670    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                 13.058    

Slack (MET) :             13.140ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.548ns (18.471%)  route 2.419ns (81.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 15.592 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.375    -0.705    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.433    -0.272 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.887     0.615    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.115     0.730 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           1.532     2.262    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X26Y37         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.318    15.592    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X26Y37         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.310    15.902    
                         clock uncertainty           -0.306    15.597    
    SLICE_X26Y37         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.195    15.402    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                 13.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.208ns (14.817%)  route 1.196ns (85.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.546    -0.660    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.496 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.402    -0.093    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.044    -0.049 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.794     0.744    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X26Y37         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.855    -0.860    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X26Y37         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.508    -0.352    
                         clock uncertainty            0.306    -0.047    
    SLICE_X26Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.043    -0.004    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.319ns (20.772%)  route 1.217ns (79.228%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.546    -0.660    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.496 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.402    -0.093    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.044    -0.049 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.815     0.765    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_in[0]
    SLICE_X26Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.876 r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1/O
                         net (fo=1, routed)           0.000     0.876    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1_n_0
    SLICE_X26Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.857    -0.858    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X26Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.306    -0.045    
    SLICE_X26Y39         FDCE (Hold_fdce_C_D)         0.120     0.075    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.319ns (18.888%)  route 1.370ns (81.112%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.546    -0.660    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.496 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.402    -0.093    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.044    -0.049 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.968     0.918    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.111     1.029 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.029    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X25Y35         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.854    -0.861    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X25Y35         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.508    -0.353    
                         clock uncertainty            0.306    -0.048    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.092     0.044    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.985    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       32.039ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.759ns  (logic 0.398ns (52.446%)  route 0.361ns (47.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X82Y8          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.361     0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X81Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y8          FDCE (Setup_fdce_C_D)       -0.202    32.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.798    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                 32.039    

Slack (MET) :             32.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.758ns  (logic 0.398ns (52.534%)  route 0.360ns (47.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X82Y8          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.360     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X80Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y8          FDCE (Setup_fdce_C_D)       -0.202    32.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.798    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 32.040    

Slack (MET) :             32.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.022%)  route 0.463ns (54.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X75Y12         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.463     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X74Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y12         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 32.085    

Slack (MET) :             32.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.831ns  (logic 0.379ns (45.604%)  route 0.452ns (54.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X76Y12         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.452     0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X76Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X76Y14         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                 32.094    

Slack (MET) :             32.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.821ns  (logic 0.433ns (52.771%)  route 0.388ns (47.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X82Y8          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.388     0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X81Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y8          FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                 32.104    

Slack (MET) :             32.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.796ns  (logic 0.433ns (54.410%)  route 0.363ns (45.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X82Y8          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.363     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X81Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y8          FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                 32.131    

Slack (MET) :             32.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.748ns  (logic 0.379ns (50.669%)  route 0.369ns (49.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X76Y12         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.369     0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X76Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X76Y14         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 32.179    

Slack (MET) :             32.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.740ns  (logic 0.379ns (51.201%)  route 0.361ns (48.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X76Y12         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.361     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X74Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y12         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 32.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        9.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.689ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 2.153ns (34.065%)  route 4.167ns (65.935%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 15.502 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.546     4.672 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/O[3]
                         net (fo=5, routed)           0.938     5.610    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[10]
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.226    15.502    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]/C
                         clock pessimism              0.310    15.813    
                         clock uncertainty           -0.299    15.514    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.215    15.299    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -5.610    
  -------------------------------------------------------------------
                         slack                                  9.689    

Slack (MET) :             9.898ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 2.278ns (37.249%)  route 3.838ns (62.751%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 15.503 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.583 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.583    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.797 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.608     5.405    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X45Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.227    15.503    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/C
                         clock pessimism              0.310    15.814    
                         clock uncertainty           -0.299    15.515    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)       -0.212    15.303    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  9.898    

Slack (MET) :             9.936ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.341ns (38.365%)  route 3.761ns (61.635%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 15.503 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.583 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.583    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.860 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.531     5.392    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X44Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.227    15.503    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
                         clock pessimism              0.310    15.814    
                         clock uncertainty           -0.299    15.515    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)       -0.187    15.328    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  9.936    

Slack (MET) :             9.936ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.341ns (38.365%)  route 3.761ns (61.635%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 15.503 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.583 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.583    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.860 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.531     5.392    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X45Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.227    15.503    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/C
                         clock pessimism              0.310    15.814    
                         clock uncertainty           -0.299    15.515    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)       -0.187    15.328    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  9.936    

Slack (MET) :             9.973ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 2.253ns (37.309%)  route 3.786ns (62.691%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 15.502 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.583 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.583    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.772 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.556     5.329    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.226    15.502    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/C
                         clock pessimism              0.310    15.813    
                         clock uncertainty           -0.299    15.514    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.213    15.301    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  9.973    

Slack (MET) :             9.976ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 2.333ns (38.400%)  route 3.743ns (61.600%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 15.500 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.583 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.583    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     4.852 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.513     5.365    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X46Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.224    15.500    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.310    15.811    
                         clock uncertainty           -0.299    15.512    
    SLICE_X46Y78         FDRE (Setup_fdre_C_D)       -0.171    15.341    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  9.976    

Slack (MET) :             9.999ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.278ns (37.792%)  route 3.750ns (62.208%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 15.503 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.583 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.583    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.797 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.520     5.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X44Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.227    15.503    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y80         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.310    15.814    
                         clock uncertainty           -0.299    15.515    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)       -0.198    15.317    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  9.999    

Slack (MET) :             10.013ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 2.278ns (37.963%)  route 3.723ns (62.037%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 15.502 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.583 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.583    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.797 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.493     5.290    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.226    15.502    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/C
                         clock pessimism              0.310    15.813    
                         clock uncertainty           -0.299    15.514    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.211    15.303    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                 10.013    

Slack (MET) :             10.025ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 2.353ns (39.069%)  route 3.670ns (60.931%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 15.502 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.583 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.583    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.683 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.683    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.872 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.440     5.312    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.226    15.502    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/C
                         clock pessimism              0.310    15.813    
                         clock uncertainty           -0.299    15.514    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.177    15.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                 10.025    

Slack (MET) :             10.052ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.278ns (37.968%)  route 3.722ns (62.032%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 15.500 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.372    -0.710    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.331 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.938     0.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.125     0.732 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8/O
                         net (fo=22, routed)          0.582     1.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_8_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.264     1.578 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.635     2.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.105     2.318 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.799 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[2]
                         net (fo=3, routed)           0.676     3.475    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_5
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.253     3.728 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4/O
                         net (fo=1, routed)           0.398     4.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.583 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.583    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.797 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.492     5.290    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X46Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.224    15.500    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y78         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/C
                         clock pessimism              0.310    15.811    
                         clock uncertainty           -0.299    15.512    
    SLICE_X46Y78         FDRE (Setup_fdre_C_D)       -0.170    15.342    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                 10.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.252ns (28.728%)  route 0.625ns (71.272%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.625     0.102    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.147 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_5/O
                         net (fo=1, routed)           0.000     0.147    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_5_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.213 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry/O[2]
                         net (fo=5, routed)           0.000     0.213    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[2]
    SLICE_X41Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.811    -0.902    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/C
                         clock pessimism              0.508    -0.394    
                         clock uncertainty            0.299    -0.096    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.102     0.006    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.251ns (26.678%)  route 0.690ns (73.322%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.690     0.166    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.211 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     0.211    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_6_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.276 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry/O[1]
                         net (fo=5, routed)           0.000     0.276    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[1]
    SLICE_X41Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.811    -0.902    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/C
                         clock pessimism              0.508    -0.394    
                         clock uncertainty            0.299    -0.096    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.102     0.006    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.424ns (42.300%)  route 0.578ns (57.700%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.382    -0.142    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.097 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.097    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.032 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[1]
                         net (fo=3, routed)           0.197     0.165    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_6
    SLICE_X42Y76         LUT5 (Prop_lut5_I3_O)        0.107     0.272 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_6/O
                         net (fo=1, routed)           0.000     0.272    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_6_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.338 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[1]
                         net (fo=5, routed)           0.000     0.338    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[4]
    SLICE_X42Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.811    -0.902    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y76         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/C
                         clock pessimism              0.508    -0.394    
                         clock uncertainty            0.299    -0.096    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.130     0.034    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.179%)  route 0.653ns (77.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.333    -0.190    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045    -0.145 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3[15]_i_1/O
                         net (fo=16, routed)          0.319     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_3
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X45Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[10]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.179%)  route 0.653ns (77.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.333    -0.190    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045    -0.145 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3[15]_i_1/O
                         net (fo=16, routed)          0.319     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_3
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X45Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.179%)  route 0.653ns (77.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.333    -0.190    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045    -0.145 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3[15]_i_1/O
                         net (fo=16, routed)          0.319     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_3
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X45Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.179%)  route 0.653ns (77.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.333    -0.190    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045    -0.145 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3[15]_i_1/O
                         net (fo=16, routed)          0.319     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_3
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X45Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.179%)  route 0.653ns (77.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.333    -0.190    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045    -0.145 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3[15]_i_1/O
                         net (fo=16, routed)          0.319     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_3
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X45Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[14]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.179%)  route 0.653ns (77.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.333    -0.190    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045    -0.145 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3[15]_i_1/O
                         net (fo=16, routed)          0.319     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_3
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X45Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.179%)  route 0.653ns (77.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.543    -0.665    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.333    -0.190    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045    -0.145 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3[15]_i_1/O
                         net (fo=16, routed)          0.319     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_3
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y79         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[8]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X45Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.633ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.826ns  (logic 0.348ns (42.122%)  route 0.478ns (57.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.478     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X75Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X75Y12         FDCE (Setup_fdce_C_D)       -0.208    16.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.459    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                 15.633    

Slack (MET) :             15.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.864ns  (logic 0.379ns (43.856%)  route 0.485ns (56.144%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X81Y8          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.485     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X83Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X83Y8          FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 15.730    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.374%)  route 0.371ns (51.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.371     0.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X75Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X75Y12         FDCE (Setup_fdce_C_D)       -0.212    16.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.455    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.709ns  (logic 0.348ns (49.087%)  route 0.361ns (50.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X81Y8          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.361     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X83Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X83Y8          FDCE (Setup_fdce_C_D)       -0.210    16.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                 15.748    

Slack (MET) :             15.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.759ns  (logic 0.379ns (49.901%)  route 0.380ns (50.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.380     0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X75Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X75Y11         FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                 15.835    

Slack (MET) :             15.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.728ns  (logic 0.379ns (52.026%)  route 0.349ns (47.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.349     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X75Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X75Y11         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 15.864    

Slack (MET) :             15.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.746ns  (logic 0.379ns (50.772%)  route 0.367ns (49.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X80Y9          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.367     0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X82Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X82Y8          FDCE (Setup_fdce_C_D)       -0.033    16.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 15.888    

Slack (MET) :             15.898ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.740ns  (logic 0.379ns (51.224%)  route 0.361ns (48.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X80Y9          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.361     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X82Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X82Y8          FDCE (Setup_fdce_C_D)       -0.029    16.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.638    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 15.898    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       10.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.484ns (8.844%)  route 4.989ns (91.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 15.594 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.608     4.778    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X27Y40         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.320    15.594    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X27Y40         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[1]/C
                         clock pessimism              0.310    15.904    
                         clock uncertainty           -0.097    15.807    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.331    15.476    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[1]
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.484ns (8.844%)  route 4.989ns (91.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 15.594 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.608     4.778    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X27Y40         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.320    15.594    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X27Y40         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]/C
                         clock pessimism              0.310    15.904    
                         clock uncertainty           -0.097    15.807    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.331    15.476    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.484ns (8.844%)  route 4.989ns (91.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 15.594 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.608     4.778    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X27Y40         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.320    15.594    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X27Y40         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[5]/C
                         clock pessimism              0.310    15.904    
                         clock uncertainty           -0.097    15.807    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.331    15.476    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[5]
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.484ns (8.844%)  route 4.989ns (91.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 15.594 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.608     4.778    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X27Y40         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.320    15.594    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X27Y40         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[6]/C
                         clock pessimism              0.310    15.904    
                         clock uncertainty           -0.097    15.807    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.331    15.476    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[6]
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.719ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.484ns (8.881%)  route 4.966ns (91.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 15.592 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.585     4.755    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X24Y37         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.318    15.592    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X24Y37         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]/C
                         clock pessimism              0.310    15.902    
                         clock uncertainty           -0.097    15.805    
    SLICE_X24Y37         FDCE (Recov_fdce_C_CLR)     -0.331    15.474    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 10.719    

Slack (MET) :             10.719ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.484ns (8.881%)  route 4.966ns (91.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 15.592 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.585     4.755    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X24Y37         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.318    15.592    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X24Y37         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]/C
                         clock pessimism              0.310    15.902    
                         clock uncertainty           -0.097    15.805    
    SLICE_X24Y37         FDCE (Recov_fdce_C_CLR)     -0.331    15.474    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 10.719    

Slack (MET) :             10.719ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.484ns (8.881%)  route 4.966ns (91.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 15.592 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.585     4.755    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X24Y37         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.318    15.592    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X24Y37         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]/C
                         clock pessimism              0.310    15.902    
                         clock uncertainty           -0.097    15.805    
    SLICE_X24Y37         FDCE (Recov_fdce_C_CLR)     -0.331    15.474    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 10.719    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/axis_tlast_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.484ns (8.887%)  route 4.962ns (91.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 15.592 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.581     4.751    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X25Y37         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/axis_tlast_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.318    15.592    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X25Y37         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/axis_tlast_reg_reg/C
                         clock pessimism              0.310    15.902    
                         clock uncertainty           -0.097    15.805    
    SLICE_X25Y37         FDCE (Recov_fdce_C_CLR)     -0.331    15.474    urllc_fifo_core_i/adc/adc_axis_0/inst/axis_tlast_reg_reg
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/finished_reg/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.484ns (8.887%)  route 4.962ns (91.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 15.592 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.581     4.751    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X25Y37         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/finished_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.318    15.592    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X25Y37         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/finished_reg/C
                         clock pessimism              0.310    15.902    
                         clock uncertainty           -0.097    15.805    
    SLICE_X25Y37         FDCE (Recov_fdce_C_CLR)     -0.331    15.474    urllc_fifo_core_i/adc/adc_axis_0/inst/finished_reg
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/vld_reg/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.484ns (8.887%)  route 4.962ns (91.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 15.592 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.381     4.065    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.105     4.170 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.581     4.751    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X25Y37         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/vld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.318    15.592    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X25Y37         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/vld_reg/C
                         clock pessimism              0.310    15.902    
                         clock uncertainty           -0.097    15.805    
    SLICE_X25Y37         FDCE (Recov_fdce_C_CLR)     -0.331    15.474    urllc_fifo_core_i/adc/adc_axis_0/inst/vld_reg
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                 10.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.969%)  route 0.130ns (48.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.587    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X80Y9          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X80Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X80Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.969%)  route 0.130ns (48.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.587    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X80Y9          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X80Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X80Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.969%)  route 0.130ns (48.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.587    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X80Y9          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.856    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X80Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X80Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.917%)  route 0.173ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.584    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.257    -0.610    
    SLICE_X73Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.917%)  route 0.173ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.584    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.257    -0.610    
    SLICE_X73Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.917%)  route 0.173ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.584    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.257    -0.610    
    SLICE_X73Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.917%)  route 0.173ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.584    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.257    -0.610    
    SLICE_X73Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.917%)  route 0.173ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.584    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.257    -0.610    
    SLICE_X73Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.917%)  route 0.173ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.584    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.257    -0.610    
    SLICE_X73Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.917%)  route 0.173ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.584    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.257    -0.610    
    SLICE_X73Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.840ns (22.949%)  route 2.820ns (77.051%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.557     7.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X80Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 28.825    

Slack (MET) :             28.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.840ns (22.949%)  route 2.820ns (77.051%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.557     7.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X80Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 28.825    

Slack (MET) :             28.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.840ns (22.949%)  route 2.820ns (77.051%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.557     7.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X80Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 28.825    

Slack (MET) :             28.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.840ns (22.949%)  route 2.820ns (77.051%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.557     7.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X80Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 28.825    

Slack (MET) :             28.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.840ns (22.949%)  route 2.820ns (77.051%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.557     7.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X80Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 28.825    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.840ns (22.972%)  route 2.817ns (77.028%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.554     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X81Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.840ns (22.972%)  route 2.817ns (77.028%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.554     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X81Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.840ns (22.972%)  route 2.817ns (77.028%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.554     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X81Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.840ns (22.972%)  route 2.817ns (77.028%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.554     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X81Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.840ns (22.972%)  route 2.817ns (77.028%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.045 - 33.000 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.398     3.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.801     4.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y54         LUT6 (Prop_lut6_I2_O)        0.232     4.894 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     5.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y54         LUT4 (Prop_lut4_I3_O)        0.105     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.129     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.105     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.554     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X81Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.305    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.270    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X81Y35         FDCE (Recov_fdce_C_CLR)     -0.331    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 28.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.224%)  route 0.124ns (46.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.388     1.626    
    SLICE_X85Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.224%)  route 0.124ns (46.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.388     1.626    
    SLICE_X85Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.224%)  route 0.124ns (46.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.388     1.626    
    SLICE_X85Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.224%)  route 0.124ns (46.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.388     1.626    
    SLICE_X85Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.224%)  route 0.124ns (46.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.388     1.626    
    SLICE_X85Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.224%)  route 0.124ns (46.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.388     1.626    
    SLICE_X85Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.224%)  route 0.124ns (46.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.388     1.626    
    SLICE_X85Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.970%)  route 0.163ns (56.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y10         FDPE (Prop_fdpe_C_Q)         0.128     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y10         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.388     1.625    
    SLICE_X84Y10         FDPE (Remov_fdpe_C_PRE)     -0.149     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.264%)  route 0.218ns (60.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X84Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X84Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.388     1.626    
    SLICE_X84Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.264%)  route 0.218ns (60.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X84Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X84Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.388     1.626    
    SLICE_X84Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.435    





