INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:42:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 buffer7/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.457ns (23.145%)  route 4.838ns (76.855%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1791, unset)         0.508     0.508    buffer7/clk
                         FDRE                                         r  buffer7/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer7/dataReg_reg[0]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer7/control/Memory_reg[0][5][0]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 r  buffer7/control/Memory[1][0]_i_1/O
                         net (fo=14, unplaced)        0.295     1.568    buffer7/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.611 f  buffer7/control/result0_carry_i_9/O
                         net (fo=1, unplaced)         0.244     1.855    buffer7/control/result0_carry_i_9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.898 r  buffer7/control/result0_carry_i_2/O
                         net (fo=1, unplaced)         0.459     2.357    cmpi0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.602 f  cmpi0/result0_carry/CO[3]
                         net (fo=26, unplaced)        0.654     3.256    buffer16/control/CO[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     3.299 f  buffer16/control/out0_valid_INST_0_i_2/O
                         net (fo=19, unplaced)        0.281     3.580    buffer16/control/outputValid_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     3.623 f  buffer16/control/dataReg[4]_i_3/O
                         net (fo=5, unplaced)         0.405     4.028    control_merge0/tehb/control/Empty_reg_3
                         LUT6 (Prop_lut6_I0_O)        0.043     4.071 f  control_merge0/tehb/control/dataReg[4]_i_2__3/O
                         net (fo=10, unplaced)        0.265     4.336    control_merge0/tehb/control/transmitValue_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.379 f  control_merge0/tehb/control/fullReg_i_2__8/O
                         net (fo=13, unplaced)        0.294     4.673    fork1/control/generateBlocks[0].regblock/dataReg_reg[0]
                         LUT4 (Prop_lut4_I1_O)        0.047     4.720 f  fork1/control/generateBlocks[0].regblock/ldq_addr_3_q[4]_i_3__0/O
                         net (fo=30, unplaced)        0.314     5.034    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_valid_2_q_reg_0
                         LUT3 (Prop_lut3_I2_O)        0.043     5.077 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3/O
                         net (fo=1, unplaced)         0.459     5.536    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.781 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.788    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.942 f  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0/O[3]
                         net (fo=2, unplaced)         0.467     6.409    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0_n_4
                         LUT5 (Prop_lut5_I4_O)        0.120     6.529 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_2_q[4]_i_1/O
                         net (fo=5, unplaced)         0.274     6.803    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_2
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1791, unset)         0.483    10.183    lsq2/handshake_lsq_lsq2_core/clk
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.955    lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  3.152    




