// Seed: 2829308499
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1;
  uwire id_1 = 1 + 1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    output tri0 id_1,
    input  tri  id_2,
    output tri1 id_3
);
endmodule
module module_3 (
    output tri0 id_0,
    output wor  id_1,
    output wor  id_2
);
  uwire id_4 = id_4;
  assign id_1 = 1;
  assign id_0 = 1'b0;
  module_2(
      id_2, id_2, id_4, id_2
  );
  assign id_1 = id_4;
endmodule
