Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Nov 17 01:46:11 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_karaoke_impl_1.twr e155_karaoke_impl_1.udb -gui -msgset C:/Users/mtatsumi/my_designs/e155-karaoke/promote.xml

-----------------------------------------
Design:          karaoke_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk_generation/clk_48mhz} -period 20.8333 [get_pins {clk_generation/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 5.75593%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clk_generation/counter_2_304mhz__i31/SR   clk_generation/counter_2_304mhz__i30/SR}                           
                                        |           No arrival time
{clk_generation/counter_2_304mhz__i29/SR   clk_generation/counter_2_304mhz__i28/SR}                           
                                        |           No arrival time
{clk_generation/counter_2_304mhz__i27/SR   clk_generation/counter_2_304mhz__i26/SR}                           
                                        |           No arrival time
{clk_generation/counter_2_304mhz__i25/SR   clk_generation/counter_2_304mhz__i24/SR}                           
                                        |           No arrival time
{clk_generation/counter_2_304mhz__i23/SR   clk_generation/counter_2_304mhz__i22/SR}                           
                                        |           No arrival time
{clk_generation/counter_2_304mhz__i21/SR   clk_generation/counter_2_304mhz__i20/SR}                           
                                        |           No arrival time
{clk_generation/counter_2_304mhz__i19/SR   clk_generation/counter_2_304mhz__i18/SR}                           
                                        |           No arrival time
{clk_generation/counter_2_304mhz__i17/SR   clk_generation/counter_2_304mhz__i16/SR}                           
                                        |           No arrival time
{clk_generation/counter_2_304mhz__i15/SR   clk_generation/counter_2_304mhz__i14/SR}                           
                                        |           No arrival time
{clk_generation/counter_2_304mhz__i13/SR   clk_generation/counter_2_304mhz__i12/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        17
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset_n                                 |                     input
pdm_data                                |                     input
audio_sample[0]                         |                    output
audio_sample[1]                         |                    output
audio_sample[2]                         |                    output
audio_sample[3]                         |                    output
audio_sample[4]                         |                    output
audio_sample[5]                         |                    output
audio_sample[6]                         |                    output
audio_sample[7]                         |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk_c                                   |clk_generation/clk_divided_2_304mhz/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk_generation/clk_48mhz"
=======================
create_clock -name {clk_generation/clk_48mhz} -period 20.8333 [get_pins {clk_generation/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
     Clock clk_generation/clk_48mhz     |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_generation/clk_48mhz          |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
clk_generation/hf_osc.osc_inst/CLKHF (MPW)                                                                
                                        |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clk_generation/counter_2_304mhz__i31/D   |    2.531 ns 
clk_generation/counter_2_304mhz__i30/D   |    3.363 ns 
clk_generation/counter_2_304mhz__i29/D   |    3.376 ns 
clk_generation/counter_2_304mhz__i28/D   |    3.917 ns 
clk_generation/counter_2_304mhz__i27/D   |    4.194 ns 
clk_generation/counter_2_304mhz__i26/D   |    4.207 ns 
clk_generation/counter_2_304mhz__i25/D   |    4.484 ns 
clk_generation/clk_divided_2_304mhz/D    |    4.563 ns 
clk_generation/counter_2_304mhz__i24/D   |    4.761 ns 
clk_generation/counter_2_304mhz__i3/D    |    4.840 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_generation/counter_2_304mhz__i0/Q  (SLICE_R13C12B)
Path End         : clk_generation/counter_2_304mhz__i31/D  (SLICE_R13C15D)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 34
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.531 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i1/CK   clk_generation/counter_2_304mhz__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i0/CK->clk_generation/counter_2_304mhz__i0/Q
                                          SLICE_R13C12B      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generation/counter_2_304mhz[0]                           NET DELAY               2.075                  8.962  2       
clk_generation/add_6_add_5_1/B1->clk_generation/add_6_add_5_1/CO1
                                          SLICE_R14C12A      B1_TO_COUT1_DELAY       0.357                  9.319  2       
clk_generation/n14421                                        NET DELAY               0.000                  9.319  2       
clk_generation/add_6_add_5_3/CI0->clk_generation/add_6_add_5_3/CO0
                                          SLICE_R14C12B      CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
clk_generation/n27925                                        NET DELAY               0.000                  9.596  2       
clk_generation/add_6_add_5_3/CI1->clk_generation/add_6_add_5_3/CO1
                                          SLICE_R14C12B      CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
clk_generation/n14423                                        NET DELAY               0.000                  9.873  2       
clk_generation/add_6_add_5_5/CI0->clk_generation/add_6_add_5_5/CO0
                                          SLICE_R14C12C      CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
clk_generation/n27928                                        NET DELAY               0.000                 10.150  2       
clk_generation/add_6_add_5_5/CI1->clk_generation/add_6_add_5_5/CO1
                                          SLICE_R14C12C      CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
clk_generation/n14425                                        NET DELAY               0.000                 10.427  2       
clk_generation/add_6_add_5_7/CI0->clk_generation/add_6_add_5_7/CO0
                                          SLICE_R14C12D      CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
clk_generation/n27931                                        NET DELAY               0.000                 10.704  2       
clk_generation/add_6_add_5_7/CI1->clk_generation/add_6_add_5_7/CO1
                                          SLICE_R14C12D      CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
clk_generation/n14427                                        NET DELAY               0.555                 11.536  2       
clk_generation/add_6_add_5_9/CI0->clk_generation/add_6_add_5_9/CO0
                                          SLICE_R14C13A      CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
clk_generation/n27934                                        NET DELAY               0.000                 11.813  2       
clk_generation/add_6_add_5_9/CI1->clk_generation/add_6_add_5_9/CO1
                                          SLICE_R14C13A      CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
clk_generation/n14429                                        NET DELAY               0.000                 12.090  2       
clk_generation/add_6_add_5_11/CI0->clk_generation/add_6_add_5_11/CO0
                                          SLICE_R14C13B      CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
clk_generation/n27937                                        NET DELAY               0.000                 12.367  2       
clk_generation/add_6_add_5_11/CI1->clk_generation/add_6_add_5_11/CO1
                                          SLICE_R14C13B      CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
clk_generation/n14431                                        NET DELAY               0.000                 12.644  2       
clk_generation/add_6_add_5_13/CI0->clk_generation/add_6_add_5_13/CO0
                                          SLICE_R14C13C      CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
clk_generation/n27940                                        NET DELAY               0.000                 12.921  2       
clk_generation/add_6_add_5_13/CI1->clk_generation/add_6_add_5_13/CO1
                                          SLICE_R14C13C      CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
clk_generation/n14433                                        NET DELAY               0.000                 13.198  2       
clk_generation/add_6_add_5_15/CI0->clk_generation/add_6_add_5_15/CO0
                                          SLICE_R14C13D      CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
clk_generation/n27943                                        NET DELAY               0.000                 13.475  2       
clk_generation/add_6_add_5_15/CI1->clk_generation/add_6_add_5_15/CO1
                                          SLICE_R14C13D      CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
clk_generation/n14435                                        NET DELAY               0.555                 14.307  2       
clk_generation/add_6_add_5_17/CI0->clk_generation/add_6_add_5_17/CO0
                                          SLICE_R14C14A      CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
clk_generation/n27946                                        NET DELAY               0.000                 14.584  2       
clk_generation/add_6_add_5_17/CI1->clk_generation/add_6_add_5_17/CO1
                                          SLICE_R14C14A      CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
clk_generation/n14437                                        NET DELAY               0.000                 14.861  2       
clk_generation/add_6_add_5_19/CI0->clk_generation/add_6_add_5_19/CO0
                                          SLICE_R14C14B      CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
clk_generation/n27949                                        NET DELAY               0.000                 15.138  2       
clk_generation/add_6_add_5_19/CI1->clk_generation/add_6_add_5_19/CO1
                                          SLICE_R14C14B      CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
clk_generation/n14439                                        NET DELAY               0.000                 15.415  2       
clk_generation/add_6_add_5_21/CI0->clk_generation/add_6_add_5_21/CO0
                                          SLICE_R14C14C      CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
clk_generation/n27952                                        NET DELAY               0.000                 15.692  2       
clk_generation/add_6_add_5_21/CI1->clk_generation/add_6_add_5_21/CO1
                                          SLICE_R14C14C      CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
clk_generation/n14441                                        NET DELAY               0.000                 15.969  2       
clk_generation/add_6_add_5_23/CI0->clk_generation/add_6_add_5_23/CO0
                                          SLICE_R14C14D      CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
clk_generation/n27955                                        NET DELAY               0.000                 16.246  2       
clk_generation/add_6_add_5_23/CI1->clk_generation/add_6_add_5_23/CO1
                                          SLICE_R14C14D      CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
clk_generation/n14443                                        NET DELAY               0.555                 17.078  2       
clk_generation/add_6_add_5_25/CI0->clk_generation/add_6_add_5_25/CO0
                                          SLICE_R14C15A      CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
clk_generation/n27958                                        NET DELAY               0.000                 17.355  2       
clk_generation/add_6_add_5_25/CI1->clk_generation/add_6_add_5_25/CO1
                                          SLICE_R14C15A      CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
clk_generation/n14445                                        NET DELAY               0.000                 17.632  2       
clk_generation/add_6_add_5_27/CI0->clk_generation/add_6_add_5_27/CO0
                                          SLICE_R14C15B      CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
clk_generation/n27961                                        NET DELAY               0.000                 17.909  2       
clk_generation/add_6_add_5_27/CI1->clk_generation/add_6_add_5_27/CO1
                                          SLICE_R14C15B      CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
clk_generation/n14447                                        NET DELAY               0.000                 18.186  2       
clk_generation/add_6_add_5_29/CI0->clk_generation/add_6_add_5_29/CO0
                                          SLICE_R14C15C      CIN0_TO_COUT0_DELAY     0.277                 18.463  2       
clk_generation/n27964                                        NET DELAY               0.000                 18.463  2       
clk_generation/add_6_add_5_29/CI1->clk_generation/add_6_add_5_29/CO1
                                          SLICE_R14C15C      CIN1_TO_COUT1_DELAY     0.277                 18.740  2       
clk_generation/n14449                                        NET DELAY               0.000                 18.740  2       
clk_generation/add_6_add_5_31/CI0->clk_generation/add_6_add_5_31/CO0
                                          SLICE_R14C15D      CIN0_TO_COUT0_DELAY     0.277                 19.017  2       
clk_generation/n27967                                        NET DELAY               0.000                 19.017  2       
clk_generation/add_6_add_5_31/CI1->clk_generation/add_6_add_5_31/CO1
                                          SLICE_R14C15D      CIN1_TO_COUT1_DELAY     0.277                 19.294  2       
clk_generation/n14451                                        NET DELAY               1.216                 20.510  2       
clk_generation/add_6_add_5_33/D0->clk_generation/add_6_add_5_33/S0
                                          SLICE_R14C16A      D0_TO_F0_DELAY          0.449                 20.959  1       
clk_generation/n167[31]                                      NET DELAY               2.168                 23.127  1       
clk_generation/i3294_2_lut/A->clk_generation/i3294_2_lut/Z
                                          SLICE_R13C15D      D0_TO_F0_DELAY          0.476                 23.603  1       
clk_generation/n41[31]                                       NET DELAY               0.000                 23.603  1       
clk_generation/counter_2_304mhz__i31/D                       ENDPOINT                0.000                 23.603  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                 26.332  18      
{clk_generation/counter_2_304mhz__i31/CK   clk_generation/counter_2_304mhz__i30/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(23.602)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        2.531  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i0/Q  (SLICE_R13C12B)
Path End         : clk_generation/counter_2_304mhz__i30/D  (SLICE_R13C15D)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 33
Delay Ratio      : 38.0% (route), 62.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.363 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i1/CK   clk_generation/counter_2_304mhz__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i0/CK->clk_generation/counter_2_304mhz__i0/Q
                                          SLICE_R13C12B      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generation/counter_2_304mhz[0]                           NET DELAY               2.075                  8.962  2       
clk_generation/add_6_add_5_1/B1->clk_generation/add_6_add_5_1/CO1
                                          SLICE_R14C12A      B1_TO_COUT1_DELAY       0.357                  9.319  2       
clk_generation/n14421                                        NET DELAY               0.000                  9.319  2       
clk_generation/add_6_add_5_3/CI0->clk_generation/add_6_add_5_3/CO0
                                          SLICE_R14C12B      CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
clk_generation/n27925                                        NET DELAY               0.000                  9.596  2       
clk_generation/add_6_add_5_3/CI1->clk_generation/add_6_add_5_3/CO1
                                          SLICE_R14C12B      CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
clk_generation/n14423                                        NET DELAY               0.000                  9.873  2       
clk_generation/add_6_add_5_5/CI0->clk_generation/add_6_add_5_5/CO0
                                          SLICE_R14C12C      CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
clk_generation/n27928                                        NET DELAY               0.000                 10.150  2       
clk_generation/add_6_add_5_5/CI1->clk_generation/add_6_add_5_5/CO1
                                          SLICE_R14C12C      CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
clk_generation/n14425                                        NET DELAY               0.000                 10.427  2       
clk_generation/add_6_add_5_7/CI0->clk_generation/add_6_add_5_7/CO0
                                          SLICE_R14C12D      CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
clk_generation/n27931                                        NET DELAY               0.000                 10.704  2       
clk_generation/add_6_add_5_7/CI1->clk_generation/add_6_add_5_7/CO1
                                          SLICE_R14C12D      CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
clk_generation/n14427                                        NET DELAY               0.555                 11.536  2       
clk_generation/add_6_add_5_9/CI0->clk_generation/add_6_add_5_9/CO0
                                          SLICE_R14C13A      CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
clk_generation/n27934                                        NET DELAY               0.000                 11.813  2       
clk_generation/add_6_add_5_9/CI1->clk_generation/add_6_add_5_9/CO1
                                          SLICE_R14C13A      CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
clk_generation/n14429                                        NET DELAY               0.000                 12.090  2       
clk_generation/add_6_add_5_11/CI0->clk_generation/add_6_add_5_11/CO0
                                          SLICE_R14C13B      CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
clk_generation/n27937                                        NET DELAY               0.000                 12.367  2       
clk_generation/add_6_add_5_11/CI1->clk_generation/add_6_add_5_11/CO1
                                          SLICE_R14C13B      CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
clk_generation/n14431                                        NET DELAY               0.000                 12.644  2       
clk_generation/add_6_add_5_13/CI0->clk_generation/add_6_add_5_13/CO0
                                          SLICE_R14C13C      CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
clk_generation/n27940                                        NET DELAY               0.000                 12.921  2       
clk_generation/add_6_add_5_13/CI1->clk_generation/add_6_add_5_13/CO1
                                          SLICE_R14C13C      CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
clk_generation/n14433                                        NET DELAY               0.000                 13.198  2       
clk_generation/add_6_add_5_15/CI0->clk_generation/add_6_add_5_15/CO0
                                          SLICE_R14C13D      CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
clk_generation/n27943                                        NET DELAY               0.000                 13.475  2       
clk_generation/add_6_add_5_15/CI1->clk_generation/add_6_add_5_15/CO1
                                          SLICE_R14C13D      CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
clk_generation/n14435                                        NET DELAY               0.555                 14.307  2       
clk_generation/add_6_add_5_17/CI0->clk_generation/add_6_add_5_17/CO0
                                          SLICE_R14C14A      CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
clk_generation/n27946                                        NET DELAY               0.000                 14.584  2       
clk_generation/add_6_add_5_17/CI1->clk_generation/add_6_add_5_17/CO1
                                          SLICE_R14C14A      CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
clk_generation/n14437                                        NET DELAY               0.000                 14.861  2       
clk_generation/add_6_add_5_19/CI0->clk_generation/add_6_add_5_19/CO0
                                          SLICE_R14C14B      CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
clk_generation/n27949                                        NET DELAY               0.000                 15.138  2       
clk_generation/add_6_add_5_19/CI1->clk_generation/add_6_add_5_19/CO1
                                          SLICE_R14C14B      CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
clk_generation/n14439                                        NET DELAY               0.000                 15.415  2       
clk_generation/add_6_add_5_21/CI0->clk_generation/add_6_add_5_21/CO0
                                          SLICE_R14C14C      CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
clk_generation/n27952                                        NET DELAY               0.000                 15.692  2       
clk_generation/add_6_add_5_21/CI1->clk_generation/add_6_add_5_21/CO1
                                          SLICE_R14C14C      CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
clk_generation/n14441                                        NET DELAY               0.000                 15.969  2       
clk_generation/add_6_add_5_23/CI0->clk_generation/add_6_add_5_23/CO0
                                          SLICE_R14C14D      CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
clk_generation/n27955                                        NET DELAY               0.000                 16.246  2       
clk_generation/add_6_add_5_23/CI1->clk_generation/add_6_add_5_23/CO1
                                          SLICE_R14C14D      CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
clk_generation/n14443                                        NET DELAY               0.555                 17.078  2       
clk_generation/add_6_add_5_25/CI0->clk_generation/add_6_add_5_25/CO0
                                          SLICE_R14C15A      CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
clk_generation/n27958                                        NET DELAY               0.000                 17.355  2       
clk_generation/add_6_add_5_25/CI1->clk_generation/add_6_add_5_25/CO1
                                          SLICE_R14C15A      CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
clk_generation/n14445                                        NET DELAY               0.000                 17.632  2       
clk_generation/add_6_add_5_27/CI0->clk_generation/add_6_add_5_27/CO0
                                          SLICE_R14C15B      CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
clk_generation/n27961                                        NET DELAY               0.000                 17.909  2       
clk_generation/add_6_add_5_27/CI1->clk_generation/add_6_add_5_27/CO1
                                          SLICE_R14C15B      CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
clk_generation/n14447                                        NET DELAY               0.000                 18.186  2       
clk_generation/add_6_add_5_29/CI0->clk_generation/add_6_add_5_29/CO0
                                          SLICE_R14C15C      CIN0_TO_COUT0_DELAY     0.277                 18.463  2       
clk_generation/n27964                                        NET DELAY               0.000                 18.463  2       
clk_generation/add_6_add_5_29/CI1->clk_generation/add_6_add_5_29/CO1
                                          SLICE_R14C15C      CIN1_TO_COUT1_DELAY     0.277                 18.740  2       
clk_generation/n14449                                        NET DELAY               0.000                 18.740  2       
clk_generation/add_6_add_5_31/CI0->clk_generation/add_6_add_5_31/CO0
                                          SLICE_R14C15D      CIN0_TO_COUT0_DELAY     0.277                 19.017  2       
clk_generation/n27967                                        NET DELAY               0.661                 19.678  2       
clk_generation/add_6_add_5_31/D1->clk_generation/add_6_add_5_31/S1
                                          SLICE_R14C15D      D1_TO_F1_DELAY          0.449                 20.127  1       
clk_generation/n167[30]                                      NET DELAY               2.168                 22.295  1       
clk_generation/i3295_2_lut/A->clk_generation/i3295_2_lut/Z
                                          SLICE_R13C15D      D1_TO_F1_DELAY          0.476                 22.771  1       
clk_generation/n41[30]                                       NET DELAY               0.000                 22.771  1       
clk_generation/counter_2_304mhz__i30/D                       ENDPOINT                0.000                 22.771  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                 26.332  18      
{clk_generation/counter_2_304mhz__i31/CK   clk_generation/counter_2_304mhz__i30/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(22.770)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        3.363  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i0/Q  (SLICE_R13C12B)
Path End         : clk_generation/counter_2_304mhz__i29/D  (SLICE_R13C15B)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 32
Delay Ratio      : 39.6% (route), 60.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.376 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i1/CK   clk_generation/counter_2_304mhz__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i0/CK->clk_generation/counter_2_304mhz__i0/Q
                                          SLICE_R13C12B      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generation/counter_2_304mhz[0]                           NET DELAY               2.075                  8.962  2       
clk_generation/add_6_add_5_1/B1->clk_generation/add_6_add_5_1/CO1
                                          SLICE_R14C12A      B1_TO_COUT1_DELAY       0.357                  9.319  2       
clk_generation/n14421                                        NET DELAY               0.000                  9.319  2       
clk_generation/add_6_add_5_3/CI0->clk_generation/add_6_add_5_3/CO0
                                          SLICE_R14C12B      CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
clk_generation/n27925                                        NET DELAY               0.000                  9.596  2       
clk_generation/add_6_add_5_3/CI1->clk_generation/add_6_add_5_3/CO1
                                          SLICE_R14C12B      CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
clk_generation/n14423                                        NET DELAY               0.000                  9.873  2       
clk_generation/add_6_add_5_5/CI0->clk_generation/add_6_add_5_5/CO0
                                          SLICE_R14C12C      CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
clk_generation/n27928                                        NET DELAY               0.000                 10.150  2       
clk_generation/add_6_add_5_5/CI1->clk_generation/add_6_add_5_5/CO1
                                          SLICE_R14C12C      CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
clk_generation/n14425                                        NET DELAY               0.000                 10.427  2       
clk_generation/add_6_add_5_7/CI0->clk_generation/add_6_add_5_7/CO0
                                          SLICE_R14C12D      CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
clk_generation/n27931                                        NET DELAY               0.000                 10.704  2       
clk_generation/add_6_add_5_7/CI1->clk_generation/add_6_add_5_7/CO1
                                          SLICE_R14C12D      CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
clk_generation/n14427                                        NET DELAY               0.555                 11.536  2       
clk_generation/add_6_add_5_9/CI0->clk_generation/add_6_add_5_9/CO0
                                          SLICE_R14C13A      CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
clk_generation/n27934                                        NET DELAY               0.000                 11.813  2       
clk_generation/add_6_add_5_9/CI1->clk_generation/add_6_add_5_9/CO1
                                          SLICE_R14C13A      CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
clk_generation/n14429                                        NET DELAY               0.000                 12.090  2       
clk_generation/add_6_add_5_11/CI0->clk_generation/add_6_add_5_11/CO0
                                          SLICE_R14C13B      CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
clk_generation/n27937                                        NET DELAY               0.000                 12.367  2       
clk_generation/add_6_add_5_11/CI1->clk_generation/add_6_add_5_11/CO1
                                          SLICE_R14C13B      CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
clk_generation/n14431                                        NET DELAY               0.000                 12.644  2       
clk_generation/add_6_add_5_13/CI0->clk_generation/add_6_add_5_13/CO0
                                          SLICE_R14C13C      CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
clk_generation/n27940                                        NET DELAY               0.000                 12.921  2       
clk_generation/add_6_add_5_13/CI1->clk_generation/add_6_add_5_13/CO1
                                          SLICE_R14C13C      CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
clk_generation/n14433                                        NET DELAY               0.000                 13.198  2       
clk_generation/add_6_add_5_15/CI0->clk_generation/add_6_add_5_15/CO0
                                          SLICE_R14C13D      CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
clk_generation/n27943                                        NET DELAY               0.000                 13.475  2       
clk_generation/add_6_add_5_15/CI1->clk_generation/add_6_add_5_15/CO1
                                          SLICE_R14C13D      CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
clk_generation/n14435                                        NET DELAY               0.555                 14.307  2       
clk_generation/add_6_add_5_17/CI0->clk_generation/add_6_add_5_17/CO0
                                          SLICE_R14C14A      CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
clk_generation/n27946                                        NET DELAY               0.000                 14.584  2       
clk_generation/add_6_add_5_17/CI1->clk_generation/add_6_add_5_17/CO1
                                          SLICE_R14C14A      CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
clk_generation/n14437                                        NET DELAY               0.000                 14.861  2       
clk_generation/add_6_add_5_19/CI0->clk_generation/add_6_add_5_19/CO0
                                          SLICE_R14C14B      CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
clk_generation/n27949                                        NET DELAY               0.000                 15.138  2       
clk_generation/add_6_add_5_19/CI1->clk_generation/add_6_add_5_19/CO1
                                          SLICE_R14C14B      CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
clk_generation/n14439                                        NET DELAY               0.000                 15.415  2       
clk_generation/add_6_add_5_21/CI0->clk_generation/add_6_add_5_21/CO0
                                          SLICE_R14C14C      CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
clk_generation/n27952                                        NET DELAY               0.000                 15.692  2       
clk_generation/add_6_add_5_21/CI1->clk_generation/add_6_add_5_21/CO1
                                          SLICE_R14C14C      CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
clk_generation/n14441                                        NET DELAY               0.000                 15.969  2       
clk_generation/add_6_add_5_23/CI0->clk_generation/add_6_add_5_23/CO0
                                          SLICE_R14C14D      CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
clk_generation/n27955                                        NET DELAY               0.000                 16.246  2       
clk_generation/add_6_add_5_23/CI1->clk_generation/add_6_add_5_23/CO1
                                          SLICE_R14C14D      CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
clk_generation/n14443                                        NET DELAY               0.555                 17.078  2       
clk_generation/add_6_add_5_25/CI0->clk_generation/add_6_add_5_25/CO0
                                          SLICE_R14C15A      CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
clk_generation/n27958                                        NET DELAY               0.000                 17.355  2       
clk_generation/add_6_add_5_25/CI1->clk_generation/add_6_add_5_25/CO1
                                          SLICE_R14C15A      CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
clk_generation/n14445                                        NET DELAY               0.000                 17.632  2       
clk_generation/add_6_add_5_27/CI0->clk_generation/add_6_add_5_27/CO0
                                          SLICE_R14C15B      CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
clk_generation/n27961                                        NET DELAY               0.000                 17.909  2       
clk_generation/add_6_add_5_27/CI1->clk_generation/add_6_add_5_27/CO1
                                          SLICE_R14C15B      CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
clk_generation/n14447                                        NET DELAY               0.000                 18.186  2       
clk_generation/add_6_add_5_29/CI0->clk_generation/add_6_add_5_29/CO0
                                          SLICE_R14C15C      CIN0_TO_COUT0_DELAY     0.277                 18.463  2       
clk_generation/n27964                                        NET DELAY               0.000                 18.463  2       
clk_generation/add_6_add_5_29/CI1->clk_generation/add_6_add_5_29/CO1
                                          SLICE_R14C15C      CIN1_TO_COUT1_DELAY     0.277                 18.740  2       
clk_generation/n14449                                        NET DELAY               0.661                 19.401  2       
clk_generation/add_6_add_5_31/D0->clk_generation/add_6_add_5_31/S0
                                          SLICE_R14C15D      D0_TO_F0_DELAY          0.449                 19.850  1       
clk_generation/n167[29]                                      NET DELAY               2.432                 22.282  1       
clk_generation/i3296_2_lut/A->clk_generation/i3296_2_lut/Z
                                          SLICE_R13C15B      C0_TO_F0_DELAY          0.476                 22.758  1       
clk_generation/n41[29]                                       NET DELAY               0.000                 22.758  1       
clk_generation/counter_2_304mhz__i29/D                       ENDPOINT                0.000                 22.758  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                 26.332  18      
{clk_generation/counter_2_304mhz__i29/CK   clk_generation/counter_2_304mhz__i28/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(22.757)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        3.376  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i0/Q  (SLICE_R13C12B)
Path End         : clk_generation/counter_2_304mhz__i28/D  (SLICE_R13C15B)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 31
Delay Ratio      : 39.3% (route), 60.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.917 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i1/CK   clk_generation/counter_2_304mhz__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i0/CK->clk_generation/counter_2_304mhz__i0/Q
                                          SLICE_R13C12B      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generation/counter_2_304mhz[0]                           NET DELAY               2.075                  8.962  2       
clk_generation/add_6_add_5_1/B1->clk_generation/add_6_add_5_1/CO1
                                          SLICE_R14C12A      B1_TO_COUT1_DELAY       0.357                  9.319  2       
clk_generation/n14421                                        NET DELAY               0.000                  9.319  2       
clk_generation/add_6_add_5_3/CI0->clk_generation/add_6_add_5_3/CO0
                                          SLICE_R14C12B      CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
clk_generation/n27925                                        NET DELAY               0.000                  9.596  2       
clk_generation/add_6_add_5_3/CI1->clk_generation/add_6_add_5_3/CO1
                                          SLICE_R14C12B      CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
clk_generation/n14423                                        NET DELAY               0.000                  9.873  2       
clk_generation/add_6_add_5_5/CI0->clk_generation/add_6_add_5_5/CO0
                                          SLICE_R14C12C      CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
clk_generation/n27928                                        NET DELAY               0.000                 10.150  2       
clk_generation/add_6_add_5_5/CI1->clk_generation/add_6_add_5_5/CO1
                                          SLICE_R14C12C      CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
clk_generation/n14425                                        NET DELAY               0.000                 10.427  2       
clk_generation/add_6_add_5_7/CI0->clk_generation/add_6_add_5_7/CO0
                                          SLICE_R14C12D      CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
clk_generation/n27931                                        NET DELAY               0.000                 10.704  2       
clk_generation/add_6_add_5_7/CI1->clk_generation/add_6_add_5_7/CO1
                                          SLICE_R14C12D      CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
clk_generation/n14427                                        NET DELAY               0.555                 11.536  2       
clk_generation/add_6_add_5_9/CI0->clk_generation/add_6_add_5_9/CO0
                                          SLICE_R14C13A      CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
clk_generation/n27934                                        NET DELAY               0.000                 11.813  2       
clk_generation/add_6_add_5_9/CI1->clk_generation/add_6_add_5_9/CO1
                                          SLICE_R14C13A      CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
clk_generation/n14429                                        NET DELAY               0.000                 12.090  2       
clk_generation/add_6_add_5_11/CI0->clk_generation/add_6_add_5_11/CO0
                                          SLICE_R14C13B      CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
clk_generation/n27937                                        NET DELAY               0.000                 12.367  2       
clk_generation/add_6_add_5_11/CI1->clk_generation/add_6_add_5_11/CO1
                                          SLICE_R14C13B      CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
clk_generation/n14431                                        NET DELAY               0.000                 12.644  2       
clk_generation/add_6_add_5_13/CI0->clk_generation/add_6_add_5_13/CO0
                                          SLICE_R14C13C      CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
clk_generation/n27940                                        NET DELAY               0.000                 12.921  2       
clk_generation/add_6_add_5_13/CI1->clk_generation/add_6_add_5_13/CO1
                                          SLICE_R14C13C      CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
clk_generation/n14433                                        NET DELAY               0.000                 13.198  2       
clk_generation/add_6_add_5_15/CI0->clk_generation/add_6_add_5_15/CO0
                                          SLICE_R14C13D      CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
clk_generation/n27943                                        NET DELAY               0.000                 13.475  2       
clk_generation/add_6_add_5_15/CI1->clk_generation/add_6_add_5_15/CO1
                                          SLICE_R14C13D      CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
clk_generation/n14435                                        NET DELAY               0.555                 14.307  2       
clk_generation/add_6_add_5_17/CI0->clk_generation/add_6_add_5_17/CO0
                                          SLICE_R14C14A      CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
clk_generation/n27946                                        NET DELAY               0.000                 14.584  2       
clk_generation/add_6_add_5_17/CI1->clk_generation/add_6_add_5_17/CO1
                                          SLICE_R14C14A      CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
clk_generation/n14437                                        NET DELAY               0.000                 14.861  2       
clk_generation/add_6_add_5_19/CI0->clk_generation/add_6_add_5_19/CO0
                                          SLICE_R14C14B      CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
clk_generation/n27949                                        NET DELAY               0.000                 15.138  2       
clk_generation/add_6_add_5_19/CI1->clk_generation/add_6_add_5_19/CO1
                                          SLICE_R14C14B      CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
clk_generation/n14439                                        NET DELAY               0.000                 15.415  2       
clk_generation/add_6_add_5_21/CI0->clk_generation/add_6_add_5_21/CO0
                                          SLICE_R14C14C      CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
clk_generation/n27952                                        NET DELAY               0.000                 15.692  2       
clk_generation/add_6_add_5_21/CI1->clk_generation/add_6_add_5_21/CO1
                                          SLICE_R14C14C      CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
clk_generation/n14441                                        NET DELAY               0.000                 15.969  2       
clk_generation/add_6_add_5_23/CI0->clk_generation/add_6_add_5_23/CO0
                                          SLICE_R14C14D      CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
clk_generation/n27955                                        NET DELAY               0.000                 16.246  2       
clk_generation/add_6_add_5_23/CI1->clk_generation/add_6_add_5_23/CO1
                                          SLICE_R14C14D      CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
clk_generation/n14443                                        NET DELAY               0.555                 17.078  2       
clk_generation/add_6_add_5_25/CI0->clk_generation/add_6_add_5_25/CO0
                                          SLICE_R14C15A      CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
clk_generation/n27958                                        NET DELAY               0.000                 17.355  2       
clk_generation/add_6_add_5_25/CI1->clk_generation/add_6_add_5_25/CO1
                                          SLICE_R14C15A      CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
clk_generation/n14445                                        NET DELAY               0.000                 17.632  2       
clk_generation/add_6_add_5_27/CI0->clk_generation/add_6_add_5_27/CO0
                                          SLICE_R14C15B      CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
clk_generation/n27961                                        NET DELAY               0.000                 17.909  2       
clk_generation/add_6_add_5_27/CI1->clk_generation/add_6_add_5_27/CO1
                                          SLICE_R14C15B      CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
clk_generation/n14447                                        NET DELAY               0.000                 18.186  2       
clk_generation/add_6_add_5_29/CI0->clk_generation/add_6_add_5_29/CO0
                                          SLICE_R14C15C      CIN0_TO_COUT0_DELAY     0.277                 18.463  2       
clk_generation/n27964                                        NET DELAY               0.661                 19.124  2       
clk_generation/add_6_add_5_29/D1->clk_generation/add_6_add_5_29/S1
                                          SLICE_R14C15C      D1_TO_F1_DELAY          0.449                 19.573  1       
clk_generation/n167[28]                                      NET DELAY               2.168                 21.741  1       
clk_generation/i3297_2_lut/A->clk_generation/i3297_2_lut/Z
                                          SLICE_R13C15B      D1_TO_F1_DELAY          0.476                 22.217  1       
clk_generation/n41[28]                                       NET DELAY               0.000                 22.217  1       
clk_generation/counter_2_304mhz__i28/D                       ENDPOINT                0.000                 22.217  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                 26.332  18      
{clk_generation/counter_2_304mhz__i29/CK   clk_generation/counter_2_304mhz__i28/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(22.216)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        3.917  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i0/Q  (SLICE_R13C12B)
Path End         : clk_generation/counter_2_304mhz__i27/D  (SLICE_R15C15D)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 30
Delay Ratio      : 40.0% (route), 60.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.194 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i1/CK   clk_generation/counter_2_304mhz__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i0/CK->clk_generation/counter_2_304mhz__i0/Q
                                          SLICE_R13C12B      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generation/counter_2_304mhz[0]                           NET DELAY               2.075                  8.962  2       
clk_generation/add_6_add_5_1/B1->clk_generation/add_6_add_5_1/CO1
                                          SLICE_R14C12A      B1_TO_COUT1_DELAY       0.357                  9.319  2       
clk_generation/n14421                                        NET DELAY               0.000                  9.319  2       
clk_generation/add_6_add_5_3/CI0->clk_generation/add_6_add_5_3/CO0
                                          SLICE_R14C12B      CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
clk_generation/n27925                                        NET DELAY               0.000                  9.596  2       
clk_generation/add_6_add_5_3/CI1->clk_generation/add_6_add_5_3/CO1
                                          SLICE_R14C12B      CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
clk_generation/n14423                                        NET DELAY               0.000                  9.873  2       
clk_generation/add_6_add_5_5/CI0->clk_generation/add_6_add_5_5/CO0
                                          SLICE_R14C12C      CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
clk_generation/n27928                                        NET DELAY               0.000                 10.150  2       
clk_generation/add_6_add_5_5/CI1->clk_generation/add_6_add_5_5/CO1
                                          SLICE_R14C12C      CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
clk_generation/n14425                                        NET DELAY               0.000                 10.427  2       
clk_generation/add_6_add_5_7/CI0->clk_generation/add_6_add_5_7/CO0
                                          SLICE_R14C12D      CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
clk_generation/n27931                                        NET DELAY               0.000                 10.704  2       
clk_generation/add_6_add_5_7/CI1->clk_generation/add_6_add_5_7/CO1
                                          SLICE_R14C12D      CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
clk_generation/n14427                                        NET DELAY               0.555                 11.536  2       
clk_generation/add_6_add_5_9/CI0->clk_generation/add_6_add_5_9/CO0
                                          SLICE_R14C13A      CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
clk_generation/n27934                                        NET DELAY               0.000                 11.813  2       
clk_generation/add_6_add_5_9/CI1->clk_generation/add_6_add_5_9/CO1
                                          SLICE_R14C13A      CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
clk_generation/n14429                                        NET DELAY               0.000                 12.090  2       
clk_generation/add_6_add_5_11/CI0->clk_generation/add_6_add_5_11/CO0
                                          SLICE_R14C13B      CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
clk_generation/n27937                                        NET DELAY               0.000                 12.367  2       
clk_generation/add_6_add_5_11/CI1->clk_generation/add_6_add_5_11/CO1
                                          SLICE_R14C13B      CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
clk_generation/n14431                                        NET DELAY               0.000                 12.644  2       
clk_generation/add_6_add_5_13/CI0->clk_generation/add_6_add_5_13/CO0
                                          SLICE_R14C13C      CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
clk_generation/n27940                                        NET DELAY               0.000                 12.921  2       
clk_generation/add_6_add_5_13/CI1->clk_generation/add_6_add_5_13/CO1
                                          SLICE_R14C13C      CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
clk_generation/n14433                                        NET DELAY               0.000                 13.198  2       
clk_generation/add_6_add_5_15/CI0->clk_generation/add_6_add_5_15/CO0
                                          SLICE_R14C13D      CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
clk_generation/n27943                                        NET DELAY               0.000                 13.475  2       
clk_generation/add_6_add_5_15/CI1->clk_generation/add_6_add_5_15/CO1
                                          SLICE_R14C13D      CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
clk_generation/n14435                                        NET DELAY               0.555                 14.307  2       
clk_generation/add_6_add_5_17/CI0->clk_generation/add_6_add_5_17/CO0
                                          SLICE_R14C14A      CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
clk_generation/n27946                                        NET DELAY               0.000                 14.584  2       
clk_generation/add_6_add_5_17/CI1->clk_generation/add_6_add_5_17/CO1
                                          SLICE_R14C14A      CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
clk_generation/n14437                                        NET DELAY               0.000                 14.861  2       
clk_generation/add_6_add_5_19/CI0->clk_generation/add_6_add_5_19/CO0
                                          SLICE_R14C14B      CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
clk_generation/n27949                                        NET DELAY               0.000                 15.138  2       
clk_generation/add_6_add_5_19/CI1->clk_generation/add_6_add_5_19/CO1
                                          SLICE_R14C14B      CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
clk_generation/n14439                                        NET DELAY               0.000                 15.415  2       
clk_generation/add_6_add_5_21/CI0->clk_generation/add_6_add_5_21/CO0
                                          SLICE_R14C14C      CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
clk_generation/n27952                                        NET DELAY               0.000                 15.692  2       
clk_generation/add_6_add_5_21/CI1->clk_generation/add_6_add_5_21/CO1
                                          SLICE_R14C14C      CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
clk_generation/n14441                                        NET DELAY               0.000                 15.969  2       
clk_generation/add_6_add_5_23/CI0->clk_generation/add_6_add_5_23/CO0
                                          SLICE_R14C14D      CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
clk_generation/n27955                                        NET DELAY               0.000                 16.246  2       
clk_generation/add_6_add_5_23/CI1->clk_generation/add_6_add_5_23/CO1
                                          SLICE_R14C14D      CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
clk_generation/n14443                                        NET DELAY               0.555                 17.078  2       
clk_generation/add_6_add_5_25/CI0->clk_generation/add_6_add_5_25/CO0
                                          SLICE_R14C15A      CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
clk_generation/n27958                                        NET DELAY               0.000                 17.355  2       
clk_generation/add_6_add_5_25/CI1->clk_generation/add_6_add_5_25/CO1
                                          SLICE_R14C15A      CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
clk_generation/n14445                                        NET DELAY               0.000                 17.632  2       
clk_generation/add_6_add_5_27/CI0->clk_generation/add_6_add_5_27/CO0
                                          SLICE_R14C15B      CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
clk_generation/n27961                                        NET DELAY               0.000                 17.909  2       
clk_generation/add_6_add_5_27/CI1->clk_generation/add_6_add_5_27/CO1
                                          SLICE_R14C15B      CIN1_TO_COUT1_DELAY     0.277                 18.186  2       
clk_generation/n14447                                        NET DELAY               0.661                 18.847  2       
clk_generation/add_6_add_5_29/D0->clk_generation/add_6_add_5_29/S0
                                          SLICE_R14C15C      D0_TO_F0_DELAY          0.449                 19.296  1       
clk_generation/n167[27]                                      NET DELAY               2.168                 21.464  1       
clk_generation/i3298_2_lut/A->clk_generation/i3298_2_lut/Z
                                          SLICE_R15C15D      D0_TO_F0_DELAY          0.476                 21.940  1       
clk_generation/n41[27]                                       NET DELAY               0.000                 21.940  1       
clk_generation/counter_2_304mhz__i27/D                       ENDPOINT                0.000                 21.940  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                 26.332  18      
{clk_generation/counter_2_304mhz__i27/CK   clk_generation/counter_2_304mhz__i26/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(21.939)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        4.194  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i0/Q  (SLICE_R13C12B)
Path End         : clk_generation/counter_2_304mhz__i26/D  (SLICE_R15C15D)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 29
Delay Ratio      : 41.6% (route), 58.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.207 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i1/CK   clk_generation/counter_2_304mhz__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i0/CK->clk_generation/counter_2_304mhz__i0/Q
                                          SLICE_R13C12B      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generation/counter_2_304mhz[0]                           NET DELAY               2.075                  8.962  2       
clk_generation/add_6_add_5_1/B1->clk_generation/add_6_add_5_1/CO1
                                          SLICE_R14C12A      B1_TO_COUT1_DELAY       0.357                  9.319  2       
clk_generation/n14421                                        NET DELAY               0.000                  9.319  2       
clk_generation/add_6_add_5_3/CI0->clk_generation/add_6_add_5_3/CO0
                                          SLICE_R14C12B      CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
clk_generation/n27925                                        NET DELAY               0.000                  9.596  2       
clk_generation/add_6_add_5_3/CI1->clk_generation/add_6_add_5_3/CO1
                                          SLICE_R14C12B      CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
clk_generation/n14423                                        NET DELAY               0.000                  9.873  2       
clk_generation/add_6_add_5_5/CI0->clk_generation/add_6_add_5_5/CO0
                                          SLICE_R14C12C      CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
clk_generation/n27928                                        NET DELAY               0.000                 10.150  2       
clk_generation/add_6_add_5_5/CI1->clk_generation/add_6_add_5_5/CO1
                                          SLICE_R14C12C      CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
clk_generation/n14425                                        NET DELAY               0.000                 10.427  2       
clk_generation/add_6_add_5_7/CI0->clk_generation/add_6_add_5_7/CO0
                                          SLICE_R14C12D      CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
clk_generation/n27931                                        NET DELAY               0.000                 10.704  2       
clk_generation/add_6_add_5_7/CI1->clk_generation/add_6_add_5_7/CO1
                                          SLICE_R14C12D      CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
clk_generation/n14427                                        NET DELAY               0.555                 11.536  2       
clk_generation/add_6_add_5_9/CI0->clk_generation/add_6_add_5_9/CO0
                                          SLICE_R14C13A      CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
clk_generation/n27934                                        NET DELAY               0.000                 11.813  2       
clk_generation/add_6_add_5_9/CI1->clk_generation/add_6_add_5_9/CO1
                                          SLICE_R14C13A      CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
clk_generation/n14429                                        NET DELAY               0.000                 12.090  2       
clk_generation/add_6_add_5_11/CI0->clk_generation/add_6_add_5_11/CO0
                                          SLICE_R14C13B      CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
clk_generation/n27937                                        NET DELAY               0.000                 12.367  2       
clk_generation/add_6_add_5_11/CI1->clk_generation/add_6_add_5_11/CO1
                                          SLICE_R14C13B      CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
clk_generation/n14431                                        NET DELAY               0.000                 12.644  2       
clk_generation/add_6_add_5_13/CI0->clk_generation/add_6_add_5_13/CO0
                                          SLICE_R14C13C      CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
clk_generation/n27940                                        NET DELAY               0.000                 12.921  2       
clk_generation/add_6_add_5_13/CI1->clk_generation/add_6_add_5_13/CO1
                                          SLICE_R14C13C      CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
clk_generation/n14433                                        NET DELAY               0.000                 13.198  2       
clk_generation/add_6_add_5_15/CI0->clk_generation/add_6_add_5_15/CO0
                                          SLICE_R14C13D      CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
clk_generation/n27943                                        NET DELAY               0.000                 13.475  2       
clk_generation/add_6_add_5_15/CI1->clk_generation/add_6_add_5_15/CO1
                                          SLICE_R14C13D      CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
clk_generation/n14435                                        NET DELAY               0.555                 14.307  2       
clk_generation/add_6_add_5_17/CI0->clk_generation/add_6_add_5_17/CO0
                                          SLICE_R14C14A      CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
clk_generation/n27946                                        NET DELAY               0.000                 14.584  2       
clk_generation/add_6_add_5_17/CI1->clk_generation/add_6_add_5_17/CO1
                                          SLICE_R14C14A      CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
clk_generation/n14437                                        NET DELAY               0.000                 14.861  2       
clk_generation/add_6_add_5_19/CI0->clk_generation/add_6_add_5_19/CO0
                                          SLICE_R14C14B      CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
clk_generation/n27949                                        NET DELAY               0.000                 15.138  2       
clk_generation/add_6_add_5_19/CI1->clk_generation/add_6_add_5_19/CO1
                                          SLICE_R14C14B      CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
clk_generation/n14439                                        NET DELAY               0.000                 15.415  2       
clk_generation/add_6_add_5_21/CI0->clk_generation/add_6_add_5_21/CO0
                                          SLICE_R14C14C      CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
clk_generation/n27952                                        NET DELAY               0.000                 15.692  2       
clk_generation/add_6_add_5_21/CI1->clk_generation/add_6_add_5_21/CO1
                                          SLICE_R14C14C      CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
clk_generation/n14441                                        NET DELAY               0.000                 15.969  2       
clk_generation/add_6_add_5_23/CI0->clk_generation/add_6_add_5_23/CO0
                                          SLICE_R14C14D      CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
clk_generation/n27955                                        NET DELAY               0.000                 16.246  2       
clk_generation/add_6_add_5_23/CI1->clk_generation/add_6_add_5_23/CO1
                                          SLICE_R14C14D      CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
clk_generation/n14443                                        NET DELAY               0.555                 17.078  2       
clk_generation/add_6_add_5_25/CI0->clk_generation/add_6_add_5_25/CO0
                                          SLICE_R14C15A      CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
clk_generation/n27958                                        NET DELAY               0.000                 17.355  2       
clk_generation/add_6_add_5_25/CI1->clk_generation/add_6_add_5_25/CO1
                                          SLICE_R14C15A      CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
clk_generation/n14445                                        NET DELAY               0.000                 17.632  2       
clk_generation/add_6_add_5_27/CI0->clk_generation/add_6_add_5_27/CO0
                                          SLICE_R14C15B      CIN0_TO_COUT0_DELAY     0.277                 17.909  2       
clk_generation/n27961                                        NET DELAY               0.661                 18.570  2       
clk_generation/add_6_add_5_27/D1->clk_generation/add_6_add_5_27/S1
                                          SLICE_R14C15B      D1_TO_F1_DELAY          0.449                 19.019  1       
clk_generation/n167[26]                                      NET DELAY               2.432                 21.451  1       
clk_generation/i3299_2_lut/A->clk_generation/i3299_2_lut/Z
                                          SLICE_R15C15D      C1_TO_F1_DELAY          0.476                 21.927  1       
clk_generation/n41[26]                                       NET DELAY               0.000                 21.927  1       
clk_generation/counter_2_304mhz__i26/D                       ENDPOINT                0.000                 21.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                 26.332  18      
{clk_generation/counter_2_304mhz__i27/CK   clk_generation/counter_2_304mhz__i26/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(21.926)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        4.207  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i0/Q  (SLICE_R13C12B)
Path End         : clk_generation/counter_2_304mhz__i25/D  (SLICE_R15C15A)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 28
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.484 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i1/CK   clk_generation/counter_2_304mhz__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i0/CK->clk_generation/counter_2_304mhz__i0/Q
                                          SLICE_R13C12B      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generation/counter_2_304mhz[0]                           NET DELAY               2.075                  8.962  2       
clk_generation/add_6_add_5_1/B1->clk_generation/add_6_add_5_1/CO1
                                          SLICE_R14C12A      B1_TO_COUT1_DELAY       0.357                  9.319  2       
clk_generation/n14421                                        NET DELAY               0.000                  9.319  2       
clk_generation/add_6_add_5_3/CI0->clk_generation/add_6_add_5_3/CO0
                                          SLICE_R14C12B      CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
clk_generation/n27925                                        NET DELAY               0.000                  9.596  2       
clk_generation/add_6_add_5_3/CI1->clk_generation/add_6_add_5_3/CO1
                                          SLICE_R14C12B      CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
clk_generation/n14423                                        NET DELAY               0.000                  9.873  2       
clk_generation/add_6_add_5_5/CI0->clk_generation/add_6_add_5_5/CO0
                                          SLICE_R14C12C      CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
clk_generation/n27928                                        NET DELAY               0.000                 10.150  2       
clk_generation/add_6_add_5_5/CI1->clk_generation/add_6_add_5_5/CO1
                                          SLICE_R14C12C      CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
clk_generation/n14425                                        NET DELAY               0.000                 10.427  2       
clk_generation/add_6_add_5_7/CI0->clk_generation/add_6_add_5_7/CO0
                                          SLICE_R14C12D      CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
clk_generation/n27931                                        NET DELAY               0.000                 10.704  2       
clk_generation/add_6_add_5_7/CI1->clk_generation/add_6_add_5_7/CO1
                                          SLICE_R14C12D      CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
clk_generation/n14427                                        NET DELAY               0.555                 11.536  2       
clk_generation/add_6_add_5_9/CI0->clk_generation/add_6_add_5_9/CO0
                                          SLICE_R14C13A      CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
clk_generation/n27934                                        NET DELAY               0.000                 11.813  2       
clk_generation/add_6_add_5_9/CI1->clk_generation/add_6_add_5_9/CO1
                                          SLICE_R14C13A      CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
clk_generation/n14429                                        NET DELAY               0.000                 12.090  2       
clk_generation/add_6_add_5_11/CI0->clk_generation/add_6_add_5_11/CO0
                                          SLICE_R14C13B      CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
clk_generation/n27937                                        NET DELAY               0.000                 12.367  2       
clk_generation/add_6_add_5_11/CI1->clk_generation/add_6_add_5_11/CO1
                                          SLICE_R14C13B      CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
clk_generation/n14431                                        NET DELAY               0.000                 12.644  2       
clk_generation/add_6_add_5_13/CI0->clk_generation/add_6_add_5_13/CO0
                                          SLICE_R14C13C      CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
clk_generation/n27940                                        NET DELAY               0.000                 12.921  2       
clk_generation/add_6_add_5_13/CI1->clk_generation/add_6_add_5_13/CO1
                                          SLICE_R14C13C      CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
clk_generation/n14433                                        NET DELAY               0.000                 13.198  2       
clk_generation/add_6_add_5_15/CI0->clk_generation/add_6_add_5_15/CO0
                                          SLICE_R14C13D      CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
clk_generation/n27943                                        NET DELAY               0.000                 13.475  2       
clk_generation/add_6_add_5_15/CI1->clk_generation/add_6_add_5_15/CO1
                                          SLICE_R14C13D      CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
clk_generation/n14435                                        NET DELAY               0.555                 14.307  2       
clk_generation/add_6_add_5_17/CI0->clk_generation/add_6_add_5_17/CO0
                                          SLICE_R14C14A      CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
clk_generation/n27946                                        NET DELAY               0.000                 14.584  2       
clk_generation/add_6_add_5_17/CI1->clk_generation/add_6_add_5_17/CO1
                                          SLICE_R14C14A      CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
clk_generation/n14437                                        NET DELAY               0.000                 14.861  2       
clk_generation/add_6_add_5_19/CI0->clk_generation/add_6_add_5_19/CO0
                                          SLICE_R14C14B      CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
clk_generation/n27949                                        NET DELAY               0.000                 15.138  2       
clk_generation/add_6_add_5_19/CI1->clk_generation/add_6_add_5_19/CO1
                                          SLICE_R14C14B      CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
clk_generation/n14439                                        NET DELAY               0.000                 15.415  2       
clk_generation/add_6_add_5_21/CI0->clk_generation/add_6_add_5_21/CO0
                                          SLICE_R14C14C      CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
clk_generation/n27952                                        NET DELAY               0.000                 15.692  2       
clk_generation/add_6_add_5_21/CI1->clk_generation/add_6_add_5_21/CO1
                                          SLICE_R14C14C      CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
clk_generation/n14441                                        NET DELAY               0.000                 15.969  2       
clk_generation/add_6_add_5_23/CI0->clk_generation/add_6_add_5_23/CO0
                                          SLICE_R14C14D      CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
clk_generation/n27955                                        NET DELAY               0.000                 16.246  2       
clk_generation/add_6_add_5_23/CI1->clk_generation/add_6_add_5_23/CO1
                                          SLICE_R14C14D      CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
clk_generation/n14443                                        NET DELAY               0.555                 17.078  2       
clk_generation/add_6_add_5_25/CI0->clk_generation/add_6_add_5_25/CO0
                                          SLICE_R14C15A      CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
clk_generation/n27958                                        NET DELAY               0.000                 17.355  2       
clk_generation/add_6_add_5_25/CI1->clk_generation/add_6_add_5_25/CO1
                                          SLICE_R14C15A      CIN1_TO_COUT1_DELAY     0.277                 17.632  2       
clk_generation/n14445                                        NET DELAY               0.661                 18.293  2       
clk_generation/add_6_add_5_27/D0->clk_generation/add_6_add_5_27/S0
                                          SLICE_R14C15B      D0_TO_F0_DELAY          0.449                 18.742  1       
clk_generation/n167[25]                                      NET DELAY               2.432                 21.174  1       
clk_generation/i3300_2_lut/A->clk_generation/i3300_2_lut/Z
                                          SLICE_R15C15A      C0_TO_F0_DELAY          0.476                 21.650  1       
clk_generation/n41[25]                                       NET DELAY               0.000                 21.650  1       
clk_generation/counter_2_304mhz__i25/D                       ENDPOINT                0.000                 21.650  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                 26.332  18      
{clk_generation/counter_2_304mhz__i25/CK   clk_generation/counter_2_304mhz__i24/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(21.649)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        4.484  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i13/Q  (SLICE_R13C13C)
Path End         : clk_generation/clk_divided_2_304mhz/D  (SLICE_R13C2A)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 5
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.563 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY           5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i13/CK   clk_generation/counter_2_304mhz__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i13/CK->clk_generation/counter_2_304mhz__i13/Q
                                          SLICE_R13C13C      CLK_TO_Q0_DELAY     1.388                  6.887  2       
clk_generation/counter_2_304mhz[13]                          NET DELAY           3.331                 10.218  2       
clk_generation/i17_4_lut/D->clk_generation/i17_4_lut/Z
                                          SLICE_R15C14C      A0_TO_F0_DELAY      0.449                 10.667  1       
clk_generation/n44_adj_5571                                  NET DELAY           3.146                 13.813  1       
clk_generation/i25_4_lut/C->clk_generation/i25_4_lut/Z
                                          SLICE_R13C14A      A1_TO_F1_DELAY      0.449                 14.262  1       
clk_generation/n52_adj_5575                                  NET DELAY           2.485                 16.747  1       
clk_generation/i1_4_lut/C->clk_generation/i1_4_lut/Z
                                          SLICE_R13C13B      B1_TO_F1_DELAY      0.449                 17.196  33      
clk_generation/n17860                                        NET DELAY           3.899                 21.095  33      
clk_generation/i1_2_lut/B->clk_generation/i1_2_lut/Z
                                          SLICE_R13C2A       D0_TO_F0_DELAY      0.476                 21.571  1       
clk_generation/n17870                                        NET DELAY           0.000                 21.571  1       
clk_generation/clk_divided_2_304mhz/D                        ENDPOINT            0.000                 21.571  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY           5.499                 26.332  18      
clk_generation/clk_divided_2_304mhz/CK                       CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(21.570)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    4.563  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i0/Q  (SLICE_R13C12B)
Path End         : clk_generation/counter_2_304mhz__i24/D  (SLICE_R15C15A)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 27
Delay Ratio      : 43.0% (route), 57.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.761 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i1/CK   clk_generation/counter_2_304mhz__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i0/CK->clk_generation/counter_2_304mhz__i0/Q
                                          SLICE_R13C12B      CLK_TO_Q1_DELAY         1.388                  6.887  2       
clk_generation/counter_2_304mhz[0]                           NET DELAY               2.075                  8.962  2       
clk_generation/add_6_add_5_1/B1->clk_generation/add_6_add_5_1/CO1
                                          SLICE_R14C12A      B1_TO_COUT1_DELAY       0.357                  9.319  2       
clk_generation/n14421                                        NET DELAY               0.000                  9.319  2       
clk_generation/add_6_add_5_3/CI0->clk_generation/add_6_add_5_3/CO0
                                          SLICE_R14C12B      CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
clk_generation/n27925                                        NET DELAY               0.000                  9.596  2       
clk_generation/add_6_add_5_3/CI1->clk_generation/add_6_add_5_3/CO1
                                          SLICE_R14C12B      CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
clk_generation/n14423                                        NET DELAY               0.000                  9.873  2       
clk_generation/add_6_add_5_5/CI0->clk_generation/add_6_add_5_5/CO0
                                          SLICE_R14C12C      CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
clk_generation/n27928                                        NET DELAY               0.000                 10.150  2       
clk_generation/add_6_add_5_5/CI1->clk_generation/add_6_add_5_5/CO1
                                          SLICE_R14C12C      CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
clk_generation/n14425                                        NET DELAY               0.000                 10.427  2       
clk_generation/add_6_add_5_7/CI0->clk_generation/add_6_add_5_7/CO0
                                          SLICE_R14C12D      CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
clk_generation/n27931                                        NET DELAY               0.000                 10.704  2       
clk_generation/add_6_add_5_7/CI1->clk_generation/add_6_add_5_7/CO1
                                          SLICE_R14C12D      CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
clk_generation/n14427                                        NET DELAY               0.555                 11.536  2       
clk_generation/add_6_add_5_9/CI0->clk_generation/add_6_add_5_9/CO0
                                          SLICE_R14C13A      CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
clk_generation/n27934                                        NET DELAY               0.000                 11.813  2       
clk_generation/add_6_add_5_9/CI1->clk_generation/add_6_add_5_9/CO1
                                          SLICE_R14C13A      CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
clk_generation/n14429                                        NET DELAY               0.000                 12.090  2       
clk_generation/add_6_add_5_11/CI0->clk_generation/add_6_add_5_11/CO0
                                          SLICE_R14C13B      CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
clk_generation/n27937                                        NET DELAY               0.000                 12.367  2       
clk_generation/add_6_add_5_11/CI1->clk_generation/add_6_add_5_11/CO1
                                          SLICE_R14C13B      CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
clk_generation/n14431                                        NET DELAY               0.000                 12.644  2       
clk_generation/add_6_add_5_13/CI0->clk_generation/add_6_add_5_13/CO0
                                          SLICE_R14C13C      CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
clk_generation/n27940                                        NET DELAY               0.000                 12.921  2       
clk_generation/add_6_add_5_13/CI1->clk_generation/add_6_add_5_13/CO1
                                          SLICE_R14C13C      CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
clk_generation/n14433                                        NET DELAY               0.000                 13.198  2       
clk_generation/add_6_add_5_15/CI0->clk_generation/add_6_add_5_15/CO0
                                          SLICE_R14C13D      CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
clk_generation/n27943                                        NET DELAY               0.000                 13.475  2       
clk_generation/add_6_add_5_15/CI1->clk_generation/add_6_add_5_15/CO1
                                          SLICE_R14C13D      CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
clk_generation/n14435                                        NET DELAY               0.555                 14.307  2       
clk_generation/add_6_add_5_17/CI0->clk_generation/add_6_add_5_17/CO0
                                          SLICE_R14C14A      CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
clk_generation/n27946                                        NET DELAY               0.000                 14.584  2       
clk_generation/add_6_add_5_17/CI1->clk_generation/add_6_add_5_17/CO1
                                          SLICE_R14C14A      CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
clk_generation/n14437                                        NET DELAY               0.000                 14.861  2       
clk_generation/add_6_add_5_19/CI0->clk_generation/add_6_add_5_19/CO0
                                          SLICE_R14C14B      CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
clk_generation/n27949                                        NET DELAY               0.000                 15.138  2       
clk_generation/add_6_add_5_19/CI1->clk_generation/add_6_add_5_19/CO1
                                          SLICE_R14C14B      CIN1_TO_COUT1_DELAY     0.277                 15.415  2       
clk_generation/n14439                                        NET DELAY               0.000                 15.415  2       
clk_generation/add_6_add_5_21/CI0->clk_generation/add_6_add_5_21/CO0
                                          SLICE_R14C14C      CIN0_TO_COUT0_DELAY     0.277                 15.692  2       
clk_generation/n27952                                        NET DELAY               0.000                 15.692  2       
clk_generation/add_6_add_5_21/CI1->clk_generation/add_6_add_5_21/CO1
                                          SLICE_R14C14C      CIN1_TO_COUT1_DELAY     0.277                 15.969  2       
clk_generation/n14441                                        NET DELAY               0.000                 15.969  2       
clk_generation/add_6_add_5_23/CI0->clk_generation/add_6_add_5_23/CO0
                                          SLICE_R14C14D      CIN0_TO_COUT0_DELAY     0.277                 16.246  2       
clk_generation/n27955                                        NET DELAY               0.000                 16.246  2       
clk_generation/add_6_add_5_23/CI1->clk_generation/add_6_add_5_23/CO1
                                          SLICE_R14C14D      CIN1_TO_COUT1_DELAY     0.277                 16.523  2       
clk_generation/n14443                                        NET DELAY               0.555                 17.078  2       
clk_generation/add_6_add_5_25/CI0->clk_generation/add_6_add_5_25/CO0
                                          SLICE_R14C15A      CIN0_TO_COUT0_DELAY     0.277                 17.355  2       
clk_generation/n27958                                        NET DELAY               0.661                 18.016  2       
clk_generation/add_6_add_5_25/D1->clk_generation/add_6_add_5_25/S1
                                          SLICE_R14C15A      D1_TO_F1_DELAY          0.449                 18.465  1       
clk_generation/n167[24]                                      NET DELAY               2.432                 20.897  1       
clk_generation/i3301_2_lut/A->clk_generation/i3301_2_lut/Z
                                          SLICE_R15C15A      C1_TO_F1_DELAY          0.476                 21.373  1       
clk_generation/n41[24]                                       NET DELAY               0.000                 21.373  1       
clk_generation/counter_2_304mhz__i24/D                       ENDPOINT                0.000                 21.373  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY               5.499                 26.332  18      
{clk_generation/counter_2_304mhz__i25/CK   clk_generation/counter_2_304mhz__i24/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(21.372)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        4.761  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i13/Q  (SLICE_R13C13C)
Path End         : clk_generation/counter_2_304mhz__i3/D  (SLICE_R13C12A)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.840 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  18      
clk_generation/clk_48mhz                                     NET DELAY           5.499                  5.499  18      
{clk_generation/counter_2_304mhz__i13/CK   clk_generation/counter_2_304mhz__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clk_generation/counter_2_304mhz__i13/CK->clk_generation/counter_2_304mhz__i13/Q
                                          SLICE_R13C13C      CLK_TO_Q0_DELAY     1.388                  6.887  2       
clk_generation/counter_2_304mhz[13]                          NET DELAY           3.331                 10.218  2       
clk_generation/i17_4_lut/D->clk_generation/i17_4_lut/Z
                                          SLICE_R15C14C      A0_TO_F0_DELAY      0.449                 10.667  1       
clk_generation/n44_adj_5571                                  NET DELAY           3.146                 13.813  1       
clk_generation/i25_4_lut/C->clk_generation/i25_4_lut/Z
                                          SLICE_R13C14A      A1_TO_F1_DELAY      0.449                 14.262  1       
clk_generation/n52_adj_5575                                  NET DELAY           2.485                 16.747  1       
clk_generation/i1_4_lut/C->clk_generation/i1_4_lut/Z
                                          SLICE_R13C13B      B1_TO_F1_DELAY      0.449                 17.196  33      
clk_generation/n17860                                        NET DELAY           3.622                 20.818  33      
clk_generation/i3281_2_lut/B->clk_generation/i3281_2_lut/Z
                                          SLICE_R13C12A      C0_TO_F0_DELAY      0.476                 21.294  1       
clk_generation/n41[3]                                        NET DELAY           0.000                 21.294  1       
clk_generation/counter_2_304mhz__i3/D                        ENDPOINT            0.000                 21.294  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  18      
clk_generation/clk_48mhz                                     NET DELAY           5.499                 26.332  18      
{clk_generation/counter_2_304mhz__i3/CK   clk_generation/counter_2_304mhz__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(21.293)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    4.840  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clk_generation/clk_divided_2_304mhz/D    |    1.913 ns 
clk_generation/counter_2_304mhz__i13/D   |    2.713 ns 
clk_generation/counter_2_304mhz__i15/D   |    3.143 ns 
clk_generation/counter_2_304mhz__i17/D   |    3.143 ns 
clk_generation/counter_2_304mhz__i19/D   |    3.143 ns 
clk_generation/counter_2_304mhz__i21/D   |    3.143 ns 
clk_generation/counter_2_304mhz__i27/D   |    3.143 ns 
clk_generation/counter_2_304mhz__i28/D   |    3.143 ns 
clk_generation/counter_2_304mhz__i31/D   |    3.143 ns 
clk_generation/counter_2_304mhz__i30/D   |    3.143 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_generation/clk_divided_2_304mhz/Q  (SLICE_R13C2A)
Path End         : clk_generation/clk_divided_2_304mhz/D  (SLICE_R13C2A)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
clk_generation/clk_divided_2_304mhz/CK                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/clk_divided_2_304mhz/CK->clk_generation/clk_divided_2_304mhz/Q
                                          SLICE_R13C2A       CLK_TO_Q0_DELAY  0.779                  3.863  222     
halfbandx3/clk_c                                             NET DELAY        0.882                  4.745  222     
clk_generation/i1_2_lut/A->clk_generation/i1_2_lut/Z
                                          SLICE_R13C2A       C0_TO_F0_DELAY   0.252                  4.997  1       
clk_generation/n17870                                        NET DELAY        0.000                  4.997  1       
clk_generation/clk_divided_2_304mhz/D                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
clk_generation/clk_divided_2_304mhz/CK                       CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i19/Q  (SLICE_R13C14C)
Path End         : clk_generation/counter_2_304mhz__i13/D  (SLICE_R13C13C)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 4
Delay Ratio      : 43.4% (route), 56.6% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.713 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i19/CK   clk_generation/counter_2_304mhz__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/counter_2_304mhz__i19/CK->clk_generation/counter_2_304mhz__i19/Q
                                          SLICE_R13C14C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generation/counter_2_304mhz[19]                          NET DELAY        0.882                  4.745  2       
clk_generation/i20_4_lut/C->clk_generation/i20_4_lut/Z
                                          SLICE_R13C13B      C0_TO_F0_DELAY   0.252                  4.997  1       
clk_generation/n47_adj_5576                                  NET DELAY        0.148                  5.145  1       
clk_generation/i1_4_lut/A->clk_generation/i1_4_lut/Z
                                          SLICE_R13C13B      C1_TO_F1_DELAY   0.252                  5.397  33      
clk_generation/n17860                                        NET DELAY        0.148                  5.545  33      
clk_generation/i3312_2_lut/B->clk_generation/i3312_2_lut/Z
                                          SLICE_R13C13C      C0_TO_F0_DELAY   0.252                  5.797  1       
clk_generation/n41[13]                                       NET DELAY        0.000                  5.797  1       
clk_generation/counter_2_304mhz__i13/D                       ENDPOINT         0.000                  5.797  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i13/CK   clk_generation/counter_2_304mhz__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.797  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 2.713  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i15/Q  (SLICE_R15C13B)
Path End         : clk_generation/counter_2_304mhz__i15/D  (SLICE_R15C13B)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i15/CK   clk_generation/counter_2_304mhz__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/counter_2_304mhz__i15/CK->clk_generation/counter_2_304mhz__i15/Q
                                          SLICE_R15C13B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generation/counter_2_304mhz[15]                          NET DELAY        0.912                  4.775  2       
clk_generation/add_6_add_5_17/B0->clk_generation/add_6_add_5_17/S0
                                          SLICE_R14C14A      B0_TO_F0_DELAY   0.266                  5.041  1       
clk_generation/n167[15]                                      NET DELAY        0.934                  5.975  1       
clk_generation/i3310_2_lut/A->clk_generation/i3310_2_lut/Z
                                          SLICE_R15C13B      D0_TO_F0_DELAY   0.252                  6.227  1       
clk_generation/n41[15]                                       NET DELAY        0.000                  6.227  1       
clk_generation/counter_2_304mhz__i15/D                       ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i15/CK   clk_generation/counter_2_304mhz__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i17/Q  (SLICE_R13C14D)
Path End         : clk_generation/counter_2_304mhz__i17/D  (SLICE_R13C14D)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i17/CK   clk_generation/counter_2_304mhz__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/counter_2_304mhz__i17/CK->clk_generation/counter_2_304mhz__i17/Q
                                          SLICE_R13C14D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generation/counter_2_304mhz[17]                          NET DELAY        0.912                  4.775  2       
clk_generation/add_6_add_5_19/B0->clk_generation/add_6_add_5_19/S0
                                          SLICE_R14C14B      B0_TO_F0_DELAY   0.266                  5.041  1       
clk_generation/n167[17]                                      NET DELAY        0.934                  5.975  1       
clk_generation/i3308_2_lut/A->clk_generation/i3308_2_lut/Z
                                          SLICE_R13C14D      D0_TO_F0_DELAY   0.252                  6.227  1       
clk_generation/n41[17]                                       NET DELAY        0.000                  6.227  1       
clk_generation/counter_2_304mhz__i17/D                       ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i17/CK   clk_generation/counter_2_304mhz__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i19/Q  (SLICE_R13C14C)
Path End         : clk_generation/counter_2_304mhz__i19/D  (SLICE_R13C14C)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i19/CK   clk_generation/counter_2_304mhz__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/counter_2_304mhz__i19/CK->clk_generation/counter_2_304mhz__i19/Q
                                          SLICE_R13C14C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generation/counter_2_304mhz[19]                          NET DELAY        0.912                  4.775  2       
clk_generation/add_6_add_5_21/B0->clk_generation/add_6_add_5_21/S0
                                          SLICE_R14C14C      B0_TO_F0_DELAY   0.266                  5.041  1       
clk_generation/n167[19]                                      NET DELAY        0.934                  5.975  1       
clk_generation/i3306_2_lut/A->clk_generation/i3306_2_lut/Z
                                          SLICE_R13C14C      D0_TO_F0_DELAY   0.252                  6.227  1       
clk_generation/n41[19]                                       NET DELAY        0.000                  6.227  1       
clk_generation/counter_2_304mhz__i19/D                       ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i19/CK   clk_generation/counter_2_304mhz__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i21/Q  (SLICE_R15C14B)
Path End         : clk_generation/counter_2_304mhz__i21/D  (SLICE_R15C14B)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i21/CK   clk_generation/counter_2_304mhz__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/counter_2_304mhz__i21/CK->clk_generation/counter_2_304mhz__i21/Q
                                          SLICE_R15C14B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generation/counter_2_304mhz[21]                          NET DELAY        0.912                  4.775  2       
clk_generation/add_6_add_5_23/B0->clk_generation/add_6_add_5_23/S0
                                          SLICE_R14C14D      B0_TO_F0_DELAY   0.266                  5.041  1       
clk_generation/n167[21]                                      NET DELAY        0.934                  5.975  1       
clk_generation/i3304_2_lut/A->clk_generation/i3304_2_lut/Z
                                          SLICE_R15C14B      D0_TO_F0_DELAY   0.252                  6.227  1       
clk_generation/n41[21]                                       NET DELAY        0.000                  6.227  1       
clk_generation/counter_2_304mhz__i21/D                       ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i21/CK   clk_generation/counter_2_304mhz__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i27/Q  (SLICE_R15C15D)
Path End         : clk_generation/counter_2_304mhz__i27/D  (SLICE_R15C15D)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i27/CK   clk_generation/counter_2_304mhz__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/counter_2_304mhz__i27/CK->clk_generation/counter_2_304mhz__i27/Q
                                          SLICE_R15C15D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generation/counter_2_304mhz[27]                          NET DELAY        0.912                  4.775  2       
clk_generation/add_6_add_5_29/B0->clk_generation/add_6_add_5_29/S0
                                          SLICE_R14C15C      B0_TO_F0_DELAY   0.266                  5.041  1       
clk_generation/n167[27]                                      NET DELAY        0.934                  5.975  1       
clk_generation/i3298_2_lut/A->clk_generation/i3298_2_lut/Z
                                          SLICE_R15C15D      D0_TO_F0_DELAY   0.252                  6.227  1       
clk_generation/n41[27]                                       NET DELAY        0.000                  6.227  1       
clk_generation/counter_2_304mhz__i27/D                       ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i27/CK   clk_generation/counter_2_304mhz__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i28/Q  (SLICE_R13C15B)
Path End         : clk_generation/counter_2_304mhz__i28/D  (SLICE_R13C15B)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i29/CK   clk_generation/counter_2_304mhz__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/counter_2_304mhz__i28/CK->clk_generation/counter_2_304mhz__i28/Q
                                          SLICE_R13C15B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_generation/counter_2_304mhz[28]                          NET DELAY        0.912                  4.775  2       
clk_generation/add_6_add_5_29/B1->clk_generation/add_6_add_5_29/S1
                                          SLICE_R14C15C      B1_TO_F1_DELAY   0.266                  5.041  1       
clk_generation/n167[28]                                      NET DELAY        0.934                  5.975  1       
clk_generation/i3297_2_lut/A->clk_generation/i3297_2_lut/Z
                                          SLICE_R13C15B      D1_TO_F1_DELAY   0.252                  6.227  1       
clk_generation/n41[28]                                       NET DELAY        0.000                  6.227  1       
clk_generation/counter_2_304mhz__i28/D                       ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i29/CK   clk_generation/counter_2_304mhz__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i31/Q  (SLICE_R13C15D)
Path End         : clk_generation/counter_2_304mhz__i31/D  (SLICE_R13C15D)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i31/CK   clk_generation/counter_2_304mhz__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/counter_2_304mhz__i31/CK->clk_generation/counter_2_304mhz__i31/Q
                                          SLICE_R13C15D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
clk_generation/counter_2_304mhz[31]                          NET DELAY        0.912                  4.775  2       
clk_generation/add_6_add_5_33/B0->clk_generation/add_6_add_5_33/S0
                                          SLICE_R14C16A      B0_TO_F0_DELAY   0.266                  5.041  1       
clk_generation/n167[31]                                      NET DELAY        0.934                  5.975  1       
clk_generation/i3294_2_lut/A->clk_generation/i3294_2_lut/Z
                                          SLICE_R13C15D      D0_TO_F0_DELAY   0.252                  6.227  1       
clk_generation/n41[31]                                       NET DELAY        0.000                  6.227  1       
clk_generation/counter_2_304mhz__i31/D                       ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i31/CK   clk_generation/counter_2_304mhz__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_generation/counter_2_304mhz__i30/Q  (SLICE_R13C15D)
Path End         : clk_generation/counter_2_304mhz__i30/D  (SLICE_R13C15D)
Source Clock     : clk_generation/clk_48mhz (R)
Destination Clock: clk_generation/clk_48mhz (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i31/CK   clk_generation/counter_2_304mhz__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_generation/counter_2_304mhz__i30/CK->clk_generation/counter_2_304mhz__i30/Q
                                          SLICE_R13C15D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
clk_generation/counter_2_304mhz[30]                          NET DELAY        0.912                  4.775  2       
clk_generation/add_6_add_5_31/B1->clk_generation/add_6_add_5_31/S1
                                          SLICE_R14C15D      B1_TO_F1_DELAY   0.266                  5.041  1       
clk_generation/n167[30]                                      NET DELAY        0.934                  5.975  1       
clk_generation/i3295_2_lut/A->clk_generation/i3295_2_lut/Z
                                          SLICE_R13C15D      D1_TO_F1_DELAY   0.252                  6.227  1       
clk_generation/n41[30]                                       NET DELAY        0.000                  6.227  1       
clk_generation/counter_2_304mhz__i30/D                       ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clk_generation.hf_osc.osc_inst/CLKHF      HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
clk_generation/clk_48mhz                                     NET DELAY        3.084                  3.084  19      
{clk_generation/counter_2_304mhz__i31/CK   clk_generation/counter_2_304mhz__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



