{
  "module_name": "lp87565.h",
  "hash_id": "be35204120ae66d6ccaca6ba566428817979046356ef2fdd85d6077c78e7a85d",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/lp87565.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_LP87565_H\n#define __LINUX_MFD_LP87565_H\n\n#include <linux/i2c.h>\n#include <linux/regulator/driver.h>\n#include <linux/regulator/machine.h>\n\nenum lp87565_device_type {\n\tLP87565_DEVICE_TYPE_UNKNOWN\t= 0,\n\tLP87565_DEVICE_TYPE_LP87524_Q1,\n\tLP87565_DEVICE_TYPE_LP87561_Q1,\n\tLP87565_DEVICE_TYPE_LP87565_Q1,\n};\n\n \n#define LP87565_REG_DEV_REV\t\t0X00\n#define LP87565_REG_OTP_REV\t\t0X01\n#define LP87565_REG_BUCK0_CTRL_1\t\t0X02\n#define LP87565_REG_BUCK0_CTRL_2\t\t0X03\n\n#define LP87565_REG_BUCK1_CTRL_1\t\t0X04\n#define LP87565_REG_BUCK1_CTRL_2\t\t0X05\n\n#define LP87565_REG_BUCK2_CTRL_1\t\t0X06\n#define LP87565_REG_BUCK2_CTRL_2\t\t0X07\n\n#define LP87565_REG_BUCK3_CTRL_1\t\t0X08\n#define LP87565_REG_BUCK3_CTRL_2\t\t0X09\n\n#define LP87565_REG_BUCK0_VOUT\t\t\t0X0A\n#define LP87565_REG_BUCK0_FLOOR_VOUT\t\t0X0B\n\n#define LP87565_REG_BUCK1_VOUT\t\t\t0X0C\n#define LP87565_REG_BUCK1_FLOOR_VOUT\t\t0X0D\n\n#define LP87565_REG_BUCK2_VOUT\t\t\t0X0E\n#define LP87565_REG_BUCK2_FLOOR_VOUT\t\t0X0F\n\n#define LP87565_REG_BUCK3_VOUT\t\t\t0X10\n#define LP87565_REG_BUCK3_FLOOR_VOUT\t\t0X11\n\n#define LP87565_REG_BUCK0_DELAY\t\t\t0X12\n#define LP87565_REG_BUCK1_DELAY\t\t\t0X13\n\n#define LP87565_REG_BUCK2_DELAY\t\t\t0X14\n#define LP87565_REG_BUCK3_DELAY\t\t\t0X15\n\n#define LP87565_REG_GPO2_DELAY\t\t\t0X16\n#define LP87565_REG_GPO3_DELAY\t\t\t0X17\n#define LP87565_REG_RESET\t\t\t0X18\n#define LP87565_REG_CONFIG\t\t\t0X19\n\n#define LP87565_REG_INT_TOP_1\t\t\t0X1A\n#define LP87565_REG_INT_TOP_2\t\t\t0X1B\n\n#define LP87565_REG_INT_BUCK_0_1\t\t0X1C\n#define LP87565_REG_INT_BUCK_2_3\t\t0X1D\n#define LP87565_REG_TOP_STAT\t\t\t0X1E\n#define LP87565_REG_BUCK_0_1_STAT\t\t0X1F\n#define LP87565_REG_BUCK_2_3_STAT\t\t0x20\n\n#define LP87565_REG_TOP_MASK_1\t\t\t0x21\n#define LP87565_REG_TOP_MASK_2\t\t\t0x22\n\n#define LP87565_REG_BUCK_0_1_MASK\t\t0x23\n#define LP87565_REG_BUCK_2_3_MASK\t\t0x24\n#define LP87565_REG_SEL_I_LOAD\t\t\t0x25\n\n#define LP87565_REG_I_LOAD_2\t\t\t0x26\n#define LP87565_REG_I_LOAD_1\t\t\t0x27\n\n#define LP87565_REG_PGOOD_CTRL1\t\t\t0x28\n#define LP87565_REG_PGOOD_CTRL2\t\t\t0x29\n#define LP87565_REG_PGOOD_FLT\t\t\t0x2A\n#define LP87565_REG_PLL_CTRL\t\t\t0x2B\n#define LP87565_REG_PIN_FUNCTION\t\t0x2C\n#define LP87565_REG_GPIO_CONFIG\t\t\t0x2D\n#define LP87565_REG_GPIO_IN\t\t\t0x2E\n#define LP87565_REG_GPIO_OUT\t\t\t0x2F\n\n#define LP87565_REG_MAX\t\t\tLP87565_REG_GPIO_OUT\n\n \n#define LP87565_DEV_REV_DEV_ID\t\t\t0xC0\n#define LP87565_DEV_REV_ALL_LAYER\t\t0x30\n#define LP87565_DEV_REV_METAL_LAYER\t\t0x0F\n\n#define LP87565_OTP_REV_OTP_ID\t\t\t0xFF\n\n#define LP87565_BUCK_CTRL_1_EN\t\t\tBIT(7)\n#define LP87565_BUCK_CTRL_1_EN_PIN_CTRL\t\tBIT(6)\n#define LP87565_BUCK_CTRL_1_PIN_SELECT_EN\t0x30\n\n#define LP87565_BUCK_CTRL_1_ROOF_FLOOR_EN\tBIT(3)\n#define LP87565_BUCK_CTRL_1_RDIS_EN\t\tBIT(2)\n#define LP87565_BUCK_CTRL_1_FPWM\t\tBIT(1)\n \n#define LP87565_BUCK_CTRL_1_FPWM_MP_0_2\t\tBIT(0)\n\n#define LP87565_BUCK_CTRL_2_ILIM\t\t0x38\n#define LP87565_BUCK_CTRL_2_SLEW_RATE\t\t0x07\n\n#define LP87565_BUCK_VSET\t\t\t0xFF\n#define LP87565_BUCK_FLOOR_VSET\t\t\t0xFF\n\n#define LP87565_BUCK_SHUTDOWN_DELAY\t\t0xF0\n#define LP87565_BUCK_STARTUP_DELAY\t\t0x0F\n\n#define LP87565_GPIO_SHUTDOWN_DELAY\t\t0xF0\n#define LP87565_GPIO_STARTUP_DELAY\t\t0x0F\n\n#define LP87565_RESET_SW_RESET\t\t\tBIT(0)\n\n#define LP87565_CONFIG_DOUBLE_DELAY\t\tBIT(7)\n#define LP87565_CONFIG_CLKIN_PD\t\t\tBIT(6)\n#define LP87565_CONFIG_EN4_PD\t\t\tBIT(5)\n#define LP87565_CONFIG_EN3_PD\t\t\tBIT(4)\n#define LP87565_CONFIG_TDIE_WARN_LEVEL\t\tBIT(3)\n#define LP87565_CONFIG_EN2_PD\t\t\tBIT(2)\n#define LP87565_CONFIG_EN1_PD\t\t\tBIT(1)\n\n#define LP87565_INT_GPIO\t\t\tBIT(7)\n#define LP87565_INT_BUCK23\t\t\tBIT(6)\n#define LP87565_INT_BUCK01\t\t\tBIT(5)\n#define LP87565_NO_SYNC_CLK\t\t\tBIT(4)\n#define LP87565_TDIE_SD\t\t\t\tBIT(3)\n#define LP87565_TDIE_WARN\t\t\tBIT(2)\n#define LP87565_INT_OVP\t\t\t\tBIT(1)\n#define LP87565_I_LOAD_READY\t\t\tBIT(0)\n\n#define LP87565_INT_TOP2_RESET_REG\t\tBIT(0)\n\n#define LP87565_BUCK1_PG_INT\t\t\tBIT(6)\n#define LP87565_BUCK1_SC_INT\t\t\tBIT(5)\n#define LP87565_BUCK1_ILIM_INT\t\t\tBIT(4)\n#define LP87565_BUCK0_PG_INT\t\t\tBIT(2)\n#define LP87565_BUCK0_SC_INT\t\t\tBIT(1)\n#define LP87565_BUCK0_ILIM_INT\t\t\tBIT(0)\n\n#define LP87565_BUCK3_PG_INT\t\t\tBIT(6)\n#define LP87565_BUCK3_SC_INT\t\t\tBIT(5)\n#define LP87565_BUCK3_ILIM_INT\t\t\tBIT(4)\n#define LP87565_BUCK2_PG_INT\t\t\tBIT(2)\n#define LP87565_BUCK2_SC_INT\t\t\tBIT(1)\n#define LP87565_BUCK2_ILIM_INT\t\t\tBIT(0)\n\n#define LP87565_SYNC_CLK_STAT\t\t\tBIT(4)\n#define LP87565_TDIE_SD_STAT\t\t\tBIT(3)\n#define LP87565_TDIE_WARN_STAT\t\t\tBIT(2)\n#define LP87565_OVP_STAT\t\t\tBIT(1)\n\n#define LP87565_BUCK1_STAT\t\t\tBIT(7)\n#define LP87565_BUCK1_PG_STAT\t\t\tBIT(6)\n#define LP87565_BUCK1_ILIM_STAT\t\t\tBIT(4)\n#define LP87565_BUCK0_STAT\t\t\tBIT(3)\n#define LP87565_BUCK0_PG_STAT\t\t\tBIT(2)\n#define LP87565_BUCK0_ILIM_STAT\t\t\tBIT(0)\n\n#define LP87565_BUCK3_STAT\t\t\tBIT(7)\n#define LP87565_BUCK3_PG_STAT\t\t\tBIT(6)\n#define LP87565_BUCK3_ILIM_STAT\t\t\tBIT(4)\n#define LP87565_BUCK2_STAT\t\t\tBIT(3)\n#define LP87565_BUCK2_PG_STAT\t\t\tBIT(2)\n#define LP87565_BUCK2_ILIM_STAT\t\t\tBIT(0)\n\n#define LPL87565_GPIO_MASK\t\t\tBIT(7)\n#define LPL87565_SYNC_CLK_MASK\t\t\tBIT(4)\n#define LPL87565_TDIE_WARN_MASK\t\t\tBIT(2)\n#define LPL87565_I_LOAD_READY_MASK\t\tBIT(0)\n\n#define LPL87565_RESET_REG_MASK\t\t\tBIT(0)\n\n#define LPL87565_BUCK1_PG_MASK\t\t\tBIT(6)\n#define LPL87565_BUCK1_ILIM_MASK\t\tBIT(4)\n#define LPL87565_BUCK0_PG_MASK\t\t\tBIT(2)\n#define LPL87565_BUCK0_ILIM_MASK\t\tBIT(0)\n\n#define LPL87565_BUCK3_PG_MASK\t\t\tBIT(6)\n#define LPL87565_BUCK3_ILIM_MASK\t\tBIT(4)\n#define LPL87565_BUCK2_PG_MASK\t\t\tBIT(2)\n#define LPL87565_BUCK2_ILIM_MASK\t\tBIT(0)\n\n#define LP87565_LOAD_CURRENT_BUCK_SELECT\t0x3\n\n#define LP87565_I_LOAD2_BUCK_LOAD_CURRENT\t0x3\n#define LP87565_I_LOAD1_BUCK_LOAD_CURRENT\t0xFF\n\n#define LP87565_PG3_SEL\t\t\t\t0xC0\n#define LP87565_PG2_SEL\t\t\t\t0x30\n#define LP87565_PG1_SEL\t\t\t\t0x0C\n#define LP87565_PG0_SEL\t\t\t\t0x03\n\n#define LP87565_HALF_DAY\t\t\tBIT(7)\n#define LP87565_EN_PG0_NINT\t\t\tBIT(6)\n#define LP87565_PGOOD_SET_DELAY\t\t\tBIT(5)\n#define LP87565_EN_PGFLT_STAT\t\t\tBIT(4)\n#define LP87565_PGOOD_WINDOW\t\t\tBIT(2)\n#define LP87565_PGOOD_OD\t\t\tBIT(1)\n#define LP87565_PGOOD_POL\t\t\tBIT(0)\n\n#define LP87565_PG3_FLT\t\t\t\tBIT(3)\n#define LP87565_PG2_FLT\t\t\t\tBIT(2)\n#define LP87565_PG1_FLT\t\t\t\tBIT(1)\n#define LP87565_PG0_FLT\t\t\t\tBIT(0)\n\n#define LP87565_PLL_MODE\t\t\t0xC0\n#define LP87565_EXT_CLK_FREQ\t\t\t0x1F\n\n#define LP87565_EN_SPREAD_SPEC\t\t\tBIT(7)\n#define LP87565_EN_PIN_CTRL_GPIO3\t\tBIT(6)\n#define LP87565_EN_PIN_SELECT_GPIO3\t\tBIT(5)\n#define LP87565_EN_PIN_CTRL_GPIO2\t\tBIT(4)\n#define LP87565_EN_PIN_SELECT_GPIO2\t\tBIT(3)\n#define LP87565_GPIO3_SEL\t\t\tBIT(2)\n#define LP87565_GPIO2_SEL\t\t\tBIT(1)\n#define LP87565_GPIO1_SEL\t\t\tBIT(0)\n\n#define LP87565_GPIO3_OD\t\t\tBIT(6)\n#define LP87565_GPIO2_OD\t\t\tBIT(5)\n#define LP87565_GPIO1_OD\t\t\tBIT(4)\n#define LP87565_GPIO3_DIR\t\t\tBIT(2)\n#define LP87565_GPIO2_DIR\t\t\tBIT(1)\n#define LP87565_GPIO1_DIR\t\t\tBIT(0)\n\n#define LP87565_GPIO3_IN\t\t\tBIT(2)\n#define LP87565_GPIO2_IN\t\t\tBIT(1)\n#define LP87565_GPIO1_IN\t\t\tBIT(0)\n\n#define LP87565_GPIO3_OUT\t\t\tBIT(2)\n#define LP87565_GPIO2_OUT\t\t\tBIT(1)\n#define LP87565_GPIO1_OUT\t\t\tBIT(0)\n\n \nstruct lp87565 {\n\tstruct device *dev;\n\tu8 rev;\n\tu8 dev_type;\n\tstruct regmap *regmap;\n\tstruct gpio_desc *reset_gpio;\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}