

<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
"http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<title>
HTML Logger Summary v. 0.2 <Python3.0
</title>
<style type="text/css"> 

table {
    width:100%;
   /* border:1px solid black; */
}

th, td {
    border:1px solid black; 
    text-align:center;
    vertical-align:text-top;
}

.typeDiv {
    border:1px solid black;
    padding:7px 7px 13px;
}

h1 {
    margin-top:3px;
</style>

</head>
<body>
<A name='top'> </A>
<A href='./log.html'> Back to complete log </A> <br>
<table>
<tr>
<th> <A href='#Error'>Errors(6)</A></th>
<th> <A href='#Warning'>Warnings(9)</A></th>
<th> <A href='#Information'>Informations(62)</A></th>
</tr>
<tr>
<td>
<A href='#CMD-036'>CMD-036(5)</A><br>
<A href='#PWR-201'>PWR-201(1)</A><br>
</td>
<td>
<A href='#PWR-890'>PWR-890(1)</A><br>
<A href='#TIM-134'>TIM-134(1)</A><br>
<A href='#UCN-4'>UCN-4(1)</A><br>
<A href='#UID-101'>UID-101(1)</A><br>
<A href='#UID-348'>UID-348(1)</A><br>
<A href='#UID-606'>UID-606(3)</A><br>
<A href='#UID-95'>UID-95(1)</A><br>
</td>
<td>
<A href='#DDB-72'>DDB-72(1)</A><br>
<A href='#INFO-100'>INFO-100(1)</A><br>
<A href='#LINT-99'>LINT-99(2)</A><br>
<A href='#OPT-1206'>OPT-1206(13)</A><br>
<A href='#OPT-1208'>OPT-1208(1)</A><br>
<A href='#OPT-1318'>OPT-1318(2)</A><br>
<A href='#OPT-1500'>OPT-1500(2)</A><br>
<A href='#PWR-24'>PWR-24(2)</A><br>
<A href='#PWR-536'>PWR-536(4)</A><br>
<A href='#PWR-6'>PWR-6(2)</A><br>
<A href='#PWR-636'>PWR-636(1)</A><br>
<A href='#PWR-730'>PWR-730(2)</A><br>
<A href='#PWR-806'>PWR-806(20)</A><br>
<A href='#PWR-850'>PWR-850(2)</A><br>
<A href='#SEC-104'>SEC-104(1)</A><br>
<A href='#UID-282'>UID-282(1)</A><br>
<A href='#UID-85'>UID-85(3)</A><br>
<A href='#UISN-27'>UISN-27(1)</A><br>
<A href='#WT-3'>WT-3(1)</A><br>
</td>
</tr>
</table>
<div class='typeDiv'> <h1> <A name='Error'>Errors: </A> </h1>
<div class='tagDiv'> <h2> <A name='CMD-036'>CMD-036 </A> </h2>
(1) Error:&nbsp;Value&nbsp;for&nbsp;list&nbsp;'clock_list'&nbsp;must&nbsp;have&nbsp;1&nbsp;elements.&nbsp;(CMD-036)<br>
(4) Error:&nbsp;Value&nbsp;for&nbsp;list&nbsp;'object_list'&nbsp;must&nbsp;have&nbsp;1&nbsp;elements.&nbsp;(CMD-036)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='PWR-201'>PWR-201 </A> </h2>
(1) Error:&nbsp;Cannot&nbsp;find&nbsp;the&nbsp;SAIF&nbsp;file&nbsp;(./inputs/tb.fsdb.saif).&nbsp;(PWR-201)<br>
<A href='#top'> Back to top </A> <br>
</div>
</div>
<div class='typeDiv'> <h1> <A name='Warning'>Warnings: </A> </h1>
<div class='tagDiv'> <h2> <A name='PWR-890'>PWR-890 </A> </h2>
(1) Warning:&nbsp;Use&nbsp;of&nbsp;power_opto_extra_high_dynamic_power_effort&nbsp;is&nbsp;not&nbsp;recommended.&nbsp;This&nbsp;variable&nbsp;is&nbsp;obsolete&nbsp;and&nbsp;has&nbsp;no&nbsp;impact&nbsp;on&nbsp;optimization.&nbsp;It&nbsp;will&nbsp;be&nbsp;removed&nbsp;in&nbsp;a&nbsp;future&nbsp;release.&nbsp;(PWR-890)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='TIM-134'>TIM-134 </A> </h2>
(1) Warning:&nbsp;Design&nbsp;'fc_12'&nbsp;contains&nbsp;1&nbsp;high-fanout&nbsp;nets.&nbsp;A&nbsp;fanout&nbsp;number&nbsp;of&nbsp;1000&nbsp;will&nbsp;be&nbsp;used&nbsp;for&nbsp;delay&nbsp;calculations&nbsp;involving&nbsp;these&nbsp;nets.&nbsp;(TIM-134)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='UCN-4'>UCN-4 </A> </h2>
(1) Warning:&nbsp;The&nbsp;specified&nbsp;replacement&nbsp;character&nbsp;(_)&nbsp;is&nbsp;conflicting&nbsp;with&nbsp;the&nbsp;specified&nbsp;allowed&nbsp;or&nbsp;restricted&nbsp;character.&nbsp;&nbsp;&nbsp;(UCN-4)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='UID-101'>UID-101 </A> </h2>
(1) Warning:&nbsp;Attribute&nbsp;'sources'&nbsp;does&nbsp;not&nbsp;exist&nbsp;on&nbsp;clock&nbsp;'clk'.&nbsp;(UID-101)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='UID-348'>UID-348 </A> </h2>
(1) Warning:&nbsp;Creating&nbsp;virtual&nbsp;clock&nbsp;named&nbsp;'clk'&nbsp;with&nbsp;no&nbsp;sources.&nbsp;(UID-348)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='UID-606'>UID-606 </A> </h2>
(1) Warning:&nbsp;Transferring&nbsp;ideal_net&nbsp;attribute&nbsp;onto&nbsp;the&nbsp;driver&nbsp;pin&nbsp;clk&nbsp;of&nbsp;net&nbsp;clk.&nbsp;(UID-606)<br>
(1) Warning:&nbsp;Transferring&nbsp;ideal_net&nbsp;attribute&nbsp;onto&nbsp;the&nbsp;driver&nbsp;pin&nbsp;weight_addr_reg[7]/Q&nbsp;of&nbsp;net&nbsp;weight_addr[7].&nbsp;(UID-606)<br>
(1) Warning:&nbsp;Transferring&nbsp;ideal_net&nbsp;attribute&nbsp;onto&nbsp;the&nbsp;driver&nbsp;pin&nbsp;weight&nbsp;of&nbsp;net&nbsp;weight.&nbsp;(UID-606)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='UID-95'>UID-95 </A> </h2>
(1) Warning:&nbsp;Can't&nbsp;find&nbsp;clock&nbsp;'rclkmain'&nbsp;in&nbsp;design&nbsp;'fc_12'.&nbsp;(UID-95)<br>
<A href='#top'> Back to top </A> <br>
</div>
</div>
<div class='typeDiv'> <h1> <A name='Information'>Informations: </A> </h1>
<div class='tagDiv'> <h2> <A name='DDB-72'>DDB-72 </A> </h2>
(1) Information:&nbsp;Added&nbsp;key&nbsp;list&nbsp;'DesignWare'&nbsp;to&nbsp;design&nbsp;'fc_12'.&nbsp;(DDB-72)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='INFO-100'>INFO-100 </A> </h2>
(1) Information:&nbsp;Variable&nbsp;'compile_slack_driven_buffering'&nbsp;is&nbsp;obsolete&nbsp;and&nbsp;is&nbsp;being&nbsp;ignored.&nbsp;(INFO-100)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='LINT-99'>LINT-99 </A> </h2>
(2) Information:&nbsp;There&nbsp;are&nbsp;7&nbsp;potential&nbsp;problems&nbsp;in&nbsp;your&nbsp;design.&nbsp;Please&nbsp;run&nbsp;'check_design'&nbsp;for&nbsp;more&nbsp;information.&nbsp;(LINT-99)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='OPT-1206'>OPT-1206 </A> </h2>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum10_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum01_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum04_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum00_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'dout_r_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum21_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum12_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum05_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum03_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum20_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum02_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
(1) Information:&nbsp;The&nbsp;register&nbsp;'sum11_reg_0_'&nbsp;is&nbsp;a&nbsp;constant&nbsp;and&nbsp;will&nbsp;be&nbsp;removed.&nbsp;(OPT-1206)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='OPT-1208'>OPT-1208 </A> </h2>
(1) Information:&nbsp;Sequential&nbsp;output&nbsp;inversion&nbsp;is&nbsp;enabled.&nbsp;&nbsp;SVF&nbsp;file&nbsp;must&nbsp;be&nbsp;used&nbsp;for&nbsp;formal&nbsp;verification.&nbsp;(OPT-1208)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='OPT-1318'>OPT-1318 </A> </h2>
(2) Information:&nbsp;Starting&nbsp;from&nbsp;2013.12&nbsp;release,&nbsp;constant&nbsp;propagation&nbsp;is&nbsp;enabled&nbsp;even&nbsp;when&nbsp;boundary&nbsp;optimization&nbsp;is&nbsp;disabled.&nbsp;(OPT-1318)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='OPT-1500'>OPT-1500 </A> </h2>
(2) Information:&nbsp;Running&nbsp;optimization&nbsp;using&nbsp;a&nbsp;maximum&nbsp;of&nbsp;8&nbsp;cores.&nbsp;(OPT-1500)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='PWR-24'>PWR-24 </A> </h2>
(2) Information:&nbsp;The&nbsp;target&nbsp;library(s)&nbsp;contains&nbsp;cell(s),&nbsp;other&nbsp;than&nbsp;black&nbsp;boxes,&nbsp;that&nbsp;are&nbsp;not&nbsp;characterized&nbsp;for&nbsp;internal&nbsp;power.&nbsp;(PWR-24)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='PWR-536'>PWR-536 </A> </h2>
(2) Information:&nbsp;The&nbsp;library&nbsp;cell&nbsp;'BUSHOLDVHS'&nbsp;in&nbsp;the&nbsp;library&nbsp;'scc55nll_vhs_rvt_ss_v1p08_125c_basic'&nbsp;is&nbsp;not&nbsp;characterized&nbsp;for&nbsp;internal&nbsp;power.&nbsp;(PWR-536)<br>
(2) Information:&nbsp;The&nbsp;library&nbsp;cell&nbsp;'LVT_BUSHOLDVHS'&nbsp;in&nbsp;the&nbsp;library&nbsp;'scc55nll_vhs_lvt_ss_v1p08_125c_basic'&nbsp;is&nbsp;not&nbsp;characterized&nbsp;for&nbsp;internal&nbsp;power.&nbsp;(PWR-536)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='PWR-6'>PWR-6 </A> </h2>
(2) Information:&nbsp;Propagating&nbsp;switching&nbsp;activity&nbsp;(low&nbsp;effort&nbsp;zero&nbsp;delay&nbsp;simulation).&nbsp;(PWR-6)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='PWR-636'>PWR-636 </A> </h2>
(1) Information:&nbsp;Writing&nbsp;SAIF&nbsp;name&nbsp;mapping&nbsp;information&nbsp;into&nbsp;the&nbsp;PT-PX&nbsp;name&nbsp;mapping&nbsp;file&nbsp;'outputs/fc_12_mapped.SAIF.namemap'.&nbsp;(PWR-636)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='PWR-730'>PWR-730 </A> </h2>
(2) Information:&nbsp;Performing&nbsp;clock-gating&nbsp;on&nbsp;design&nbsp;fc_12.&nbsp;(PWR-730)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='PWR-806'>PWR-806 </A> </h2>
(1) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;fc_12_DW01_inc_J1_0,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(2) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;SNPS_CLOCK_GATE_HIGH_fc_12_1,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(1) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;fc_12_DW01_inc_J1_1,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(2) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;SNPS_CLOCK_GATE_HIGH_fc_12_2,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(2) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;SNPS_CLOCK_GATE_HIGH_fc_12_5,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(2) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;SNPS_CLOCK_GATE_HIGH_fc_12_6,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(1) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;fc_12_DW01_add_J1_0,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(1) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;fc_12_DW01_add_J1_1,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(2) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;SNPS_CLOCK_GATE_HIGH_fc_12_3,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(2) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;SNPS_CLOCK_GATE_HIGH_fc_12_0,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(2) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;SNPS_CLOCK_GATE_HIGH_fc_12_4,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(1) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;fc_12_DW01_inc_J1_2,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
(1) Information:&nbsp;Skipping&nbsp;clock&nbsp;gating&nbsp;on&nbsp;design&nbsp;fc_12_DW01_add_J1_2,&nbsp;since&nbsp;there&nbsp;are&nbsp;no&nbsp;registers.&nbsp;(PWR-806)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='PWR-850'>PWR-850 </A> </h2>
(2) Information:&nbsp;Performing&nbsp;power&nbsp;optimization.&nbsp;(PWR-850)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='SEC-104'>SEC-104 </A> </h2>
(1) Information:&nbsp;Checking&nbsp;out&nbsp;the&nbsp;license&nbsp;'DesignWare'.&nbsp;(SEC-104)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='UID-282'>UID-282 </A> </h2>
(1) Information:&nbsp;Annotated&nbsp;'cell'&nbsp;delays&nbsp;are&nbsp;assumed&nbsp;to&nbsp;include&nbsp;load&nbsp;delay.&nbsp;(UID-282)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='UID-85'>UID-85 </A> </h2>
(3) Information:&nbsp;Updating&nbsp;design&nbsp;information...&nbsp;(UID-85)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='UISN-27'>UISN-27 </A> </h2>
(1) Information:&nbsp;Evaluating&nbsp;DesignWare&nbsp;library&nbsp;utilization.&nbsp;(UISN-27)<br>
<A href='#top'> Back to top </A> <br>
</div>
<div class='tagDiv'> <h2> <A name='WT-3'>WT-3 </A> </h2>
(1) Information:&nbsp;Writing&nbsp;timing&nbsp;information&nbsp;to&nbsp;file&nbsp;'/home/ygl/code/BNN_accelerator/ic2/ic2/dc_syn/outputs/fc_12_mapped.sdf'.&nbsp;(WT-3)<br>
<A href='#top'> Back to top </A> <br>
</div>
</div>
<A href='./log.html'> Back to complete log </A> <br>
<br>
</body>
</html>
