// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="parseEvents,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z007sclg225-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=11.263200,HLS_SYN_LAT=200024,HLS_SYN_TPT=none,HLS_SYN_MEM=40,HLS_SYN_DSP=76,HLS_SYN_FF=4307,HLS_SYN_LUT=9535}" *)

module parseEvents (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_dout,
        data_empty_n,
        data_read,
        eventsArraySize,
        eventSlice_din,
        eventSlice_full_n,
        eventSlice_write
);

parameter    ap_ST_fsm_state1 = 44'd1;
parameter    ap_ST_fsm_state2 = 44'd2;
parameter    ap_ST_fsm_state3 = 44'd4;
parameter    ap_ST_fsm_pp0_stage0 = 44'd8;
parameter    ap_ST_fsm_pp0_stage1 = 44'd16;
parameter    ap_ST_fsm_pp0_stage2 = 44'd32;
parameter    ap_ST_fsm_pp0_stage3 = 44'd64;
parameter    ap_ST_fsm_pp0_stage4 = 44'd128;
parameter    ap_ST_fsm_pp0_stage5 = 44'd256;
parameter    ap_ST_fsm_pp0_stage6 = 44'd512;
parameter    ap_ST_fsm_pp0_stage7 = 44'd1024;
parameter    ap_ST_fsm_pp0_stage8 = 44'd2048;
parameter    ap_ST_fsm_pp0_stage9 = 44'd4096;
parameter    ap_ST_fsm_pp0_stage10 = 44'd8192;
parameter    ap_ST_fsm_pp0_stage11 = 44'd16384;
parameter    ap_ST_fsm_pp0_stage12 = 44'd32768;
parameter    ap_ST_fsm_pp0_stage13 = 44'd65536;
parameter    ap_ST_fsm_pp0_stage14 = 44'd131072;
parameter    ap_ST_fsm_pp0_stage15 = 44'd262144;
parameter    ap_ST_fsm_pp0_stage16 = 44'd524288;
parameter    ap_ST_fsm_pp0_stage17 = 44'd1048576;
parameter    ap_ST_fsm_pp0_stage18 = 44'd2097152;
parameter    ap_ST_fsm_pp0_stage19 = 44'd4194304;
parameter    ap_ST_fsm_pp0_stage20 = 44'd8388608;
parameter    ap_ST_fsm_pp0_stage21 = 44'd16777216;
parameter    ap_ST_fsm_pp0_stage22 = 44'd33554432;
parameter    ap_ST_fsm_pp0_stage23 = 44'd67108864;
parameter    ap_ST_fsm_pp0_stage24 = 44'd134217728;
parameter    ap_ST_fsm_pp0_stage25 = 44'd268435456;
parameter    ap_ST_fsm_pp0_stage26 = 44'd536870912;
parameter    ap_ST_fsm_pp0_stage27 = 44'd1073741824;
parameter    ap_ST_fsm_pp0_stage28 = 44'd2147483648;
parameter    ap_ST_fsm_pp0_stage29 = 44'd4294967296;
parameter    ap_ST_fsm_pp0_stage30 = 44'd8589934592;
parameter    ap_ST_fsm_pp0_stage31 = 44'd17179869184;
parameter    ap_ST_fsm_pp0_stage32 = 44'd34359738368;
parameter    ap_ST_fsm_pp0_stage33 = 44'd68719476736;
parameter    ap_ST_fsm_pp0_stage34 = 44'd137438953472;
parameter    ap_ST_fsm_pp0_stage35 = 44'd274877906944;
parameter    ap_ST_fsm_pp0_stage36 = 44'd549755813888;
parameter    ap_ST_fsm_pp0_stage37 = 44'd1099511627776;
parameter    ap_ST_fsm_pp0_stage38 = 44'd2199023255552;
parameter    ap_ST_fsm_pp0_stage39 = 44'd4398046511104;
parameter    ap_ST_fsm_state65 = 44'd8796093022208;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data_dout;
input   data_empty_n;
output   data_read;
input  [31:0] eventsArraySize;
output  [31:0] eventSlice_din;
input   eventSlice_full_n;
output   eventSlice_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_read;
reg eventSlice_write;

(* fsm_encoding = "none" *) reg   [43:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] glPLActiveSliceIdx_V;
reg   [1:0] glPLTminus1SliceIdx_s;
reg   [1:0] glPLTminus2SliceIdx_s;
reg   [9:0] glPLSlices_V_0_address0;
reg    glPLSlices_V_0_ce0;
wire   [35:0] glPLSlices_V_0_q0;
reg   [9:0] glPLSlices_V_0_address1;
reg    glPLSlices_V_0_ce1;
reg    glPLSlices_V_0_we1;
wire   [35:0] glPLSlices_V_0_q1;
reg   [9:0] glPLSlices_V_1_address0;
reg    glPLSlices_V_1_ce0;
wire   [35:0] glPLSlices_V_1_q0;
reg   [9:0] glPLSlices_V_1_address1;
reg    glPLSlices_V_1_ce1;
reg    glPLSlices_V_1_we1;
wire   [35:0] glPLSlices_V_1_q1;
reg   [9:0] glPLSlices_V_2_address0;
reg    glPLSlices_V_2_ce0;
wire   [35:0] glPLSlices_V_2_q0;
reg   [9:0] glPLSlices_V_2_address1;
reg    glPLSlices_V_2_ce1;
reg    glPLSlices_V_2_we1;
wire   [35:0] glPLSlices_V_2_q1;
reg   [9:0] glPLSlices_V_3_address0;
reg    glPLSlices_V_3_ce0;
wire   [35:0] glPLSlices_V_3_q0;
reg   [9:0] glPLSlices_V_3_address1;
reg    glPLSlices_V_3_ce1;
reg    glPLSlices_V_3_we1;
wire   [35:0] glPLSlices_V_3_q1;
reg   [9:0] glPLSlices_V_4_address0;
reg    glPLSlices_V_4_ce0;
wire   [35:0] glPLSlices_V_4_q0;
reg   [9:0] glPLSlices_V_4_address1;
reg    glPLSlices_V_4_ce1;
reg    glPLSlices_V_4_we1;
wire   [35:0] glPLSlices_V_4_q1;
reg   [9:0] glPLSlices_V_5_address0;
reg    glPLSlices_V_5_ce0;
wire   [35:0] glPLSlices_V_5_q0;
reg   [9:0] glPLSlices_V_5_address1;
reg    glPLSlices_V_5_ce1;
reg    glPLSlices_V_5_we1;
wire   [35:0] glPLSlices_V_5_q1;
reg   [9:0] glPLSlices_V_6_address0;
reg    glPLSlices_V_6_ce0;
wire   [35:0] glPLSlices_V_6_q0;
reg   [9:0] glPLSlices_V_6_address1;
reg    glPLSlices_V_6_ce1;
reg    glPLSlices_V_6_we1;
wire   [35:0] glPLSlices_V_6_q1;
reg   [9:0] glPLSlices_V_7_address0;
reg    glPLSlices_V_7_ce0;
wire   [35:0] glPLSlices_V_7_q0;
reg   [9:0] glPLSlices_V_7_address1;
reg    glPLSlices_V_7_ce1;
reg    glPLSlices_V_7_we1;
wire   [35:0] glPLSlices_V_7_q1;
reg   [9:0] glPLSlices_V_8_address0;
reg    glPLSlices_V_8_ce0;
wire   [35:0] glPLSlices_V_8_q0;
reg   [9:0] glPLSlices_V_8_address1;
reg    glPLSlices_V_8_ce1;
reg    glPLSlices_V_8_we1;
wire   [35:0] glPLSlices_V_8_q1;
reg   [9:0] glPLSlices_V_9_address0;
reg    glPLSlices_V_9_ce0;
wire   [35:0] glPLSlices_V_9_q0;
reg   [9:0] glPLSlices_V_9_address1;
reg    glPLSlices_V_9_ce1;
reg    glPLSlices_V_9_we1;
wire   [35:0] glPLSlices_V_9_q1;
reg   [9:0] glPLSlices_V_10_address0;
reg    glPLSlices_V_10_ce0;
wire   [35:0] glPLSlices_V_10_q0;
reg   [9:0] glPLSlices_V_10_address1;
reg    glPLSlices_V_10_ce1;
reg    glPLSlices_V_10_we1;
wire   [35:0] glPLSlices_V_10_q1;
reg   [9:0] glPLSlices_V_11_address0;
reg    glPLSlices_V_11_ce0;
wire   [35:0] glPLSlices_V_11_q0;
reg   [9:0] glPLSlices_V_11_address1;
reg    glPLSlices_V_11_ce1;
reg    glPLSlices_V_11_we1;
wire   [35:0] glPLSlices_V_11_q1;
reg   [9:0] glPLSlices_V_12_address0;
reg    glPLSlices_V_12_ce0;
wire   [35:0] glPLSlices_V_12_q0;
reg   [9:0] glPLSlices_V_12_address1;
reg    glPLSlices_V_12_ce1;
reg    glPLSlices_V_12_we1;
wire   [35:0] glPLSlices_V_12_q1;
reg   [9:0] glPLSlices_V_13_address0;
reg    glPLSlices_V_13_ce0;
wire   [35:0] glPLSlices_V_13_q0;
reg   [9:0] glPLSlices_V_13_address1;
reg    glPLSlices_V_13_ce1;
reg    glPLSlices_V_13_we1;
wire   [35:0] glPLSlices_V_13_q1;
reg   [9:0] glPLSlices_V_14_address0;
reg    glPLSlices_V_14_ce0;
wire   [35:0] glPLSlices_V_14_q0;
reg   [9:0] glPLSlices_V_14_address1;
reg    glPLSlices_V_14_ce1;
reg    glPLSlices_V_14_we1;
wire   [35:0] glPLSlices_V_14_q1;
reg   [9:0] glPLSlices_V_15_address0;
reg    glPLSlices_V_15_ce0;
wire   [35:0] glPLSlices_V_15_q0;
reg   [9:0] glPLSlices_V_15_address1;
reg    glPLSlices_V_15_ce1;
reg    glPLSlices_V_15_we1;
wire   [35:0] glPLSlices_V_15_q1;
reg   [9:0] glPLSlices_V_16_address0;
reg    glPLSlices_V_16_ce0;
wire   [35:0] glPLSlices_V_16_q0;
reg   [9:0] glPLSlices_V_16_address1;
reg    glPLSlices_V_16_ce1;
reg    glPLSlices_V_16_we1;
wire   [35:0] glPLSlices_V_16_q1;
reg   [9:0] glPLSlices_V_17_address0;
reg    glPLSlices_V_17_ce0;
wire   [35:0] glPLSlices_V_17_q0;
reg   [9:0] glPLSlices_V_17_address1;
reg    glPLSlices_V_17_ce1;
reg    glPLSlices_V_17_we1;
wire   [35:0] glPLSlices_V_17_q1;
reg   [9:0] glPLSlices_V_18_address0;
reg    glPLSlices_V_18_ce0;
wire   [35:0] glPLSlices_V_18_q0;
reg   [9:0] glPLSlices_V_18_address1;
reg    glPLSlices_V_18_ce1;
reg    glPLSlices_V_18_we1;
wire   [35:0] glPLSlices_V_18_q1;
reg   [9:0] glPLSlices_V_19_address0;
reg    glPLSlices_V_19_ce0;
wire   [35:0] glPLSlices_V_19_q0;
reg   [9:0] glPLSlices_V_19_address1;
reg    glPLSlices_V_19_ce1;
reg    glPLSlices_V_19_we1;
wire   [35:0] glPLSlices_V_19_q1;
reg   [3:0] refBlock_V_0_0;
reg   [3:0] targetBlocks_V_0_0;
reg   [3:0] refBlock_V_1_1;
reg   [3:0] targetBlocks_V_1_1;
reg   [3:0] refBlock_V_2_2;
reg   [3:0] targetBlocks_V_2_2;
reg   [3:0] refBlock_V_3_3;
reg   [3:0] targetBlocks_V_3_3;
reg   [3:0] refBlock_V_4_4;
reg   [3:0] targetBlocks_V_4_4;
reg   [3:0] refBlock_V_5_5;
reg   [3:0] targetBlocks_V_5_5;
reg   [3:0] refBlock_V_6_6;
reg   [3:0] targetBlocks_V_6_6;
reg   [3:0] refBlock_V_7_7;
reg   [3:0] targetBlocks_V_7_7;
reg   [3:0] refBlock_V_8_8;
reg   [3:0] targetBlocks_V_8_8;
reg   [3:0] refBlock_V_9_9;
reg   [3:0] targetBlocks_V_9_9;
reg   [3:0] refBlock_V_10_10;
reg   [3:0] targetBlocks_V_10_10;
reg   [3:0] refBlock_V_11_11;
reg   [3:0] targetBlocks_V_11_11;
reg   [3:0] refBlock_V_12_12;
reg   [3:0] targetBlocks_V_12_12;
reg   [3:0] refBlock_V_13_13;
reg   [3:0] targetBlocks_V_13_13;
reg   [3:0] targetBlocks_V_14_1;
reg   [3:0] targetBlocks_V_14_2;
reg   [3:0] targetBlocks_V_14_3;
reg   [3:0] targetBlocks_V_14_4;
reg   [3:0] targetBlocks_V_14_5;
reg   [3:0] targetBlocks_V_14_6;
reg   [3:0] targetBlocks_V_14_7;
reg   [3:0] targetBlocks_V_14_8;
reg   [3:0] targetBlocks_V_14_9;
reg   [3:0] targetBlocks_V_14_10;
reg   [3:0] targetBlocks_V_14_11;
reg   [3:0] targetBlocks_V_14_12;
reg   [3:0] targetBlocks_V_14_13;
reg   [3:0] refBlock_V_14_14;
reg   [3:0] targetBlocks_V_14_14;
reg   [15:0] sum;
reg   [15:0] glCnt;
reg    data_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_5_reg_3466;
reg    eventSlice_blk_n;
wire    ap_CS_fsm_pp0_stage20;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage20;
reg   [0:0] tmp_5_reg_3466_pp0_iter1_reg;
reg   [30:0] p_08_rec_reg_1561;
wire   [10:0] tmp_8_fu_2714_p2;
reg   [10:0] tmp_8_reg_3461;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_5_fu_2724_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state44_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [30:0] i_fu_2729_p2;
reg   [30:0] i_reg_3470;
wire   [0:0] tmp_7_fu_2735_p2;
reg   [0:0] tmp_7_reg_3475;
reg   [0:0] tmp_7_reg_3475_pp0_iter1_reg;
wire   [3:0] tmp_31_fu_2741_p1;
reg   [3:0] tmp_31_reg_3479;
reg   [3:0] tmp_31_reg_3479_pp0_iter1_reg;
reg   [14:0] x_reg_3483;
reg    ap_block_state5_pp0_stage1_iter0;
wire    ap_block_state45_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [14:0] y_reg_3490;
reg   [0:0] tmp_13_reg_3497;
reg   [0:0] tmp_30_reg_3501;
wire   [10:0] tmp_15_fu_2799_p2;
reg   [10:0] tmp_15_reg_3506;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state22_pp0_stage18_iter0;
wire    ap_block_state62_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_11001;
wire   [14:0] grp_fu_2773_p2;
reg   [14:0] arrayNo_reg_3511;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state23_pp0_stage19_iter0;
wire    ap_block_state63_pp0_stage19_iter1;
wire    ap_block_pp0_stage19_11001;
wire   [5:0] tmp_14_fu_2804_p1;
reg   [5:0] tmp_14_reg_3516;
reg   [9:0] glPLSlices_V_0_addr_reg_3520;
reg   [9:0] glPLSlices_V_1_addr_reg_3526;
reg   [9:0] glPLSlices_V_10_addr_reg_3532;
reg   [9:0] glPLSlices_V_11_addr_reg_3538;
reg   [9:0] glPLSlices_V_12_addr_reg_3544;
reg   [9:0] glPLSlices_V_13_addr_reg_3550;
reg   [9:0] glPLSlices_V_14_addr_reg_3556;
reg   [9:0] glPLSlices_V_15_addr_reg_3562;
reg   [9:0] glPLSlices_V_16_addr_reg_3568;
reg   [9:0] glPLSlices_V_17_addr_reg_3574;
reg   [9:0] glPLSlices_V_18_addr_reg_3580;
reg   [9:0] glPLSlices_V_19_addr_reg_3586;
reg   [9:0] glPLSlices_V_2_addr_reg_3592;
reg   [9:0] glPLSlices_V_3_addr_reg_3598;
reg   [9:0] glPLSlices_V_4_addr_reg_3604;
reg   [9:0] glPLSlices_V_5_addr_reg_3610;
reg   [9:0] glPLSlices_V_6_addr_reg_3616;
reg   [9:0] glPLSlices_V_7_addr_reg_3622;
reg   [9:0] glPLSlices_V_8_addr_reg_3628;
reg   [9:0] glPLSlices_V_9_addr_reg_3634;
wire   [23:0] tmp1_fu_3105_p2;
reg   [23:0] tmp1_reg_3640;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state25_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire   [24:0] tmp_16_fu_3355_p2;
reg   [24:0] tmp_16_reg_3645;
wire  signed [24:0] tmp_10_cast_fu_3393_p1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
wire    ap_block_state43_pp0_stage39_iter0;
wire    ap_block_pp0_stage39_subdone;
wire    ap_CS_fsm_pp0_stage39;
wire    ap_block_state24_pp0_stage20_iter0;
reg    ap_block_state64_pp0_stage20_iter1;
reg    ap_block_pp0_stage20_subdone;
wire    grp_calcOF_fu_1673_ap_start;
wire    grp_calcOF_fu_1673_ap_done;
wire    grp_calcOF_fu_1673_ap_idle;
wire    grp_calcOF_fu_1673_ap_ready;
reg    grp_calcOF_fu_1673_ap_ce;
wire   [15:0] grp_calcOF_fu_1673_y;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_15_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_15_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_15_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_15_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_0_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_0_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_0_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_0_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_5_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_5_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_5_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_5_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_10_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_10_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_10_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_10_ce1;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_0_0;
wire    grp_calcOF_fu_1673_refBlock_V_0_0_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_0_0;
wire    grp_calcOF_fu_1673_targetBlocks_V_0_0_ap_vld;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_16_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_16_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_16_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_16_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_1_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_1_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_1_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_1_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_6_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_6_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_6_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_6_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_11_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_11_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_11_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_11_ce1;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_1_1;
wire    grp_calcOF_fu_1673_refBlock_V_1_1_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_1_1;
wire    grp_calcOF_fu_1673_targetBlocks_V_1_1_ap_vld;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_17_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_17_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_17_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_17_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_2_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_2_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_2_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_2_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_7_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_7_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_7_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_7_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_12_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_12_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_12_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_12_ce1;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_2_2;
wire    grp_calcOF_fu_1673_refBlock_V_2_2_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_2_2;
wire    grp_calcOF_fu_1673_targetBlocks_V_2_2_ap_vld;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_18_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_18_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_18_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_18_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_3_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_3_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_3_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_3_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_8_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_8_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_8_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_8_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_13_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_13_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_13_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_13_ce1;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_3_3;
wire    grp_calcOF_fu_1673_refBlock_V_3_3_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_3_3;
wire    grp_calcOF_fu_1673_targetBlocks_V_3_3_ap_vld;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_19_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_19_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_19_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_19_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_4_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_4_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_4_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_4_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_9_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_9_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_9_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_9_ce1;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_14_address0;
wire    grp_calcOF_fu_1673_glPLSlices_V_14_ce0;
wire   [9:0] grp_calcOF_fu_1673_glPLSlices_V_14_address1;
wire    grp_calcOF_fu_1673_glPLSlices_V_14_ce1;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_4_4;
wire    grp_calcOF_fu_1673_refBlock_V_4_4_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_4_4;
wire    grp_calcOF_fu_1673_targetBlocks_V_4_4_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_5_5;
wire    grp_calcOF_fu_1673_refBlock_V_5_5_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_5_5;
wire    grp_calcOF_fu_1673_targetBlocks_V_5_5_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_6_6;
wire    grp_calcOF_fu_1673_refBlock_V_6_6_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_6_6;
wire    grp_calcOF_fu_1673_targetBlocks_V_6_6_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_7_7;
wire    grp_calcOF_fu_1673_refBlock_V_7_7_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_7_7;
wire    grp_calcOF_fu_1673_targetBlocks_V_7_7_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_8_8;
wire    grp_calcOF_fu_1673_refBlock_V_8_8_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_8_8;
wire    grp_calcOF_fu_1673_targetBlocks_V_8_8_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_9_9;
wire    grp_calcOF_fu_1673_refBlock_V_9_9_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_9_9;
wire    grp_calcOF_fu_1673_targetBlocks_V_9_9_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_10_10;
wire    grp_calcOF_fu_1673_refBlock_V_10_10_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_10_10;
wire    grp_calcOF_fu_1673_targetBlocks_V_10_10_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_11_11;
wire    grp_calcOF_fu_1673_refBlock_V_11_11_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_11_11;
wire    grp_calcOF_fu_1673_targetBlocks_V_11_11_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_12_12;
wire    grp_calcOF_fu_1673_refBlock_V_12_12_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_12_12;
wire    grp_calcOF_fu_1673_targetBlocks_V_12_12_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_13_13;
wire    grp_calcOF_fu_1673_refBlock_V_13_13_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_13_13;
wire    grp_calcOF_fu_1673_targetBlocks_V_13_13_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_1;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_1_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_2;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_2_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_3;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_3_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_4;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_4_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_5;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_5_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_6;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_6_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_7;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_7_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_8;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_8_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_9;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_9_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_10;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_10_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_11;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_11_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_12;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_12_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_13;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_13_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_refBlock_V_14_14;
wire    grp_calcOF_fu_1673_refBlock_V_14_14_ap_vld;
wire   [3:0] grp_calcOF_fu_1673_targetBlocks_V_14_14;
wire    grp_calcOF_fu_1673_targetBlocks_V_14_14_ap_vld;
wire    ap_block_state26_pp0_stage22_iter0_ignore_call0;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state27_pp0_stage23_iter0_ignore_call0;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state28_pp0_stage24_iter0_ignore_call0;
wire    ap_block_pp0_stage24_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state29_pp0_stage25_iter0_ignore_call0;
wire    ap_block_pp0_stage25_11001;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state30_pp0_stage26_iter0_ignore_call0;
wire    ap_block_pp0_stage26_11001;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state31_pp0_stage27_iter0_ignore_call0;
wire    ap_block_pp0_stage27_11001;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state32_pp0_stage28_iter0_ignore_call0;
wire    ap_block_pp0_stage28_11001;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state33_pp0_stage29_iter0_ignore_call0;
wire    ap_block_pp0_stage29_11001;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state34_pp0_stage30_iter0_ignore_call0;
wire    ap_block_pp0_stage30_11001;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state35_pp0_stage31_iter0_ignore_call0;
wire    ap_block_pp0_stage31_11001;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_state36_pp0_stage32_iter0_ignore_call0;
wire    ap_block_pp0_stage32_11001;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_state37_pp0_stage33_iter0_ignore_call0;
wire    ap_block_pp0_stage33_11001;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_state38_pp0_stage34_iter0_ignore_call0;
wire    ap_block_pp0_stage34_11001;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_state39_pp0_stage35_iter0_ignore_call0;
wire    ap_block_pp0_stage35_11001;
wire    ap_CS_fsm_pp0_stage35;
wire    ap_block_state40_pp0_stage36_iter0_ignore_call0;
wire    ap_block_pp0_stage36_11001;
wire    ap_CS_fsm_pp0_stage36;
wire    ap_block_state41_pp0_stage37_iter0_ignore_call0;
wire    ap_block_pp0_stage37_11001;
wire    ap_CS_fsm_pp0_stage37;
wire    ap_block_state42_pp0_stage38_iter0_ignore_call0;
wire    ap_block_pp0_stage38_11001;
wire    ap_CS_fsm_pp0_stage38;
wire    ap_block_state43_pp0_stage39_iter0_ignore_call0;
wire    ap_block_pp0_stage39_11001;
wire    ap_block_state6_pp0_stage2_iter0_ignore_call0;
wire    ap_block_state46_pp0_stage2_iter1_ignore_call0;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state7_pp0_stage3_iter0_ignore_call0;
wire    ap_block_state47_pp0_stage3_iter1_ignore_call0;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state8_pp0_stage4_iter0_ignore_call0;
wire    ap_block_state48_pp0_stage4_iter1_ignore_call0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state9_pp0_stage5_iter0_ignore_call0;
wire    ap_block_state49_pp0_stage5_iter1_ignore_call0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state10_pp0_stage6_iter0_ignore_call0;
wire    ap_block_state50_pp0_stage6_iter1_ignore_call0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state11_pp0_stage7_iter0_ignore_call0;
wire    ap_block_state51_pp0_stage7_iter1_ignore_call0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state12_pp0_stage8_iter0_ignore_call0;
wire    ap_block_state52_pp0_stage8_iter1_ignore_call0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state13_pp0_stage9_iter0_ignore_call0;
wire    ap_block_state53_pp0_stage9_iter1_ignore_call0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state14_pp0_stage10_iter0_ignore_call0;
wire    ap_block_state54_pp0_stage10_iter1_ignore_call0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state15_pp0_stage11_iter0_ignore_call0;
wire    ap_block_state55_pp0_stage11_iter1_ignore_call0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state16_pp0_stage12_iter0_ignore_call0;
wire    ap_block_state56_pp0_stage12_iter1_ignore_call0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state17_pp0_stage13_iter0_ignore_call0;
wire    ap_block_state57_pp0_stage13_iter1_ignore_call0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state18_pp0_stage14_iter0_ignore_call0;
wire    ap_block_state58_pp0_stage14_iter1_ignore_call0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state19_pp0_stage15_iter0_ignore_call0;
wire    ap_block_state59_pp0_stage15_iter1_ignore_call0;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state20_pp0_stage16_iter0_ignore_call0;
wire    ap_block_state60_pp0_stage16_iter1_ignore_call0;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state21_pp0_stage17_iter0_ignore_call0;
wire    ap_block_state61_pp0_stage17_iter1_ignore_call0;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage17;
reg   [0:0] glPLActiveSliceIdx_V_2_reg_1465;
wire   [0:0] tmp_fu_2630_p2;
reg   [1:0] glPLActiveSliceIdx_V_3_reg_1479;
reg   [0:0] glPLActiveSliceIdx_V_4_reg_1491;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_2_fu_2648_p2;
reg   [1:0] glPLActiveSliceIdx_V_5_reg_1503;
reg   [1:0] glPLActiveSliceIdx_V_6_reg_1516;
reg   [0:0] ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4;
wire   [0:0] tmp_4_fu_2666_p2;
reg   [1:0] ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4;
reg   [1:0] ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4;
reg   [30:0] ap_phi_mux_p_08_rec_phi_fu_1565_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28;
wire   [3:0] ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1572;
wire    ap_block_pp0_stage19;
reg   [3:0] ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54;
wire   [3:0] ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1605;
reg   [24:0] ap_phi_mux_storemerge_phi_fu_1667_p4;
reg   [24:0] ap_phi_reg_pp0_iter1_storemerge_reg_1664;
reg    ap_block_pp0_stage20_11001;
wire   [24:0] ap_phi_reg_pp0_iter0_storemerge_reg_1664;
reg    grp_calcOF_fu_1673_ap_start_reg;
wire   [15:0] x_cast_fu_3075_p1;
wire    ap_block_pp0_stage21;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire  signed [63:0] tmp_15_cast2_fu_2808_p1;
reg    ap_block_pp0_stage20_01001;
wire   [15:0] tmp_17_fu_3412_p2;
reg   [15:0] i_op_assign_fu_1142;
wire   [15:0] localCnt_fu_3402_p2;
reg   [35:0] tmp_29_fu_3045_p4;
wire   [9:0] tmp_3_fu_2690_p3;
wire   [5:0] tmp_6_fu_2702_p3;
wire   [10:0] p_shl_cast_fu_2698_p1;
wire   [10:0] p_shl1_cast_fu_2710_p1;
wire   [31:0] i_cast_fu_2720_p1;
wire   [14:0] grp_fu_2773_p0;
wire   [5:0] grp_fu_2773_p1;
wire   [31:0] mul_fu_3429_p2;
wire   [10:0] newIndex1_cast_fu_2790_p4;
wire   [15:0] tmpData_V_fu_2834_p21;
wire   [16:0] tmp_s_fu_2880_p3;
wire   [35:0] tmpData_V_fu_2834_p22;
wire   [31:0] tmp_15_cast_fu_2887_p1;
wire   [16:0] index_assign_1_s_fu_2899_p2;
wire   [31:0] index_assign_1_cast_fu_2905_p1;
wire   [16:0] index_assign_1_1_fu_2917_p2;
wire   [31:0] index_assign_1_1_cas_fu_2923_p1;
wire   [16:0] index_assign_1_2_fu_2935_p2;
wire   [31:0] index_assign_1_2_cas_fu_2941_p1;
wire   [0:0] tmp_21_fu_2945_p3;
wire   [0:0] tmp_20_fu_2927_p3;
wire   [0:0] tmp_19_fu_2909_p3;
wire   [0:0] tmp_18_fu_2891_p3;
wire   [3:0] p_Result_4_3_fu_2953_p5;
wire   [3:0] tmpTmpData_V_fu_2965_p2;
wire   [0:0] tmp_22_fu_2971_p1;
wire   [63:0] p_Repl2_1_fu_2975_p1;
wire   [0:0] tmp_24_fu_2989_p3;
reg   [35:0] tmp_23_fu_2979_p4;
wire   [63:0] p_Repl2_1_1_fu_2997_p1;
wire   [0:0] tmp_26_fu_3011_p3;
reg   [35:0] tmp_25_fu_3001_p4;
wire   [63:0] p_Repl2_1_2_fu_3019_p1;
wire   [0:0] tmp_28_fu_3033_p3;
reg   [35:0] tmp_27_fu_3023_p4;
wire   [63:0] p_Repl2_1_3_fu_3041_p1;
wire   [22:0] tmp_11_fu_3083_p3;
wire   [16:0] tmp_12_fu_3094_p3;
wire   [23:0] tmp_13_cast_fu_3101_p1;
wire   [23:0] tmp_19_cast_cast_fu_3090_p1;
wire  signed [4:0] tmp_22_cast_fu_3189_p1;
wire  signed [4:0] tmp_23_cast_fu_3328_p1;
wire   [4:0] tmp3_fu_3335_p2;
wire  signed [16:0] tmp3_cast_fu_3341_p1;
wire  signed [16:0] tmp_21_cast_fu_3115_p1;
wire   [16:0] tmp2_fu_3345_p2;
wire  signed [24:0] tmp2_cast_cast_fu_3351_p1;
wire   [24:0] tmp1_cast_fu_3332_p1;
wire  signed [17:0] rhs_V_fu_3369_p1;
wire   [17:0] lhs_V_fu_3361_p1;
wire  signed [17:0] rhs_V_1_cast_fu_3383_p1;
wire   [17:0] r_V_fu_3373_p2;
wire   [17:0] r_V_1_fu_3387_p2;
wire   [16:0] mul_fu_3429_p0;
wire   [14:0] mul_fu_3429_p1;
reg    grp_fu_2773_ce;
wire    ap_CS_fsm_state65;
reg   [43:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_state6_pp0_stage2_iter0;
wire    ap_block_state46_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_state7_pp0_stage3_iter0;
wire    ap_block_state47_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state8_pp0_stage4_iter0;
wire    ap_block_state48_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_state9_pp0_stage5_iter0;
wire    ap_block_state49_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_state10_pp0_stage6_iter0;
wire    ap_block_state50_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_state11_pp0_stage7_iter0;
wire    ap_block_state51_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_state12_pp0_stage8_iter0;
wire    ap_block_state52_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_state13_pp0_stage9_iter0;
wire    ap_block_state53_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_state14_pp0_stage10_iter0;
wire    ap_block_state54_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_state15_pp0_stage11_iter0;
wire    ap_block_state55_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_state16_pp0_stage12_iter0;
wire    ap_block_state56_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_state17_pp0_stage13_iter0;
wire    ap_block_state57_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_state18_pp0_stage14_iter0;
wire    ap_block_state58_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_state19_pp0_stage15_iter0;
wire    ap_block_state59_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_state20_pp0_stage16_iter0;
wire    ap_block_state60_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_state21_pp0_stage17_iter0;
wire    ap_block_state61_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_state26_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_state27_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_state28_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_state29_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_state30_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_state31_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_state32_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_state33_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_state34_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_state35_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_state36_pp0_stage32_iter0;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_state37_pp0_stage33_iter0;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_state38_pp0_stage34_iter0;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_state39_pp0_stage35_iter0;
wire    ap_block_pp0_stage35_subdone;
wire    ap_block_state40_pp0_stage36_iter0;
wire    ap_block_pp0_stage36_subdone;
wire    ap_block_state41_pp0_stage37_iter0;
wire    ap_block_pp0_stage37_subdone;
wire    ap_block_state42_pp0_stage38_iter0;
wire    ap_block_pp0_stage38_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] mul_fu_3429_p10;
reg    ap_condition_1295;
reg    ap_condition_1305;
reg    ap_condition_1311;
reg    ap_condition_1317;
reg    ap_condition_1323;
reg    ap_condition_1329;
reg    ap_condition_1335;
reg    ap_condition_1341;
reg    ap_condition_1347;
reg    ap_condition_1353;
reg    ap_condition_1359;
reg    ap_condition_1365;
reg    ap_condition_1371;
reg    ap_condition_1384;
reg    ap_condition_1300;

// power-on initialization
initial begin
#0 ap_CS_fsm = 44'd1;
#0 glPLActiveSliceIdx_V = 2'd0;
#0 glPLTminus1SliceIdx_s = 2'd0;
#0 glPLTminus2SliceIdx_s = 2'd0;
#0 refBlock_V_0_0 = 4'd0;
#0 targetBlocks_V_0_0 = 4'd0;
#0 refBlock_V_1_1 = 4'd0;
#0 targetBlocks_V_1_1 = 4'd0;
#0 refBlock_V_2_2 = 4'd0;
#0 targetBlocks_V_2_2 = 4'd0;
#0 refBlock_V_3_3 = 4'd0;
#0 targetBlocks_V_3_3 = 4'd0;
#0 refBlock_V_4_4 = 4'd0;
#0 targetBlocks_V_4_4 = 4'd0;
#0 refBlock_V_5_5 = 4'd0;
#0 targetBlocks_V_5_5 = 4'd0;
#0 refBlock_V_6_6 = 4'd0;
#0 targetBlocks_V_6_6 = 4'd0;
#0 refBlock_V_7_7 = 4'd0;
#0 targetBlocks_V_7_7 = 4'd0;
#0 refBlock_V_8_8 = 4'd0;
#0 targetBlocks_V_8_8 = 4'd0;
#0 refBlock_V_9_9 = 4'd0;
#0 targetBlocks_V_9_9 = 4'd0;
#0 refBlock_V_10_10 = 4'd0;
#0 targetBlocks_V_10_10 = 4'd0;
#0 refBlock_V_11_11 = 4'd0;
#0 targetBlocks_V_11_11 = 4'd0;
#0 refBlock_V_12_12 = 4'd0;
#0 targetBlocks_V_12_12 = 4'd0;
#0 refBlock_V_13_13 = 4'd0;
#0 targetBlocks_V_13_13 = 4'd0;
#0 targetBlocks_V_14_1 = 4'd0;
#0 targetBlocks_V_14_2 = 4'd0;
#0 targetBlocks_V_14_3 = 4'd0;
#0 targetBlocks_V_14_4 = 4'd0;
#0 targetBlocks_V_14_5 = 4'd0;
#0 targetBlocks_V_14_6 = 4'd0;
#0 targetBlocks_V_14_7 = 4'd0;
#0 targetBlocks_V_14_8 = 4'd0;
#0 targetBlocks_V_14_9 = 4'd0;
#0 targetBlocks_V_14_10 = 4'd0;
#0 targetBlocks_V_14_11 = 4'd0;
#0 targetBlocks_V_14_12 = 4'd0;
#0 targetBlocks_V_14_13 = 4'd0;
#0 refBlock_V_14_14 = 4'd0;
#0 targetBlocks_V_14_14 = 4'd0;
#0 sum = 16'd0;
#0 glCnt = 16'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_calcOF_fu_1673_ap_start_reg = 1'b0;
end

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_0_address0),
    .ce0(glPLSlices_V_0_ce0),
    .q0(glPLSlices_V_0_q0),
    .address1(glPLSlices_V_0_address1),
    .ce1(glPLSlices_V_0_ce1),
    .we1(glPLSlices_V_0_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_0_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_1_address0),
    .ce0(glPLSlices_V_1_ce0),
    .q0(glPLSlices_V_1_q0),
    .address1(glPLSlices_V_1_address1),
    .ce1(glPLSlices_V_1_ce1),
    .we1(glPLSlices_V_1_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_1_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_2_address0),
    .ce0(glPLSlices_V_2_ce0),
    .q0(glPLSlices_V_2_q0),
    .address1(glPLSlices_V_2_address1),
    .ce1(glPLSlices_V_2_ce1),
    .we1(glPLSlices_V_2_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_2_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_3_address0),
    .ce0(glPLSlices_V_3_ce0),
    .q0(glPLSlices_V_3_q0),
    .address1(glPLSlices_V_3_address1),
    .ce1(glPLSlices_V_3_ce1),
    .we1(glPLSlices_V_3_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_3_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_4_address0),
    .ce0(glPLSlices_V_4_ce0),
    .q0(glPLSlices_V_4_q0),
    .address1(glPLSlices_V_4_address1),
    .ce1(glPLSlices_V_4_ce1),
    .we1(glPLSlices_V_4_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_4_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_5_address0),
    .ce0(glPLSlices_V_5_ce0),
    .q0(glPLSlices_V_5_q0),
    .address1(glPLSlices_V_5_address1),
    .ce1(glPLSlices_V_5_ce1),
    .we1(glPLSlices_V_5_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_5_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_6_address0),
    .ce0(glPLSlices_V_6_ce0),
    .q0(glPLSlices_V_6_q0),
    .address1(glPLSlices_V_6_address1),
    .ce1(glPLSlices_V_6_ce1),
    .we1(glPLSlices_V_6_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_6_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_7_address0),
    .ce0(glPLSlices_V_7_ce0),
    .q0(glPLSlices_V_7_q0),
    .address1(glPLSlices_V_7_address1),
    .ce1(glPLSlices_V_7_ce1),
    .we1(glPLSlices_V_7_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_7_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_8_address0),
    .ce0(glPLSlices_V_8_ce0),
    .q0(glPLSlices_V_8_q0),
    .address1(glPLSlices_V_8_address1),
    .ce1(glPLSlices_V_8_ce1),
    .we1(glPLSlices_V_8_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_8_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_9_address0),
    .ce0(glPLSlices_V_9_ce0),
    .q0(glPLSlices_V_9_q0),
    .address1(glPLSlices_V_9_address1),
    .ce1(glPLSlices_V_9_ce1),
    .we1(glPLSlices_V_9_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_9_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_10_address0),
    .ce0(glPLSlices_V_10_ce0),
    .q0(glPLSlices_V_10_q0),
    .address1(glPLSlices_V_10_address1),
    .ce1(glPLSlices_V_10_ce1),
    .we1(glPLSlices_V_10_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_10_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_11_address0),
    .ce0(glPLSlices_V_11_ce0),
    .q0(glPLSlices_V_11_q0),
    .address1(glPLSlices_V_11_address1),
    .ce1(glPLSlices_V_11_ce1),
    .we1(glPLSlices_V_11_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_11_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_12_address0),
    .ce0(glPLSlices_V_12_ce0),
    .q0(glPLSlices_V_12_q0),
    .address1(glPLSlices_V_12_address1),
    .ce1(glPLSlices_V_12_ce1),
    .we1(glPLSlices_V_12_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_12_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_13_address0),
    .ce0(glPLSlices_V_13_ce0),
    .q0(glPLSlices_V_13_q0),
    .address1(glPLSlices_V_13_address1),
    .ce1(glPLSlices_V_13_ce1),
    .we1(glPLSlices_V_13_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_13_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_14_address0),
    .ce0(glPLSlices_V_14_ce0),
    .q0(glPLSlices_V_14_q0),
    .address1(glPLSlices_V_14_address1),
    .ce1(glPLSlices_V_14_ce1),
    .we1(glPLSlices_V_14_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_14_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_15_address0),
    .ce0(glPLSlices_V_15_ce0),
    .q0(glPLSlices_V_15_q0),
    .address1(glPLSlices_V_15_address1),
    .ce1(glPLSlices_V_15_ce1),
    .we1(glPLSlices_V_15_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_15_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_16_address0),
    .ce0(glPLSlices_V_16_ce0),
    .q0(glPLSlices_V_16_q0),
    .address1(glPLSlices_V_16_address1),
    .ce1(glPLSlices_V_16_ce1),
    .we1(glPLSlices_V_16_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_16_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_17_address0),
    .ce0(glPLSlices_V_17_ce0),
    .q0(glPLSlices_V_17_q0),
    .address1(glPLSlices_V_17_address1),
    .ce1(glPLSlices_V_17_ce1),
    .we1(glPLSlices_V_17_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_17_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_18_address0),
    .ce0(glPLSlices_V_18_ce0),
    .q0(glPLSlices_V_18_q0),
    .address1(glPLSlices_V_18_address1),
    .ce1(glPLSlices_V_18_ce1),
    .we1(glPLSlices_V_18_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_18_q1)
);

parseEvents_glPLSeOg #(
    .DataWidth( 36 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
glPLSlices_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_19_address0),
    .ce0(glPLSlices_V_19_ce0),
    .q0(glPLSlices_V_19_q0),
    .address1(glPLSlices_V_19_address1),
    .ce1(glPLSlices_V_19_ce1),
    .we1(glPLSlices_V_19_we1),
    .d1(tmp_29_fu_3045_p4),
    .q1(glPLSlices_V_19_q1)
);

calcOF grp_calcOF_fu_1673(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_calcOF_fu_1673_ap_start),
    .ap_done(grp_calcOF_fu_1673_ap_done),
    .ap_idle(grp_calcOF_fu_1673_ap_idle),
    .ap_ready(grp_calcOF_fu_1673_ap_ready),
    .ap_ce(grp_calcOF_fu_1673_ap_ce),
    .x(x_cast_fu_3075_p1),
    .y(grp_calcOF_fu_1673_y),
    .glPLTminus1SliceIdx_s(glPLTminus1SliceIdx_s),
    .glPLSlices_V_15_address0(grp_calcOF_fu_1673_glPLSlices_V_15_address0),
    .glPLSlices_V_15_ce0(grp_calcOF_fu_1673_glPLSlices_V_15_ce0),
    .glPLSlices_V_15_q0(glPLSlices_V_15_q0),
    .glPLSlices_V_15_address1(grp_calcOF_fu_1673_glPLSlices_V_15_address1),
    .glPLSlices_V_15_ce1(grp_calcOF_fu_1673_glPLSlices_V_15_ce1),
    .glPLSlices_V_15_q1(glPLSlices_V_15_q1),
    .glPLSlices_V_0_address0(grp_calcOF_fu_1673_glPLSlices_V_0_address0),
    .glPLSlices_V_0_ce0(grp_calcOF_fu_1673_glPLSlices_V_0_ce0),
    .glPLSlices_V_0_q0(glPLSlices_V_0_q0),
    .glPLSlices_V_0_address1(grp_calcOF_fu_1673_glPLSlices_V_0_address1),
    .glPLSlices_V_0_ce1(grp_calcOF_fu_1673_glPLSlices_V_0_ce1),
    .glPLSlices_V_0_q1(glPLSlices_V_0_q1),
    .glPLSlices_V_5_address0(grp_calcOF_fu_1673_glPLSlices_V_5_address0),
    .glPLSlices_V_5_ce0(grp_calcOF_fu_1673_glPLSlices_V_5_ce0),
    .glPLSlices_V_5_q0(glPLSlices_V_5_q0),
    .glPLSlices_V_5_address1(grp_calcOF_fu_1673_glPLSlices_V_5_address1),
    .glPLSlices_V_5_ce1(grp_calcOF_fu_1673_glPLSlices_V_5_ce1),
    .glPLSlices_V_5_q1(glPLSlices_V_5_q1),
    .glPLSlices_V_10_address0(grp_calcOF_fu_1673_glPLSlices_V_10_address0),
    .glPLSlices_V_10_ce0(grp_calcOF_fu_1673_glPLSlices_V_10_ce0),
    .glPLSlices_V_10_q0(glPLSlices_V_10_q0),
    .glPLSlices_V_10_address1(grp_calcOF_fu_1673_glPLSlices_V_10_address1),
    .glPLSlices_V_10_ce1(grp_calcOF_fu_1673_glPLSlices_V_10_ce1),
    .glPLSlices_V_10_q1(glPLSlices_V_10_q1),
    .glPLTminus2SliceIdx_s(glPLTminus2SliceIdx_s),
    .refBlock_V_0_0(grp_calcOF_fu_1673_refBlock_V_0_0),
    .refBlock_V_0_0_ap_vld(grp_calcOF_fu_1673_refBlock_V_0_0_ap_vld),
    .targetBlocks_V_0_0(grp_calcOF_fu_1673_targetBlocks_V_0_0),
    .targetBlocks_V_0_0_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_0_0_ap_vld),
    .glPLSlices_V_16_address0(grp_calcOF_fu_1673_glPLSlices_V_16_address0),
    .glPLSlices_V_16_ce0(grp_calcOF_fu_1673_glPLSlices_V_16_ce0),
    .glPLSlices_V_16_q0(glPLSlices_V_16_q0),
    .glPLSlices_V_16_address1(grp_calcOF_fu_1673_glPLSlices_V_16_address1),
    .glPLSlices_V_16_ce1(grp_calcOF_fu_1673_glPLSlices_V_16_ce1),
    .glPLSlices_V_16_q1(glPLSlices_V_16_q1),
    .glPLSlices_V_1_address0(grp_calcOF_fu_1673_glPLSlices_V_1_address0),
    .glPLSlices_V_1_ce0(grp_calcOF_fu_1673_glPLSlices_V_1_ce0),
    .glPLSlices_V_1_q0(glPLSlices_V_1_q0),
    .glPLSlices_V_1_address1(grp_calcOF_fu_1673_glPLSlices_V_1_address1),
    .glPLSlices_V_1_ce1(grp_calcOF_fu_1673_glPLSlices_V_1_ce1),
    .glPLSlices_V_1_q1(glPLSlices_V_1_q1),
    .glPLSlices_V_6_address0(grp_calcOF_fu_1673_glPLSlices_V_6_address0),
    .glPLSlices_V_6_ce0(grp_calcOF_fu_1673_glPLSlices_V_6_ce0),
    .glPLSlices_V_6_q0(glPLSlices_V_6_q0),
    .glPLSlices_V_6_address1(grp_calcOF_fu_1673_glPLSlices_V_6_address1),
    .glPLSlices_V_6_ce1(grp_calcOF_fu_1673_glPLSlices_V_6_ce1),
    .glPLSlices_V_6_q1(glPLSlices_V_6_q1),
    .glPLSlices_V_11_address0(grp_calcOF_fu_1673_glPLSlices_V_11_address0),
    .glPLSlices_V_11_ce0(grp_calcOF_fu_1673_glPLSlices_V_11_ce0),
    .glPLSlices_V_11_q0(glPLSlices_V_11_q0),
    .glPLSlices_V_11_address1(grp_calcOF_fu_1673_glPLSlices_V_11_address1),
    .glPLSlices_V_11_ce1(grp_calcOF_fu_1673_glPLSlices_V_11_ce1),
    .glPLSlices_V_11_q1(glPLSlices_V_11_q1),
    .refBlock_V_1_1(grp_calcOF_fu_1673_refBlock_V_1_1),
    .refBlock_V_1_1_ap_vld(grp_calcOF_fu_1673_refBlock_V_1_1_ap_vld),
    .targetBlocks_V_1_1(grp_calcOF_fu_1673_targetBlocks_V_1_1),
    .targetBlocks_V_1_1_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_1_1_ap_vld),
    .glPLSlices_V_17_address0(grp_calcOF_fu_1673_glPLSlices_V_17_address0),
    .glPLSlices_V_17_ce0(grp_calcOF_fu_1673_glPLSlices_V_17_ce0),
    .glPLSlices_V_17_q0(glPLSlices_V_17_q0),
    .glPLSlices_V_17_address1(grp_calcOF_fu_1673_glPLSlices_V_17_address1),
    .glPLSlices_V_17_ce1(grp_calcOF_fu_1673_glPLSlices_V_17_ce1),
    .glPLSlices_V_17_q1(glPLSlices_V_17_q1),
    .glPLSlices_V_2_address0(grp_calcOF_fu_1673_glPLSlices_V_2_address0),
    .glPLSlices_V_2_ce0(grp_calcOF_fu_1673_glPLSlices_V_2_ce0),
    .glPLSlices_V_2_q0(glPLSlices_V_2_q0),
    .glPLSlices_V_2_address1(grp_calcOF_fu_1673_glPLSlices_V_2_address1),
    .glPLSlices_V_2_ce1(grp_calcOF_fu_1673_glPLSlices_V_2_ce1),
    .glPLSlices_V_2_q1(glPLSlices_V_2_q1),
    .glPLSlices_V_7_address0(grp_calcOF_fu_1673_glPLSlices_V_7_address0),
    .glPLSlices_V_7_ce0(grp_calcOF_fu_1673_glPLSlices_V_7_ce0),
    .glPLSlices_V_7_q0(glPLSlices_V_7_q0),
    .glPLSlices_V_7_address1(grp_calcOF_fu_1673_glPLSlices_V_7_address1),
    .glPLSlices_V_7_ce1(grp_calcOF_fu_1673_glPLSlices_V_7_ce1),
    .glPLSlices_V_7_q1(glPLSlices_V_7_q1),
    .glPLSlices_V_12_address0(grp_calcOF_fu_1673_glPLSlices_V_12_address0),
    .glPLSlices_V_12_ce0(grp_calcOF_fu_1673_glPLSlices_V_12_ce0),
    .glPLSlices_V_12_q0(glPLSlices_V_12_q0),
    .glPLSlices_V_12_address1(grp_calcOF_fu_1673_glPLSlices_V_12_address1),
    .glPLSlices_V_12_ce1(grp_calcOF_fu_1673_glPLSlices_V_12_ce1),
    .glPLSlices_V_12_q1(glPLSlices_V_12_q1),
    .refBlock_V_2_2(grp_calcOF_fu_1673_refBlock_V_2_2),
    .refBlock_V_2_2_ap_vld(grp_calcOF_fu_1673_refBlock_V_2_2_ap_vld),
    .targetBlocks_V_2_2(grp_calcOF_fu_1673_targetBlocks_V_2_2),
    .targetBlocks_V_2_2_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_2_2_ap_vld),
    .glPLSlices_V_18_address0(grp_calcOF_fu_1673_glPLSlices_V_18_address0),
    .glPLSlices_V_18_ce0(grp_calcOF_fu_1673_glPLSlices_V_18_ce0),
    .glPLSlices_V_18_q0(glPLSlices_V_18_q0),
    .glPLSlices_V_18_address1(grp_calcOF_fu_1673_glPLSlices_V_18_address1),
    .glPLSlices_V_18_ce1(grp_calcOF_fu_1673_glPLSlices_V_18_ce1),
    .glPLSlices_V_18_q1(glPLSlices_V_18_q1),
    .glPLSlices_V_3_address0(grp_calcOF_fu_1673_glPLSlices_V_3_address0),
    .glPLSlices_V_3_ce0(grp_calcOF_fu_1673_glPLSlices_V_3_ce0),
    .glPLSlices_V_3_q0(glPLSlices_V_3_q0),
    .glPLSlices_V_3_address1(grp_calcOF_fu_1673_glPLSlices_V_3_address1),
    .glPLSlices_V_3_ce1(grp_calcOF_fu_1673_glPLSlices_V_3_ce1),
    .glPLSlices_V_3_q1(glPLSlices_V_3_q1),
    .glPLSlices_V_8_address0(grp_calcOF_fu_1673_glPLSlices_V_8_address0),
    .glPLSlices_V_8_ce0(grp_calcOF_fu_1673_glPLSlices_V_8_ce0),
    .glPLSlices_V_8_q0(glPLSlices_V_8_q0),
    .glPLSlices_V_8_address1(grp_calcOF_fu_1673_glPLSlices_V_8_address1),
    .glPLSlices_V_8_ce1(grp_calcOF_fu_1673_glPLSlices_V_8_ce1),
    .glPLSlices_V_8_q1(glPLSlices_V_8_q1),
    .glPLSlices_V_13_address0(grp_calcOF_fu_1673_glPLSlices_V_13_address0),
    .glPLSlices_V_13_ce0(grp_calcOF_fu_1673_glPLSlices_V_13_ce0),
    .glPLSlices_V_13_q0(glPLSlices_V_13_q0),
    .glPLSlices_V_13_address1(grp_calcOF_fu_1673_glPLSlices_V_13_address1),
    .glPLSlices_V_13_ce1(grp_calcOF_fu_1673_glPLSlices_V_13_ce1),
    .glPLSlices_V_13_q1(glPLSlices_V_13_q1),
    .refBlock_V_3_3(grp_calcOF_fu_1673_refBlock_V_3_3),
    .refBlock_V_3_3_ap_vld(grp_calcOF_fu_1673_refBlock_V_3_3_ap_vld),
    .targetBlocks_V_3_3(grp_calcOF_fu_1673_targetBlocks_V_3_3),
    .targetBlocks_V_3_3_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_3_3_ap_vld),
    .glPLSlices_V_19_address0(grp_calcOF_fu_1673_glPLSlices_V_19_address0),
    .glPLSlices_V_19_ce0(grp_calcOF_fu_1673_glPLSlices_V_19_ce0),
    .glPLSlices_V_19_q0(glPLSlices_V_19_q0),
    .glPLSlices_V_19_address1(grp_calcOF_fu_1673_glPLSlices_V_19_address1),
    .glPLSlices_V_19_ce1(grp_calcOF_fu_1673_glPLSlices_V_19_ce1),
    .glPLSlices_V_19_q1(glPLSlices_V_19_q1),
    .glPLSlices_V_4_address0(grp_calcOF_fu_1673_glPLSlices_V_4_address0),
    .glPLSlices_V_4_ce0(grp_calcOF_fu_1673_glPLSlices_V_4_ce0),
    .glPLSlices_V_4_q0(glPLSlices_V_4_q0),
    .glPLSlices_V_4_address1(grp_calcOF_fu_1673_glPLSlices_V_4_address1),
    .glPLSlices_V_4_ce1(grp_calcOF_fu_1673_glPLSlices_V_4_ce1),
    .glPLSlices_V_4_q1(glPLSlices_V_4_q1),
    .glPLSlices_V_9_address0(grp_calcOF_fu_1673_glPLSlices_V_9_address0),
    .glPLSlices_V_9_ce0(grp_calcOF_fu_1673_glPLSlices_V_9_ce0),
    .glPLSlices_V_9_q0(glPLSlices_V_9_q0),
    .glPLSlices_V_9_address1(grp_calcOF_fu_1673_glPLSlices_V_9_address1),
    .glPLSlices_V_9_ce1(grp_calcOF_fu_1673_glPLSlices_V_9_ce1),
    .glPLSlices_V_9_q1(glPLSlices_V_9_q1),
    .glPLSlices_V_14_address0(grp_calcOF_fu_1673_glPLSlices_V_14_address0),
    .glPLSlices_V_14_ce0(grp_calcOF_fu_1673_glPLSlices_V_14_ce0),
    .glPLSlices_V_14_q0(glPLSlices_V_14_q0),
    .glPLSlices_V_14_address1(grp_calcOF_fu_1673_glPLSlices_V_14_address1),
    .glPLSlices_V_14_ce1(grp_calcOF_fu_1673_glPLSlices_V_14_ce1),
    .glPLSlices_V_14_q1(glPLSlices_V_14_q1),
    .refBlock_V_4_4(grp_calcOF_fu_1673_refBlock_V_4_4),
    .refBlock_V_4_4_ap_vld(grp_calcOF_fu_1673_refBlock_V_4_4_ap_vld),
    .targetBlocks_V_4_4(grp_calcOF_fu_1673_targetBlocks_V_4_4),
    .targetBlocks_V_4_4_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_4_4_ap_vld),
    .refBlock_V_5_5(grp_calcOF_fu_1673_refBlock_V_5_5),
    .refBlock_V_5_5_ap_vld(grp_calcOF_fu_1673_refBlock_V_5_5_ap_vld),
    .targetBlocks_V_5_5(grp_calcOF_fu_1673_targetBlocks_V_5_5),
    .targetBlocks_V_5_5_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_5_5_ap_vld),
    .refBlock_V_6_6(grp_calcOF_fu_1673_refBlock_V_6_6),
    .refBlock_V_6_6_ap_vld(grp_calcOF_fu_1673_refBlock_V_6_6_ap_vld),
    .targetBlocks_V_6_6(grp_calcOF_fu_1673_targetBlocks_V_6_6),
    .targetBlocks_V_6_6_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_6_6_ap_vld),
    .refBlock_V_7_7(grp_calcOF_fu_1673_refBlock_V_7_7),
    .refBlock_V_7_7_ap_vld(grp_calcOF_fu_1673_refBlock_V_7_7_ap_vld),
    .targetBlocks_V_7_7(grp_calcOF_fu_1673_targetBlocks_V_7_7),
    .targetBlocks_V_7_7_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_7_7_ap_vld),
    .refBlock_V_8_8(grp_calcOF_fu_1673_refBlock_V_8_8),
    .refBlock_V_8_8_ap_vld(grp_calcOF_fu_1673_refBlock_V_8_8_ap_vld),
    .targetBlocks_V_8_8(grp_calcOF_fu_1673_targetBlocks_V_8_8),
    .targetBlocks_V_8_8_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_8_8_ap_vld),
    .refBlock_V_9_9(grp_calcOF_fu_1673_refBlock_V_9_9),
    .refBlock_V_9_9_ap_vld(grp_calcOF_fu_1673_refBlock_V_9_9_ap_vld),
    .targetBlocks_V_9_9(grp_calcOF_fu_1673_targetBlocks_V_9_9),
    .targetBlocks_V_9_9_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_9_9_ap_vld),
    .refBlock_V_10_10(grp_calcOF_fu_1673_refBlock_V_10_10),
    .refBlock_V_10_10_ap_vld(grp_calcOF_fu_1673_refBlock_V_10_10_ap_vld),
    .targetBlocks_V_10_10(grp_calcOF_fu_1673_targetBlocks_V_10_10),
    .targetBlocks_V_10_10_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_10_10_ap_vld),
    .refBlock_V_11_11(grp_calcOF_fu_1673_refBlock_V_11_11),
    .refBlock_V_11_11_ap_vld(grp_calcOF_fu_1673_refBlock_V_11_11_ap_vld),
    .targetBlocks_V_11_11(grp_calcOF_fu_1673_targetBlocks_V_11_11),
    .targetBlocks_V_11_11_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_11_11_ap_vld),
    .refBlock_V_12_12(grp_calcOF_fu_1673_refBlock_V_12_12),
    .refBlock_V_12_12_ap_vld(grp_calcOF_fu_1673_refBlock_V_12_12_ap_vld),
    .targetBlocks_V_12_12(grp_calcOF_fu_1673_targetBlocks_V_12_12),
    .targetBlocks_V_12_12_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_12_12_ap_vld),
    .refBlock_V_13_13(grp_calcOF_fu_1673_refBlock_V_13_13),
    .refBlock_V_13_13_ap_vld(grp_calcOF_fu_1673_refBlock_V_13_13_ap_vld),
    .targetBlocks_V_13_13(grp_calcOF_fu_1673_targetBlocks_V_13_13),
    .targetBlocks_V_13_13_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_13_13_ap_vld),
    .targetBlocks_V_14_1(grp_calcOF_fu_1673_targetBlocks_V_14_1),
    .targetBlocks_V_14_1_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_1_ap_vld),
    .targetBlocks_V_14_2(grp_calcOF_fu_1673_targetBlocks_V_14_2),
    .targetBlocks_V_14_2_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_2_ap_vld),
    .targetBlocks_V_14_3(grp_calcOF_fu_1673_targetBlocks_V_14_3),
    .targetBlocks_V_14_3_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_3_ap_vld),
    .targetBlocks_V_14_4(grp_calcOF_fu_1673_targetBlocks_V_14_4),
    .targetBlocks_V_14_4_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_4_ap_vld),
    .targetBlocks_V_14_5(grp_calcOF_fu_1673_targetBlocks_V_14_5),
    .targetBlocks_V_14_5_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_5_ap_vld),
    .targetBlocks_V_14_6(grp_calcOF_fu_1673_targetBlocks_V_14_6),
    .targetBlocks_V_14_6_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_6_ap_vld),
    .targetBlocks_V_14_7(grp_calcOF_fu_1673_targetBlocks_V_14_7),
    .targetBlocks_V_14_7_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_7_ap_vld),
    .targetBlocks_V_14_8(grp_calcOF_fu_1673_targetBlocks_V_14_8),
    .targetBlocks_V_14_8_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_8_ap_vld),
    .targetBlocks_V_14_9(grp_calcOF_fu_1673_targetBlocks_V_14_9),
    .targetBlocks_V_14_9_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_9_ap_vld),
    .targetBlocks_V_14_10(grp_calcOF_fu_1673_targetBlocks_V_14_10),
    .targetBlocks_V_14_10_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_10_ap_vld),
    .targetBlocks_V_14_11(grp_calcOF_fu_1673_targetBlocks_V_14_11),
    .targetBlocks_V_14_11_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_11_ap_vld),
    .targetBlocks_V_14_12(grp_calcOF_fu_1673_targetBlocks_V_14_12),
    .targetBlocks_V_14_12_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_12_ap_vld),
    .targetBlocks_V_14_13(grp_calcOF_fu_1673_targetBlocks_V_14_13),
    .targetBlocks_V_14_13_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_13_ap_vld),
    .refBlock_V_14_14(grp_calcOF_fu_1673_refBlock_V_14_14),
    .refBlock_V_14_14_ap_vld(grp_calcOF_fu_1673_refBlock_V_14_14_ap_vld),
    .targetBlocks_V_14_14(grp_calcOF_fu_1673_targetBlocks_V_14_14),
    .targetBlocks_V_14_14_ap_vld(grp_calcOF_fu_1673_targetBlocks_V_14_14_ap_vld)
);

parseEvents_urem_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 15 ))
parseEvents_urem_yd2_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2773_p0),
    .din1(grp_fu_2773_p1),
    .ce(grp_fu_2773_ce),
    .dout(grp_fu_2773_p2)
);

parseEvents_mux_2zec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 36 ),
    .din3_WIDTH( 36 ),
    .din4_WIDTH( 36 ),
    .din5_WIDTH( 36 ),
    .din6_WIDTH( 36 ),
    .din7_WIDTH( 36 ),
    .din8_WIDTH( 36 ),
    .din9_WIDTH( 36 ),
    .din10_WIDTH( 36 ),
    .din11_WIDTH( 36 ),
    .din12_WIDTH( 36 ),
    .din13_WIDTH( 36 ),
    .din14_WIDTH( 36 ),
    .din15_WIDTH( 36 ),
    .din16_WIDTH( 36 ),
    .din17_WIDTH( 36 ),
    .din18_WIDTH( 36 ),
    .din19_WIDTH( 36 ),
    .din20_WIDTH( 16 ),
    .dout_WIDTH( 36 ))
parseEvents_mux_2zec_U88(
    .din0(glPLSlices_V_0_q0),
    .din1(glPLSlices_V_1_q0),
    .din2(glPLSlices_V_2_q0),
    .din3(glPLSlices_V_3_q0),
    .din4(glPLSlices_V_4_q0),
    .din5(glPLSlices_V_5_q0),
    .din6(glPLSlices_V_6_q0),
    .din7(glPLSlices_V_7_q0),
    .din8(glPLSlices_V_8_q0),
    .din9(glPLSlices_V_9_q0),
    .din10(glPLSlices_V_10_q0),
    .din11(glPLSlices_V_11_q0),
    .din12(glPLSlices_V_12_q0),
    .din13(glPLSlices_V_13_q0),
    .din14(glPLSlices_V_14_q0),
    .din15(glPLSlices_V_15_q0),
    .din16(glPLSlices_V_16_q0),
    .din17(glPLSlices_V_17_q0),
    .din18(glPLSlices_V_18_q0),
    .din19(glPLSlices_V_19_q0),
    .din20(tmpData_V_fu_2834_p21),
    .dout(tmpData_V_fu_2834_p22)
);

parseEvents_mul_mAem #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 32 ))
parseEvents_mul_mAem_U89(
    .din0(mul_fu_3429_p0),
    .din1(mul_fu_3429_p1),
    .dout(mul_fu_3429_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state4) & (((1'b0 == ap_block_pp0_stage39_subdone) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if ((((1'b0 == ap_block_pp0_stage39_subdone) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_calcOF_fu_1673_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
            grp_calcOF_fu_1673_ap_start_reg <= 1'b1;
        end else if ((grp_calcOF_fu_1673_ap_ready == 1'b1)) begin
            grp_calcOF_fu_1673_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd1) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_1664 <= tmp_10_cast_fu_3393_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage39_11001))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_1664 <= ap_phi_reg_pp0_iter0_storemerge_reg_1664;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_fu_2630_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_2_reg_1465 <= 1'd0;
        end else if ((tmp_fu_2630_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_2_reg_1465 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_fu_2630_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_3_reg_1479 <= glPLActiveSliceIdx_V;
        end else if ((tmp_fu_2630_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_3_reg_1479 <= 2'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_2_fu_2648_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_4_reg_1491 <= glPLActiveSliceIdx_V_2_reg_1465;
        end else if ((tmp_2_fu_2648_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_4_reg_1491 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_2_fu_2648_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_5_reg_1503 <= 2'd1;
        end else if ((tmp_2_fu_2648_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_5_reg_1503 <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_2_fu_2648_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_6_reg_1516 <= glPLActiveSliceIdx_V_3_reg_1479;
        end else if ((tmp_2_fu_2648_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_6_reg_1516 <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_2666_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        glPLTminus1SliceIdx_s <= 2'd2;
    end else if (((tmp_2_fu_2648_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        glPLTminus1SliceIdx_s <= 2'd1;
    end else if (((ap_start == 1'b1) & (tmp_fu_2630_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        glPLTminus1SliceIdx_s <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_2666_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        glPLTminus2SliceIdx_s <= 2'd1;
    end else if (((tmp_2_fu_2648_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        glPLTminus2SliceIdx_s <= 2'd0;
    end else if (((ap_start == 1'b1) & (tmp_fu_2630_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        glPLTminus2SliceIdx_s <= 2'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_08_rec_reg_1561 <= i_reg_3470;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_08_rec_reg_1561 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        arrayNo_reg_3511 <= grp_fu_2773_p2;
        glPLSlices_V_0_addr_reg_3520 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_10_addr_reg_3532 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_11_addr_reg_3538 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_12_addr_reg_3544 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_13_addr_reg_3550 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_14_addr_reg_3556 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_15_addr_reg_3562 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_16_addr_reg_3568 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_17_addr_reg_3574 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_18_addr_reg_3580 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_19_addr_reg_3586 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_1_addr_reg_3526 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_2_addr_reg_3592 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_3_addr_reg_3598 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_4_addr_reg_3604 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_5_addr_reg_3610 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_6_addr_reg_3616 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_7_addr_reg_3622 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_8_addr_reg_3628 <= tmp_15_cast2_fu_2808_p1;
        glPLSlices_V_9_addr_reg_3634 <= tmp_15_cast2_fu_2808_p1;
        tmp_14_reg_3516 <= tmp_14_fu_2804_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glCnt <= tmp_17_fu_3412_p2;
        i_op_assign_fu_1142 <= localCnt_fu_3402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        glPLActiveSliceIdx_V <= ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_3470 <= i_fu_2729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_0_0 <= grp_calcOF_fu_1673_refBlock_V_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_10_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_10_10 <= grp_calcOF_fu_1673_refBlock_V_10_10;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_11_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_11_11 <= grp_calcOF_fu_1673_refBlock_V_11_11;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_12_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_12_12 <= grp_calcOF_fu_1673_refBlock_V_12_12;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_13_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_13_13 <= grp_calcOF_fu_1673_refBlock_V_13_13;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_14_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_14_14 <= grp_calcOF_fu_1673_refBlock_V_14_14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_1_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_1_1 <= grp_calcOF_fu_1673_refBlock_V_1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_2_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_2_2 <= grp_calcOF_fu_1673_refBlock_V_2_2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_3_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_3_3 <= grp_calcOF_fu_1673_refBlock_V_3_3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_4_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_4_4 <= grp_calcOF_fu_1673_refBlock_V_4_4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_5_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_5_5 <= grp_calcOF_fu_1673_refBlock_V_5_5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_6_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_6_6 <= grp_calcOF_fu_1673_refBlock_V_6_6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_7_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_7_7 <= grp_calcOF_fu_1673_refBlock_V_7_7;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_8_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_8_8 <= grp_calcOF_fu_1673_refBlock_V_8_8;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_refBlock_V_9_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        refBlock_V_9_9 <= grp_calcOF_fu_1673_refBlock_V_9_9;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_0_0 <= grp_calcOF_fu_1673_targetBlocks_V_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_10_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_10_10 <= grp_calcOF_fu_1673_targetBlocks_V_10_10;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_11_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_11_11 <= grp_calcOF_fu_1673_targetBlocks_V_11_11;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_12_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_12_12 <= grp_calcOF_fu_1673_targetBlocks_V_12_12;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_13_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_13_13 <= grp_calcOF_fu_1673_targetBlocks_V_13_13;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_1 <= grp_calcOF_fu_1673_targetBlocks_V_14_1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_10 <= grp_calcOF_fu_1673_targetBlocks_V_14_10;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_11 <= grp_calcOF_fu_1673_targetBlocks_V_14_11;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_12 <= grp_calcOF_fu_1673_targetBlocks_V_14_12;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_13 <= grp_calcOF_fu_1673_targetBlocks_V_14_13;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_14 <= grp_calcOF_fu_1673_targetBlocks_V_14_14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_2 <= grp_calcOF_fu_1673_targetBlocks_V_14_2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_3 <= grp_calcOF_fu_1673_targetBlocks_V_14_3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_4 <= grp_calcOF_fu_1673_targetBlocks_V_14_4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_5 <= grp_calcOF_fu_1673_targetBlocks_V_14_5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_6 <= grp_calcOF_fu_1673_targetBlocks_V_14_6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_7 <= grp_calcOF_fu_1673_targetBlocks_V_14_7;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_8 <= grp_calcOF_fu_1673_targetBlocks_V_14_8;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_14_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_14_9 <= grp_calcOF_fu_1673_targetBlocks_V_14_9;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_1_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_1_1 <= grp_calcOF_fu_1673_targetBlocks_V_1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_2_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_2_2 <= grp_calcOF_fu_1673_targetBlocks_V_2_2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_3_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_3_3 <= grp_calcOF_fu_1673_targetBlocks_V_3_3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_4_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_4_4 <= grp_calcOF_fu_1673_targetBlocks_V_4_4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_5_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_5_5 <= grp_calcOF_fu_1673_targetBlocks_V_5_5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_6_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_6_6 <= grp_calcOF_fu_1673_targetBlocks_V_6_6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_7_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_7_7 <= grp_calcOF_fu_1673_targetBlocks_V_7_7;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_8_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_8_8 <= grp_calcOF_fu_1673_targetBlocks_V_8_8;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (grp_calcOF_fu_1673_targetBlocks_V_9_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        targetBlocks_V_9_9 <= grp_calcOF_fu_1673_targetBlocks_V_9_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (tmp_7_reg_3475 == 1'd0) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp1_reg_3640 <= tmp1_fu_3105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_13_reg_3497 <= data_dout[32'd1];
        x_reg_3483 <= {{data_dout[31:17]}};
        y_reg_3490 <= {{data_dout[16:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_15_reg_3506 <= tmp_15_fu_2799_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_16_reg_3645 <= tmp_16_fu_3355_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_3475 == 1'd0) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_30_reg_3501 <= data_dout[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_2735_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_fu_2724_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_31_reg_3479 <= tmp_31_fu_2741_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_31_reg_3479_pp0_iter1_reg <= tmp_31_reg_3479;
        tmp_5_reg_3466 <= tmp_5_fu_2724_p2;
        tmp_5_reg_3466_pp0_iter1_reg <= tmp_5_reg_3466;
        tmp_7_reg_3475_pp0_iter1_reg <= tmp_7_reg_3475;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_fu_2724_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_reg_3475 <= tmp_7_fu_2735_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_8_reg_3461[10 : 4] <= tmp_8_fu_2714_p2[10 : 4];
    end
end

always @ (*) begin
    if ((tmp_5_fu_2724_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((tmp_4_fu_2666_p2 == 1'd0)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 = glPLActiveSliceIdx_V_4_reg_1491;
        end else if ((tmp_4_fu_2666_p2 == 1'd1)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 = 1'd1;
        end else begin
            ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((tmp_4_fu_2666_p2 == 1'd0)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4 = glPLActiveSliceIdx_V_5_reg_1503;
        end else if ((tmp_4_fu_2666_p2 == 1'd1)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4 = 2'd0;
        end else begin
            ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((tmp_4_fu_2666_p2 == 1'd0)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 = glPLActiveSliceIdx_V_6_reg_1516;
        end else if ((tmp_4_fu_2666_p2 == 1'd1)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 = 2'd0;
        end else begin
            ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_08_rec_phi_fu_1565_p4 = i_reg_3470;
    end else begin
        ap_phi_mux_p_08_rec_phi_fu_1565_p4 = p_08_rec_reg_1561;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1300)) begin
        if ((1'b1 == ap_condition_1384)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_14_14;
        end else if ((1'b1 == ap_condition_1371)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_13_13;
        end else if ((1'b1 == ap_condition_1365)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_12_12;
        end else if ((1'b1 == ap_condition_1359)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_11_11;
        end else if ((1'b1 == ap_condition_1353)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_10_10;
        end else if ((1'b1 == ap_condition_1347)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_9_9;
        end else if ((1'b1 == ap_condition_1341)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_8_8;
        end else if ((1'b1 == ap_condition_1335)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_7_7;
        end else if ((1'b1 == ap_condition_1329)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_6_6;
        end else if ((1'b1 == ap_condition_1323)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_5_5;
        end else if ((1'b1 == ap_condition_1317)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_4_4;
        end else if ((1'b1 == ap_condition_1311)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_3_3;
        end else if ((1'b1 == ap_condition_1305)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_2_2;
        end else if ((1'b1 == ap_condition_1295)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = refBlock_V_1_1;
        end else begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1572;
        end
    end else begin
        ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 = ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1572;
    end
end

always @ (*) begin
    if (((tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage20) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_phi_mux_storemerge_phi_fu_1667_p4 = tmp_16_reg_3645;
    end else begin
        ap_phi_mux_storemerge_phi_fu_1667_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_1664;
    end
end

always @ (*) begin
    if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_13;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_12;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_11;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_10;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_9;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_8;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_7;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_6;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_5;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_4;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_3;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_2;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (((tmp_31_reg_3479_pp0_iter1_reg == 4'd15) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1)) | ((tmp_31_reg_3479_pp0_iter1_reg == 4'd14) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1)) | ((tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (tmp_31_reg_3479_pp0_iter1_reg == 4'd0))))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_14_14;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd13) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_13_13;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd12) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_12_12;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd11) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_11_11;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd10) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_10_10;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd9) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_9_9;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd8) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_8_8;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd7) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_7_7;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd6) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_6_6;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd5) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_5_5;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd4) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_4_4;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd3) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_3_3;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd2) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_2_2;
    end else if (((tmp_31_reg_3479_pp0_iter1_reg == 4'd1) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = targetBlocks_V_1_1;
    end else begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 = ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1605;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_reg_3466 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_blk_n = data_empty_n;
    end else begin
        data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_5_reg_3466 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_read = 1'b1;
    end else begin
        data_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        eventSlice_blk_n = eventSlice_full_n;
    end else begin
        eventSlice_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        eventSlice_write = 1'b1;
    end else begin
        eventSlice_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_0_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_0_address0 = grp_calcOF_fu_1673_glPLSlices_V_0_address0;
    end else begin
        glPLSlices_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_0_address1 = glPLSlices_V_0_addr_reg_3520;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_0_address1 = grp_calcOF_fu_1673_glPLSlices_V_0_address1;
    end else begin
        glPLSlices_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_0_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_0_ce0 = grp_calcOF_fu_1673_glPLSlices_V_0_ce0;
    end else begin
        glPLSlices_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_0_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_0_ce1 = grp_calcOF_fu_1673_glPLSlices_V_0_ce1;
    end else begin
        glPLSlices_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd0) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_0_we1 = 1'b1;
    end else begin
        glPLSlices_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_10_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_10_address0 = grp_calcOF_fu_1673_glPLSlices_V_10_address0;
    end else begin
        glPLSlices_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_10_address1 = glPLSlices_V_10_addr_reg_3532;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_10_address1 = grp_calcOF_fu_1673_glPLSlices_V_10_address1;
    end else begin
        glPLSlices_V_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_10_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_10_ce0 = grp_calcOF_fu_1673_glPLSlices_V_10_ce0;
    end else begin
        glPLSlices_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_10_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_10_ce1 = grp_calcOF_fu_1673_glPLSlices_V_10_ce1;
    end else begin
        glPLSlices_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd10) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_10_we1 = 1'b1;
    end else begin
        glPLSlices_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_11_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_11_address0 = grp_calcOF_fu_1673_glPLSlices_V_11_address0;
    end else begin
        glPLSlices_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_11_address1 = glPLSlices_V_11_addr_reg_3538;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_11_address1 = grp_calcOF_fu_1673_glPLSlices_V_11_address1;
    end else begin
        glPLSlices_V_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_11_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_11_ce0 = grp_calcOF_fu_1673_glPLSlices_V_11_ce0;
    end else begin
        glPLSlices_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_11_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_11_ce1 = grp_calcOF_fu_1673_glPLSlices_V_11_ce1;
    end else begin
        glPLSlices_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd11) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_11_we1 = 1'b1;
    end else begin
        glPLSlices_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_12_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_12_address0 = grp_calcOF_fu_1673_glPLSlices_V_12_address0;
    end else begin
        glPLSlices_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_12_address1 = glPLSlices_V_12_addr_reg_3544;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_12_address1 = grp_calcOF_fu_1673_glPLSlices_V_12_address1;
    end else begin
        glPLSlices_V_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_12_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_12_ce0 = grp_calcOF_fu_1673_glPLSlices_V_12_ce0;
    end else begin
        glPLSlices_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_12_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_12_ce1 = grp_calcOF_fu_1673_glPLSlices_V_12_ce1;
    end else begin
        glPLSlices_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd12) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_12_we1 = 1'b1;
    end else begin
        glPLSlices_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_13_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_13_address0 = grp_calcOF_fu_1673_glPLSlices_V_13_address0;
    end else begin
        glPLSlices_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_13_address1 = glPLSlices_V_13_addr_reg_3550;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_13_address1 = grp_calcOF_fu_1673_glPLSlices_V_13_address1;
    end else begin
        glPLSlices_V_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_13_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_13_ce0 = grp_calcOF_fu_1673_glPLSlices_V_13_ce0;
    end else begin
        glPLSlices_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_13_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_13_ce1 = grp_calcOF_fu_1673_glPLSlices_V_13_ce1;
    end else begin
        glPLSlices_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd13) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_13_we1 = 1'b1;
    end else begin
        glPLSlices_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_14_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_14_address0 = grp_calcOF_fu_1673_glPLSlices_V_14_address0;
    end else begin
        glPLSlices_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_14_address1 = glPLSlices_V_14_addr_reg_3556;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_14_address1 = grp_calcOF_fu_1673_glPLSlices_V_14_address1;
    end else begin
        glPLSlices_V_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_14_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_14_ce0 = grp_calcOF_fu_1673_glPLSlices_V_14_ce0;
    end else begin
        glPLSlices_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_14_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_14_ce1 = grp_calcOF_fu_1673_glPLSlices_V_14_ce1;
    end else begin
        glPLSlices_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd14) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_14_we1 = 1'b1;
    end else begin
        glPLSlices_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_15_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_15_address0 = grp_calcOF_fu_1673_glPLSlices_V_15_address0;
    end else begin
        glPLSlices_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_15_address1 = glPLSlices_V_15_addr_reg_3562;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_15_address1 = grp_calcOF_fu_1673_glPLSlices_V_15_address1;
    end else begin
        glPLSlices_V_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_15_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_15_ce0 = grp_calcOF_fu_1673_glPLSlices_V_15_ce0;
    end else begin
        glPLSlices_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_15_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_15_ce1 = grp_calcOF_fu_1673_glPLSlices_V_15_ce1;
    end else begin
        glPLSlices_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd15) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_15_we1 = 1'b1;
    end else begin
        glPLSlices_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_16_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_16_address0 = grp_calcOF_fu_1673_glPLSlices_V_16_address0;
    end else begin
        glPLSlices_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_16_address1 = glPLSlices_V_16_addr_reg_3568;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_16_address1 = grp_calcOF_fu_1673_glPLSlices_V_16_address1;
    end else begin
        glPLSlices_V_16_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_16_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_16_ce0 = grp_calcOF_fu_1673_glPLSlices_V_16_ce0;
    end else begin
        glPLSlices_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_16_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_16_ce1 = grp_calcOF_fu_1673_glPLSlices_V_16_ce1;
    end else begin
        glPLSlices_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd16) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_16_we1 = 1'b1;
    end else begin
        glPLSlices_V_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_17_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_17_address0 = grp_calcOF_fu_1673_glPLSlices_V_17_address0;
    end else begin
        glPLSlices_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_17_address1 = glPLSlices_V_17_addr_reg_3574;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_17_address1 = grp_calcOF_fu_1673_glPLSlices_V_17_address1;
    end else begin
        glPLSlices_V_17_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_17_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_17_ce0 = grp_calcOF_fu_1673_glPLSlices_V_17_ce0;
    end else begin
        glPLSlices_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_17_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_17_ce1 = grp_calcOF_fu_1673_glPLSlices_V_17_ce1;
    end else begin
        glPLSlices_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd17) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_17_we1 = 1'b1;
    end else begin
        glPLSlices_V_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_18_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_18_address0 = grp_calcOF_fu_1673_glPLSlices_V_18_address0;
    end else begin
        glPLSlices_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_18_address1 = glPLSlices_V_18_addr_reg_3580;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_18_address1 = grp_calcOF_fu_1673_glPLSlices_V_18_address1;
    end else begin
        glPLSlices_V_18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_18_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_18_ce0 = grp_calcOF_fu_1673_glPLSlices_V_18_ce0;
    end else begin
        glPLSlices_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_18_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_18_ce1 = grp_calcOF_fu_1673_glPLSlices_V_18_ce1;
    end else begin
        glPLSlices_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd18) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_18_we1 = 1'b1;
    end else begin
        glPLSlices_V_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_19_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_19_address0 = grp_calcOF_fu_1673_glPLSlices_V_19_address0;
    end else begin
        glPLSlices_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_19_address1 = glPLSlices_V_19_addr_reg_3586;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_19_address1 = grp_calcOF_fu_1673_glPLSlices_V_19_address1;
    end else begin
        glPLSlices_V_19_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_19_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_19_ce0 = grp_calcOF_fu_1673_glPLSlices_V_19_ce0;
    end else begin
        glPLSlices_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_19_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_19_ce1 = grp_calcOF_fu_1673_glPLSlices_V_19_ce1;
    end else begin
        glPLSlices_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_14_reg_3516 == 6'd18) & ~(tmp_14_reg_3516 == 6'd17) & ~(tmp_14_reg_3516 == 6'd16) & ~(tmp_14_reg_3516 == 6'd15) & ~(tmp_14_reg_3516 == 6'd14) & ~(tmp_14_reg_3516 == 6'd13) & ~(tmp_14_reg_3516 == 6'd12) & ~(tmp_14_reg_3516 == 6'd11) & ~(tmp_14_reg_3516 == 6'd10) & ~(tmp_14_reg_3516 == 6'd9) & ~(tmp_14_reg_3516 == 6'd8) & ~(tmp_14_reg_3516 == 6'd7) & ~(tmp_14_reg_3516 == 6'd6) & ~(tmp_14_reg_3516 == 6'd5) & ~(tmp_14_reg_3516 == 6'd4) & ~(tmp_14_reg_3516 == 6'd3) & ~(tmp_14_reg_3516 == 6'd2) & ~(tmp_14_reg_3516 == 6'd1) & ~(tmp_14_reg_3516 == 6'd0) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_19_we1 = 1'b1;
    end else begin
        glPLSlices_V_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_1_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_1_address0 = grp_calcOF_fu_1673_glPLSlices_V_1_address0;
    end else begin
        glPLSlices_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_1_address1 = glPLSlices_V_1_addr_reg_3526;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_1_address1 = grp_calcOF_fu_1673_glPLSlices_V_1_address1;
    end else begin
        glPLSlices_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_1_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_1_ce0 = grp_calcOF_fu_1673_glPLSlices_V_1_ce0;
    end else begin
        glPLSlices_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_1_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_1_ce1 = grp_calcOF_fu_1673_glPLSlices_V_1_ce1;
    end else begin
        glPLSlices_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd1) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_1_we1 = 1'b1;
    end else begin
        glPLSlices_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_2_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_2_address0 = grp_calcOF_fu_1673_glPLSlices_V_2_address0;
    end else begin
        glPLSlices_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_2_address1 = glPLSlices_V_2_addr_reg_3592;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_2_address1 = grp_calcOF_fu_1673_glPLSlices_V_2_address1;
    end else begin
        glPLSlices_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_2_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_2_ce0 = grp_calcOF_fu_1673_glPLSlices_V_2_ce0;
    end else begin
        glPLSlices_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_2_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_2_ce1 = grp_calcOF_fu_1673_glPLSlices_V_2_ce1;
    end else begin
        glPLSlices_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd2) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_2_we1 = 1'b1;
    end else begin
        glPLSlices_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_3_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_3_address0 = grp_calcOF_fu_1673_glPLSlices_V_3_address0;
    end else begin
        glPLSlices_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_3_address1 = glPLSlices_V_3_addr_reg_3598;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_3_address1 = grp_calcOF_fu_1673_glPLSlices_V_3_address1;
    end else begin
        glPLSlices_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_3_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_3_ce0 = grp_calcOF_fu_1673_glPLSlices_V_3_ce0;
    end else begin
        glPLSlices_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_3_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_3_ce1 = grp_calcOF_fu_1673_glPLSlices_V_3_ce1;
    end else begin
        glPLSlices_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd3) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_3_we1 = 1'b1;
    end else begin
        glPLSlices_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_4_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_4_address0 = grp_calcOF_fu_1673_glPLSlices_V_4_address0;
    end else begin
        glPLSlices_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_4_address1 = glPLSlices_V_4_addr_reg_3604;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_4_address1 = grp_calcOF_fu_1673_glPLSlices_V_4_address1;
    end else begin
        glPLSlices_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_4_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_4_ce0 = grp_calcOF_fu_1673_glPLSlices_V_4_ce0;
    end else begin
        glPLSlices_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_4_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_4_ce1 = grp_calcOF_fu_1673_glPLSlices_V_4_ce1;
    end else begin
        glPLSlices_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd4) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_4_we1 = 1'b1;
    end else begin
        glPLSlices_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_5_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_5_address0 = grp_calcOF_fu_1673_glPLSlices_V_5_address0;
    end else begin
        glPLSlices_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_5_address1 = glPLSlices_V_5_addr_reg_3610;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_5_address1 = grp_calcOF_fu_1673_glPLSlices_V_5_address1;
    end else begin
        glPLSlices_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_5_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_5_ce0 = grp_calcOF_fu_1673_glPLSlices_V_5_ce0;
    end else begin
        glPLSlices_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_5_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_5_ce1 = grp_calcOF_fu_1673_glPLSlices_V_5_ce1;
    end else begin
        glPLSlices_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd5) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_5_we1 = 1'b1;
    end else begin
        glPLSlices_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_6_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_6_address0 = grp_calcOF_fu_1673_glPLSlices_V_6_address0;
    end else begin
        glPLSlices_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_6_address1 = glPLSlices_V_6_addr_reg_3616;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_6_address1 = grp_calcOF_fu_1673_glPLSlices_V_6_address1;
    end else begin
        glPLSlices_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_6_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_6_ce0 = grp_calcOF_fu_1673_glPLSlices_V_6_ce0;
    end else begin
        glPLSlices_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_6_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_6_ce1 = grp_calcOF_fu_1673_glPLSlices_V_6_ce1;
    end else begin
        glPLSlices_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd6) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_6_we1 = 1'b1;
    end else begin
        glPLSlices_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_7_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_7_address0 = grp_calcOF_fu_1673_glPLSlices_V_7_address0;
    end else begin
        glPLSlices_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_7_address1 = glPLSlices_V_7_addr_reg_3622;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_7_address1 = grp_calcOF_fu_1673_glPLSlices_V_7_address1;
    end else begin
        glPLSlices_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_7_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_7_ce0 = grp_calcOF_fu_1673_glPLSlices_V_7_ce0;
    end else begin
        glPLSlices_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_7_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_7_ce1 = grp_calcOF_fu_1673_glPLSlices_V_7_ce1;
    end else begin
        glPLSlices_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd7) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_7_we1 = 1'b1;
    end else begin
        glPLSlices_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_8_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_8_address0 = grp_calcOF_fu_1673_glPLSlices_V_8_address0;
    end else begin
        glPLSlices_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_8_address1 = glPLSlices_V_8_addr_reg_3628;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_8_address1 = grp_calcOF_fu_1673_glPLSlices_V_8_address1;
    end else begin
        glPLSlices_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_8_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_8_ce0 = grp_calcOF_fu_1673_glPLSlices_V_8_ce0;
    end else begin
        glPLSlices_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_8_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_8_ce1 = grp_calcOF_fu_1673_glPLSlices_V_8_ce1;
    end else begin
        glPLSlices_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd8) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_8_we1 = 1'b1;
    end else begin
        glPLSlices_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        glPLSlices_V_9_address0 = tmp_15_cast2_fu_2808_p1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_9_address0 = grp_calcOF_fu_1673_glPLSlices_V_9_address0;
    end else begin
        glPLSlices_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_9_address1 = glPLSlices_V_9_addr_reg_3634;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_9_address1 = grp_calcOF_fu_1673_glPLSlices_V_9_address1;
    end else begin
        glPLSlices_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_9_ce0 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_9_ce0 = grp_calcOF_fu_1673_glPLSlices_V_9_ce0;
    end else begin
        glPLSlices_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_9_ce1 = 1'b1;
    end else if ((((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        glPLSlices_V_9_ce1 = grp_calcOF_fu_1673_glPLSlices_V_9_ce1;
    end else begin
        glPLSlices_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_reg_3516 == 6'd9) & (tmp_13_reg_3497 == 1'd1) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        glPLSlices_V_9_we1 = 1'b1;
    end else begin
        glPLSlices_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage36_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001)) | ((1'b0 == ap_block_pp0_stage21_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001)) | ((1'b0 == ap_block_pp0_stage37_11001) & (tmp_5_reg_3466 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_calcOF_fu_1673_ap_ce = 1'b1;
    end else begin
        grp_calcOF_fu_1673_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_2773_ce = 1'b1;
    end else begin
        grp_fu_2773_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_5_fu_2724_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_5_fu_2724_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((~((1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) & (1'b0 == ap_block_pp0_stage20_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp0_stage39 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd43];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((tmp_5_reg_3466 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((tmp_5_reg_3466 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_01001 = ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage6_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage7_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage8_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage9_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage10_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage11_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage12_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage13_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage14_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage15_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage16_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage17_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage22_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage23_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage24_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage25_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage26_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage27_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage28_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage29_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage30_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage31_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage32_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage33_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage34_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage35_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage36_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage37_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage38_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage39_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage2_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage3_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage4_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage5_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage6_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage7_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage8_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage9_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage10_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage11_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage12_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage13_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage14_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage15_iter1_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage1_iter0 = ((tmp_5_reg_3466 == 1'd1) & (data_empty_n == 1'b0));
end

assign ap_block_state60_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage16_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage17_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state64_pp0_stage20_iter1 = ((tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0));
end

assign ap_block_state6_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage3_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage4_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage5_iter0_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1295 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd1) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1300 = ((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19));
end

always @ (*) begin
    ap_condition_1305 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd2) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1311 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd3) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1317 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd4) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1323 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd5) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1329 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd6) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1335 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd7) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1341 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd8) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1347 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd9) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1353 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd10) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1359 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd11) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1365 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd12) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1371 = ((tmp_31_reg_3479_pp0_iter1_reg == 4'd13) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_1384 = (((tmp_31_reg_3479_pp0_iter1_reg == 4'd15) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1)) | ((tmp_31_reg_3479_pp0_iter1_reg == 4'd14) & (tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1)) | ((tmp_7_reg_3475_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3466_pp0_iter1_reg == 1'd1) & (tmp_31_reg_3479_pp0_iter1_reg == 4'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_reg_1664 = 'bx;

assign ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1572 = 'bx;

assign ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1605 = 'bx;

assign eventSlice_din = $signed(ap_phi_mux_storemerge_phi_fu_1667_p4);

assign grp_calcOF_fu_1673_ap_start = grp_calcOF_fu_1673_ap_start_reg;

assign grp_calcOF_fu_1673_y = y_reg_3490;

assign grp_fu_2773_p0 = {{data_dout[31:17]}};

assign grp_fu_2773_p1 = 15'd20;

assign i_cast_fu_2720_p1 = ap_phi_mux_p_08_rec_phi_fu_1565_p4;

assign i_fu_2729_p2 = (ap_phi_mux_p_08_rec_phi_fu_1565_p4 + 31'd1);

assign index_assign_1_1_cas_fu_2923_p1 = index_assign_1_1_fu_2917_p2;

assign index_assign_1_1_fu_2917_p2 = (tmp_s_fu_2880_p3 | 17'd2);

assign index_assign_1_2_cas_fu_2941_p1 = index_assign_1_2_fu_2935_p2;

assign index_assign_1_2_fu_2935_p2 = (tmp_s_fu_2880_p3 | 17'd3);

assign index_assign_1_cast_fu_2905_p1 = index_assign_1_s_fu_2899_p2;

assign index_assign_1_s_fu_2899_p2 = (tmp_s_fu_2880_p3 | 17'd1);

assign lhs_V_fu_3361_p1 = i_op_assign_fu_1142;

assign localCnt_fu_3402_p2 = (i_op_assign_fu_1142 + 16'd1);

assign mul_fu_3429_p0 = 32'd52429;

assign mul_fu_3429_p1 = mul_fu_3429_p10;

assign mul_fu_3429_p10 = x_reg_3483;

assign newIndex1_cast_fu_2790_p4 = {{mul_fu_3429_p2[30:20]}};

assign p_Repl2_1_1_fu_2997_p1 = tmp_24_fu_2989_p3;

assign p_Repl2_1_2_fu_3019_p1 = tmp_26_fu_3011_p3;

assign p_Repl2_1_3_fu_3041_p1 = tmp_28_fu_3033_p3;

assign p_Repl2_1_fu_2975_p1 = tmp_22_fu_2971_p1;

assign p_Result_4_3_fu_2953_p5 = {{{{tmp_21_fu_2945_p3}, {tmp_20_fu_2927_p3}}, {tmp_19_fu_2909_p3}}, {tmp_18_fu_2891_p3}};

assign p_shl1_cast_fu_2710_p1 = tmp_6_fu_2702_p3;

assign p_shl_cast_fu_2698_p1 = tmp_3_fu_2690_p3;

assign r_V_1_fu_3387_p2 = ($signed(rhs_V_1_cast_fu_3383_p1) + $signed(r_V_fu_3373_p2));

assign r_V_fu_3373_p2 = ($signed(rhs_V_fu_3369_p1) + $signed(lhs_V_fu_3361_p1));

assign rhs_V_1_cast_fu_3383_p1 = $signed(targetBlocks_V_0_0);

assign rhs_V_fu_3369_p1 = $signed(refBlock_V_0_0);

assign tmp1_cast_fu_3332_p1 = tmp1_reg_3640;

assign tmp1_fu_3105_p2 = (tmp_13_cast_fu_3101_p1 + tmp_19_cast_cast_fu_3090_p1);

assign tmp2_cast_cast_fu_3351_p1 = $signed(tmp2_fu_3345_p2);

assign tmp2_fu_3345_p2 = ($signed(tmp3_cast_fu_3341_p1) + $signed(tmp_21_cast_fu_3115_p1));

assign tmp3_cast_fu_3341_p1 = $signed(tmp3_fu_3335_p2);

assign tmp3_fu_3335_p2 = ($signed(tmp_22_cast_fu_3189_p1) + $signed(tmp_23_cast_fu_3328_p1));

assign tmpData_V_fu_2834_p21 = arrayNo_reg_3511;

assign tmpTmpData_V_fu_2965_p2 = (4'd1 + p_Result_4_3_fu_2953_p5);

assign tmp_10_cast_fu_3393_p1 = $signed(r_V_1_fu_3387_p2);

assign tmp_11_fu_3083_p3 = {{y_reg_3490}, {8'd0}};

assign tmp_12_fu_3094_p3 = {{tmp_30_reg_3501}, {x_cast_fu_3075_p1}};

assign tmp_13_cast_fu_3101_p1 = tmp_12_fu_3094_p3;

assign tmp_14_fu_2804_p1 = grp_fu_2773_p2[5:0];

assign tmp_15_cast2_fu_2808_p1 = $signed(tmp_15_reg_3506);

assign tmp_15_cast_fu_2887_p1 = tmp_s_fu_2880_p3;

assign tmp_15_fu_2799_p2 = (newIndex1_cast_fu_2790_p4 + tmp_8_reg_3461);

assign tmp_16_fu_3355_p2 = ($signed(tmp2_cast_cast_fu_3351_p1) + $signed(tmp1_cast_fu_3332_p1));

assign tmp_17_fu_3412_p2 = (glCnt + 16'd1);

assign tmp_18_fu_2891_p3 = tmpData_V_fu_2834_p22[tmp_15_cast_fu_2887_p1];

assign tmp_19_cast_cast_fu_3090_p1 = tmp_11_fu_3083_p3;

assign tmp_19_fu_2909_p3 = tmpData_V_fu_2834_p22[index_assign_1_cast_fu_2905_p1];

assign tmp_20_fu_2927_p3 = tmpData_V_fu_2834_p22[index_assign_1_1_cas_fu_2923_p1];

assign tmp_21_cast_fu_3115_p1 = $signed(sum);

assign tmp_21_fu_2945_p3 = tmpData_V_fu_2834_p22[index_assign_1_2_cas_fu_2941_p1];

assign tmp_22_cast_fu_3189_p1 = $signed(ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28);

assign tmp_22_fu_2971_p1 = tmpTmpData_V_fu_2965_p2[0:0];

assign tmp_23_cast_fu_3328_p1 = $signed(ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54);

always @ (*) begin
    tmp_23_fu_2979_p4 = tmpData_V_fu_2834_p22;
    tmp_23_fu_2979_p4[tmp_15_cast_fu_2887_p1] = |(p_Repl2_1_fu_2975_p1);
end

assign tmp_24_fu_2989_p3 = tmpTmpData_V_fu_2965_p2[32'd1];

always @ (*) begin
    tmp_25_fu_3001_p4 = tmp_23_fu_2979_p4;
    tmp_25_fu_3001_p4[index_assign_1_cast_fu_2905_p1] = |(p_Repl2_1_1_fu_2997_p1);
end

assign tmp_26_fu_3011_p3 = tmpTmpData_V_fu_2965_p2[32'd2];

always @ (*) begin
    tmp_27_fu_3023_p4 = tmp_25_fu_3001_p4;
    tmp_27_fu_3023_p4[index_assign_1_1_cas_fu_2923_p1] = |(p_Repl2_1_2_fu_3019_p1);
end

assign tmp_28_fu_3033_p3 = tmpTmpData_V_fu_2965_p2[32'd3];

always @ (*) begin
    tmp_29_fu_3045_p4 = tmp_27_fu_3023_p4;
    tmp_29_fu_3045_p4[index_assign_1_2_cas_fu_2941_p1] = |(p_Repl2_1_3_fu_3041_p1);
end

assign tmp_2_fu_2648_p2 = ((glPLActiveSliceIdx_V_3_reg_1479 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_31_fu_2741_p1 = ap_phi_mux_p_08_rec_phi_fu_1565_p4[3:0];

assign tmp_3_fu_2690_p3 = {{ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4}, {8'd0}};

assign tmp_4_fu_2666_p2 = ((glPLActiveSliceIdx_V_6_reg_1516 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_5_fu_2724_p2 = (($signed(i_cast_fu_2720_p1) < $signed(eventsArraySize)) ? 1'b1 : 1'b0);

assign tmp_6_fu_2702_p3 = {{ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4}, {4'd0}};

assign tmp_7_fu_2735_p2 = ((ap_phi_mux_p_08_rec_phi_fu_1565_p4 == 31'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_2714_p2 = (p_shl_cast_fu_2698_p1 - p_shl1_cast_fu_2710_p1);

assign tmp_fu_2630_p2 = ((glPLActiveSliceIdx_V == 2'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_2880_p3 = {{y_reg_3490}, {2'd0}};

assign x_cast_fu_3075_p1 = x_reg_3483;

always @ (posedge ap_clk) begin
    tmp_8_reg_3461[3:0] <= 4'b0000;
end

endmodule //parseEvents
