m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vhalfadder
!s110 1701085399
!i10b 1
!s100 Rh@oPF47>Z>9RV<dOW;Qz3
I0?]@a^a7X7KE>C7WmAaI^0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/Likith/Desktop/MyVerilog/ASSIGNMENT_1/half_adder/sim
Z2 w1701084887
8C:/Users/Likith/Downloads/half_adder.v
FC:/Users/Likith/Downloads/half_adder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1701085399.000000
!s107 C:/Users/Likith/Downloads/half_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Likith/Downloads/half_adder.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vhalfadder_tb
!s110 1701084970
!i10b 1
!s100 i7I_WMJ]UJILlRJXA^Vha2
IM15obQFil7H<TQYB7B:S42
R0
R1
R2
8C:/Users/Likith/Downloads/half_adder_tb.v
FC:/Users/Likith/Downloads/half_adder_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1701084970.000000
!s107 C:/Users/Likith/Downloads/half_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Likith/Downloads/half_adder_tb.v|
!i113 1
R4
R5
