Analysis & Synthesis report for FSM
Wed Dec 04 16:32:26 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |fsm|next_state
  9. State Machine - |fsm|present_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Port Connectivity Checks: "register16bit:t2_inst"
 16. Port Connectivity Checks: "register16bit:t1_inst"
 17. Port Connectivity Checks: "register16bit:pc_inst"
 18. Port Connectivity Checks: "register16bit:ir_inst"
 19. Port Connectivity Checks: "register_file:rf_inst"
 20. Port Connectivity Checks: "alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17"
 21. Port Connectivity Checks: "alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16"
 22. Port Connectivity Checks: "alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15"
 23. Port Connectivity Checks: "alu:alu_inst"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 04 16:32:26 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; FSM                                         ;
; Top-level Entity Name              ; fsm                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,703                                       ;
;     Total combinational functions  ; 6,515                                       ;
;     Dedicated logic registers      ; 423                                         ;
; Total registers                    ; 423                                         ;
; Total pins                         ; 328                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; fsm                ; FSM                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-10        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                         ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+
; Gates.vhdl                       ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/Gates.vhdl                 ;         ;
; zero_padding.vhd                 ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/zero_padding.vhd           ;         ;
; zero_flag.vhd                    ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/zero_flag.vhd              ;         ;
; sixteen_bit_full_adder.vhd       ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/sixteen_bit_full_adder.vhd ;         ;
; sign_ext_six.vhd                 ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/sign_ext_six.vhd           ;         ;
; sign_ext_nine.vhd                ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/sign_ext_nine.vhd          ;         ;
; shift_one.vhd                    ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/shift_one.vhd              ;         ;
; shift_eight.vhd                  ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/shift_eight.vhd            ;         ;
; RegisterFile.vhd                 ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/RegisterFile.vhd           ;         ;
; register16bit.vhd                ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/register16bit.vhd          ;         ;
; mux8.vhd                         ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/mux8.vhd                   ;         ;
; multiplier.vhd                   ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/multiplier.vhd             ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/memory.vhd                 ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/full_adder.vhd             ;         ;
; fsm.vhd                          ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/fsm.vhd                    ;         ;
; Flipflop.vhd                     ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/Flipflop.vhd               ;         ;
; demux8.vhd                       ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/demux8.vhd                 ;         ;
; demux4.vhd                       ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/demux4.vhd                 ;         ;
; demux2.vhd                       ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/demux2.vhd                 ;         ;
; bitwise_OR.vhd                   ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/bitwise_OR.vhd             ;         ;
; bitwise_IMP.vhd                  ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/bitwise_IMP.vhd            ;         ;
; bitwise_AND.vhd                  ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/bitwise_AND.vhd            ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/alu.vhd                    ;         ;
; 16bit8to1mux.vhd                 ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/16bit8to1mux.vhd           ;         ;
; 16bit1to8demux.vhd               ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/16bit1to8demux.vhd         ;         ;
; 4to1mux.vhd                      ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/4to1mux.vhd                ;         ;
; 2to1mux.vhd                      ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/2to1mux.vhd                ;         ;
; 16bit2x1mux.vhd                  ; yes             ; User VHDL File  ; C:/intelFPGA_lite/jass2.0/16bit2x1mux.vhd            ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 6,703      ;
;                                             ;            ;
; Total combinational functions               ; 6515       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 4057       ;
;     -- 3 input functions                    ; 2297       ;
;     -- <=2 input functions                  ; 161        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 6515       ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 423        ;
;     -- Dedicated logic registers            ; 423        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 328        ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; mem_add[5] ;
; Maximum fan-out                             ; 502        ;
; Total fan-out                               ; 25400      ;
; Average fan-out                             ; 3.34       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                            ; Entity Name            ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |fsm                                     ; 6515 (344)          ; 423 (231)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 328  ; 0            ; 0          ; |fsm                                                                                                           ; fsm                    ; work         ;
;    |alu:alu_inst|                        ; 114 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst                                                                                              ; alu                    ; work         ;
;       |multiplier:mul|                   ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul                                                                               ; multiplier             ; work         ;
;          |AND_2:\for_1:0:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|AND_2:\for_1:0:inst4                                                          ; AND_2                  ; work         ;
;          |AND_2:\for_1:1:inst2|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|AND_2:\for_1:1:inst2                                                          ; AND_2                  ; work         ;
;          |AND_2:\for_1:1:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|AND_2:\for_1:1:inst3                                                          ; AND_2                  ; work         ;
;          |AND_2:\for_1:1:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|AND_2:\for_1:1:inst4                                                          ; AND_2                  ; work         ;
;          |AND_2:\for_1:2:inst2|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|AND_2:\for_1:2:inst2                                                          ; AND_2                  ; work         ;
;          |AND_2:\for_1:2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|AND_2:\for_1:2:inst4                                                          ; AND_2                  ; work         ;
;          |sixteen_bit_full_adder:inst15| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15                                                 ; sixteen_bit_full_adder ; work         ;
;             |full_adder:inst3|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst3                                ; full_adder             ; work         ;
;                |NAND_2:inst4|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst3|NAND_2:inst4                   ; NAND_2                 ; work         ;
;                |XOR_2:inst1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst3|XOR_2:inst1                    ; XOR_2                  ; work         ;
;             |full_adder:inst4|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst4                                ; full_adder             ; work         ;
;                |NAND_2:inst5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst4|NAND_2:inst5                   ; NAND_2                 ; work         ;
;                |XOR_2:inst2|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst4|XOR_2:inst2                    ; XOR_2                  ; work         ;
;             |full_adder:inst5|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst5                                ; full_adder             ; work         ;
;                |NAND_2:inst5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst5|NAND_2:inst5                   ; NAND_2                 ; work         ;
;                |XOR_2:inst2|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst5|XOR_2:inst2                    ; XOR_2                  ; work         ;
;             |full_adder:inst6|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst6                                ; full_adder             ; work         ;
;                |NAND_2:inst3|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst6|NAND_2:inst3                   ; NAND_2                 ; work         ;
;                |XOR_2:inst2|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15|full_adder:inst6|XOR_2:inst2                    ; XOR_2                  ; work         ;
;          |sixteen_bit_full_adder:inst16| ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16                                                 ; sixteen_bit_full_adder ; work         ;
;             |full_adder:inst5|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16|full_adder:inst5                                ; full_adder             ; work         ;
;                |NAND_2:inst4|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16|full_adder:inst5|NAND_2:inst4                   ; NAND_2                 ; work         ;
;             |full_adder:inst6|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16|full_adder:inst6                                ; full_adder             ; work         ;
;                |NAND_2:inst5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16|full_adder:inst6|NAND_2:inst5                   ; NAND_2                 ; work         ;
;                |XOR_2:inst1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16|full_adder:inst6|XOR_2:inst1                    ; XOR_2                  ; work         ;
;             |full_adder:inst7|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16|full_adder:inst7                                ; full_adder             ; work         ;
;                |NAND_2:inst5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16|full_adder:inst7|NAND_2:inst5                   ; NAND_2                 ; work         ;
;                |XOR_2:inst1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16|full_adder:inst7|XOR_2:inst1                    ; XOR_2                  ; work         ;
;          |sixteen_bit_full_adder:inst17| ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17                                                 ; sixteen_bit_full_adder ; work         ;
;             |full_adder:inst4|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst4                                ; full_adder             ; work         ;
;                |NAND_2:inst4|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst4|NAND_2:inst4                   ; NAND_2                 ; work         ;
;             |full_adder:inst5|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst5                                ; full_adder             ; work         ;
;                |NAND_2:inst5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst5|NAND_2:inst5                   ; NAND_2                 ; work         ;
;                |XOR_2:inst2|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst5|XOR_2:inst2                    ; XOR_2                  ; work         ;
;             |full_adder:inst6|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst6                                ; full_adder             ; work         ;
;                |NAND_2:inst5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst6|NAND_2:inst5                   ; NAND_2                 ; work         ;
;                |XOR_2:inst2|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst6|XOR_2:inst2                    ; XOR_2                  ; work         ;
;             |full_adder:inst7|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst7                                ; full_adder             ; work         ;
;                |NAND_2:inst5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst7|NAND_2:inst5                   ; NAND_2                 ; work         ;
;                |XOR_2:inst2|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst7|XOR_2:inst2                    ; XOR_2                  ; work         ;
;             |full_adder:inst8|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst8                                ; full_adder             ; work         ;
;                |XOR_2:inst2|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst8|XOR_2:inst2                    ; XOR_2                  ; work         ;
;             |full_adder:inst9|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst9                                ; full_adder             ; work         ;
;                |XOR_2:inst2|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17|full_adder:inst9|XOR_2:inst2                    ; XOR_2                  ; work         ;
;       |mux8bit16:mux|                    ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux                                                                                ; mux8bit16              ; work         ;
;          |mux8:\inst:0:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:0:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:0:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:0:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;          |mux8:\inst:10:inst1|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:10:inst1                                                            ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:10:inst1|mux2:inst3                                                 ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:10:inst1|mux2:inst3|OR_2:inst4                                      ; OR_2                   ; work         ;
;          |mux8:\inst:11:inst1|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:11:inst1                                                            ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:11:inst1|mux2:inst3                                                 ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:11:inst1|mux2:inst3|OR_2:inst4                                      ; OR_2                   ; work         ;
;          |mux8:\inst:12:inst1|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:12:inst1                                                            ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:12:inst1|mux2:inst3                                                 ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:12:inst1|mux2:inst3|OR_2:inst4                                      ; OR_2                   ; work         ;
;          |mux8:\inst:13:inst1|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:13:inst1                                                            ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:13:inst1|mux2:inst3                                                 ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:13:inst1|mux2:inst3|OR_2:inst4                                      ; OR_2                   ; work         ;
;          |mux8:\inst:14:inst1|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:14:inst1                                                            ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:14:inst1|mux2:inst3                                                 ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:14:inst1|mux2:inst3|OR_2:inst4                                      ; OR_2                   ; work         ;
;          |mux8:\inst:15:inst1|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:15:inst1                                                            ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:15:inst1|mux2:inst3                                                 ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:15:inst1|mux2:inst3|OR_2:inst4                                      ; OR_2                   ; work         ;
;          |mux8:\inst:1:inst1|            ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:1:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:1:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:1:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;          |mux8:\inst:2:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:2:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:2:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:2:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;          |mux8:\inst:3:inst1|            ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:3:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:3:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:3:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;          |mux8:\inst:4:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:4:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:4:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:4:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;             |mux4:inst1|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:4:inst1|mux4:inst1                                                  ; mux4                   ; work         ;
;                |mux2:inst1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:4:inst1|mux4:inst1|mux2:inst1                                       ; mux2                   ; work         ;
;                   |OR_2:inst4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:4:inst1|mux4:inst1|mux2:inst1|OR_2:inst4                            ; OR_2                   ; work         ;
;          |mux8:\inst:5:inst1|            ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:5:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:5:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:5:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;          |mux8:\inst:6:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:6:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:6:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:6:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;             |mux4:inst1|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:6:inst1|mux4:inst1                                                  ; mux4                   ; work         ;
;                |mux2:inst1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:6:inst1|mux4:inst1|mux2:inst1                                       ; mux2                   ; work         ;
;                   |OR_2:inst4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:6:inst1|mux4:inst1|mux2:inst1|OR_2:inst4                            ; OR_2                   ; work         ;
;          |mux8:\inst:7:inst1|            ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:7:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:7:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:7:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;          |mux8:\inst:8:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:8:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:8:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:8:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;          |mux8:\inst:9:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:9:inst1                                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:9:inst1|mux2:inst3                                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:9:inst1|mux2:inst3|OR_2:inst4                                       ; OR_2                   ; work         ;
;       |sixteen_bit_full_adder:adder|     ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder                                                                 ; sixteen_bit_full_adder ; work         ;
;          |full_adder:inst10|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst10                                               ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst10|NAND_2:inst5                                  ; NAND_2                 ; work         ;
;             |XOR_2:inst2|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst10|XOR_2:inst2                                   ; XOR_2                  ; work         ;
;          |full_adder:inst11|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst11                                               ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst11|NAND_2:inst5                                  ; NAND_2                 ; work         ;
;             |XOR_2:inst2|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst11|XOR_2:inst2                                   ; XOR_2                  ; work         ;
;          |full_adder:inst12|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst12                                               ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst12|NAND_2:inst5                                  ; NAND_2                 ; work         ;
;          |full_adder:inst13|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst13                                               ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst13|NAND_2:inst5                                  ; NAND_2                 ; work         ;
;             |XOR_2:inst2|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst13|XOR_2:inst2                                   ; XOR_2                  ; work         ;
;          |full_adder:inst14|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst14                                               ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst14|NAND_2:inst5                                  ; NAND_2                 ; work         ;
;          |full_adder:inst15|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst15                                               ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst15|NAND_2:inst5                                  ; NAND_2                 ; work         ;
;             |XOR_2:inst2|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst15|XOR_2:inst2                                   ; XOR_2                  ; work         ;
;          |full_adder:inst16|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst16                                               ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst16|NAND_2:inst5                                  ; NAND_2                 ; work         ;
;          |full_adder:inst17|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst17                                               ; full_adder             ; work         ;
;             |XOR_2:inst2|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst17|XOR_2:inst2                                   ; XOR_2                  ; work         ;
;          |full_adder:inst2|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst2                                                ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst2|NAND_2:inst5                                   ; NAND_2                 ; work         ;
;          |full_adder:inst3|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst3                                                ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst3|NAND_2:inst5                                   ; NAND_2                 ; work         ;
;             |XOR_2:inst2|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst3|XOR_2:inst2                                    ; XOR_2                  ; work         ;
;          |full_adder:inst4|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst4                                                ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst4|NAND_2:inst5                                   ; NAND_2                 ; work         ;
;          |full_adder:inst5|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst5                                                ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst5|NAND_2:inst5                                   ; NAND_2                 ; work         ;
;             |XOR_2:inst2|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst5|XOR_2:inst2                                    ; XOR_2                  ; work         ;
;          |full_adder:inst6|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst6                                                ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst6|NAND_2:inst5                                   ; NAND_2                 ; work         ;
;          |full_adder:inst7|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst7                                                ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst7|NAND_2:inst5                                   ; NAND_2                 ; work         ;
;             |XOR_2:inst2|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst7|XOR_2:inst2                                    ; XOR_2                  ; work         ;
;          |full_adder:inst8|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst8                                                ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst8|NAND_2:inst5                                   ; NAND_2                 ; work         ;
;          |full_adder:inst9|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst9                                                ; full_adder             ; work         ;
;             |NAND_2:inst5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst9|NAND_2:inst5                                   ; NAND_2                 ; work         ;
;             |XOR_2:inst2|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst9|XOR_2:inst2                                    ; XOR_2                  ; work         ;
;       |zero_flag:zflag|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|zero_flag:zflag                                                                              ; zero_flag              ; work         ;
;          |OR_2:inst15|                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|alu:alu_inst|zero_flag:zflag|OR_2:inst15                                                                  ; OR_2                   ; work         ;
;    |memory:memory_inst|                  ; 5841 (5841)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|memory:memory_inst                                                                                        ; memory                 ; work         ;
;    |register16bit:ir_inst|               ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst                                                                                     ; register16bit          ; work         ;
;       |dff_reset:\reg_b:0:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:0:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:10:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:10:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:11:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:11:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:12:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:12:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:13:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:13:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:14:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:14:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:15:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:15:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:1:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:1:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:2:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:2:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:3:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:3:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:4:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:4:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:5:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:5:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:6:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:6:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:7:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:7:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:8:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:8:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:9:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:ir_inst|dff_reset:\reg_b:9:reg_dff                                                          ; dff_reset              ; work         ;
;    |register16bit:pc_inst|               ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst                                                                                     ; register16bit          ; work         ;
;       |dff_reset:\reg_b:0:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:0:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:10:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:10:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:11:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:11:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:12:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:12:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:13:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:13:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:14:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:14:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:15:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:15:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:1:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:1:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:2:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:2:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:3:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:3:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:4:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:4:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:5:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:5:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:6:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:6:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:7:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:7:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:8:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:8:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:9:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:pc_inst|dff_reset:\reg_b:9:reg_dff                                                          ; dff_reset              ; work         ;
;    |register16bit:t1_inst|               ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst                                                                                     ; register16bit          ; work         ;
;       |dff_reset:\reg_b:0:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:0:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:10:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:10:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:11:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:11:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:12:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:12:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:13:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:13:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:14:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:14:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:15:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:15:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:1:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:1:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:2:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:2:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:3:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:3:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:4:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:4:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:5:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:5:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:6:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:6:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:7:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:7:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:8:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:8:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:9:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t1_inst|dff_reset:\reg_b:9:reg_dff                                                          ; dff_reset              ; work         ;
;    |register16bit:t2_inst|               ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst                                                                                     ; register16bit          ; work         ;
;       |dff_reset:\reg_b:0:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:0:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:10:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:10:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:11:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:11:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:12:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:12:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:13:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:13:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:14:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:14:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:15:reg_dff|      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:15:reg_dff                                                         ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:1:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:1:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:2:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:2:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:3:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:3:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:4:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:4:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:5:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:5:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:6:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:6:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:7:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:7:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:8:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:8:reg_dff                                                          ; dff_reset              ; work         ;
;       |dff_reset:\reg_b:9:reg_dff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register16bit:t2_inst|dff_reset:\reg_b:9:reg_dff                                                          ; dff_reset              ; work         ;
;    |register_file:rf_inst|               ; 216 (0)             ; 128 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst                                                                                     ; register_file          ; work         ;
;       |demux8:en_demux|                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux                                                                     ; demux8                 ; work         ;
;          |demux4:inst2|                  ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst2                                                        ; demux4                 ; work         ;
;             |demux2:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst2|demux2:inst2                                           ; demux2                 ; work         ;
;                |AND_2:inst3|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst2|demux2:inst2|AND_2:inst3                               ; AND_2                  ; work         ;
;                |AND_2:inst4|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst2|demux2:inst2|AND_2:inst4                               ; AND_2                  ; work         ;
;             |demux2:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst2|demux2:inst3                                           ; demux2                 ; work         ;
;                |AND_2:inst3|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst2|demux2:inst3|AND_2:inst3                               ; AND_2                  ; work         ;
;                |AND_2:inst4|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst2|demux2:inst3|AND_2:inst4                               ; AND_2                  ; work         ;
;          |demux4:inst3|                  ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst3                                                        ; demux4                 ; work         ;
;             |demux2:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst3|demux2:inst2                                           ; demux2                 ; work         ;
;                |AND_2:inst3|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst3|demux2:inst2|AND_2:inst3                               ; AND_2                  ; work         ;
;                |AND_2:inst4|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst3|demux2:inst2|AND_2:inst4                               ; AND_2                  ; work         ;
;             |demux2:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst3|demux2:inst3                                           ; demux2                 ; work         ;
;                |AND_2:inst3|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst3|demux2:inst3|AND_2:inst3                               ; AND_2                  ; work         ;
;                |AND_2:inst4|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8:en_demux|demux4:inst3|demux2:inst3|AND_2:inst4                               ; AND_2                  ; work         ;
;       |demux8bit16:write_demux|          ; 64 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux                                                             ; demux8bit16            ; work         ;
;          |demux8:\inst:0:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:0:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:0:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:0:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:0:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:0:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:0:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:0:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:0:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:0:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;          |demux8:\inst:10:inst1|         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:10:inst1                                       ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:10:inst1|demux4:inst2                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:10:inst1|demux4:inst2|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:10:inst1|demux4:inst2|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:10:inst1|demux4:inst2|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:10:inst1|demux4:inst3                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:10:inst1|demux4:inst3|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:10:inst1|demux4:inst3|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:10:inst1|demux4:inst3|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;          |demux8:\inst:11:inst1|         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:11:inst1                                       ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:11:inst1|demux4:inst2                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:11:inst1|demux4:inst2|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:11:inst1|demux4:inst2|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:11:inst1|demux4:inst2|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:11:inst1|demux4:inst3                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:11:inst1|demux4:inst3|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:11:inst1|demux4:inst3|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:11:inst1|demux4:inst3|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;          |demux8:\inst:12:inst1|         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:12:inst1                                       ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:12:inst1|demux4:inst2                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:12:inst1|demux4:inst2|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:12:inst1|demux4:inst2|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:12:inst1|demux4:inst2|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:12:inst1|demux4:inst3                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:12:inst1|demux4:inst3|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:12:inst1|demux4:inst3|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:12:inst1|demux4:inst3|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;          |demux8:\inst:13:inst1|         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:13:inst1                                       ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:13:inst1|demux4:inst2                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:13:inst1|demux4:inst2|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:13:inst1|demux4:inst2|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:13:inst1|demux4:inst2|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:13:inst1|demux4:inst3                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:13:inst1|demux4:inst3|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:13:inst1|demux4:inst3|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:13:inst1|demux4:inst3|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;          |demux8:\inst:14:inst1|         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:14:inst1                                       ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:14:inst1|demux4:inst2                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:14:inst1|demux4:inst2|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:14:inst1|demux4:inst2|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:14:inst1|demux4:inst2|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:14:inst1|demux4:inst3                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:14:inst1|demux4:inst3|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:14:inst1|demux4:inst3|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:14:inst1|demux4:inst3|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;          |demux8:\inst:15:inst1|         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:15:inst1                                       ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:15:inst1|demux4:inst2                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:15:inst1|demux4:inst2|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:15:inst1|demux4:inst2|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:15:inst1|demux4:inst2|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:15:inst1|demux4:inst3                          ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:15:inst1|demux4:inst3|demux2:inst1             ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:15:inst1|demux4:inst3|demux2:inst1|AND_2:inst3 ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:15:inst1|demux4:inst3|demux2:inst1|AND_2:inst4 ; AND_2                  ; work         ;
;          |demux8:\inst:1:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:1:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:1:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:1:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:1:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:1:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:1:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:1:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:1:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:1:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;          |demux8:\inst:2:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:2:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:2:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:2:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:2:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:2:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:2:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:2:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:2:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:2:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;          |demux8:\inst:3:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:3:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:3:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:3:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:3:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:3:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:3:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:3:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:3:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:3:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;          |demux8:\inst:4:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:4:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:4:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:4:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:4:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:4:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:4:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:4:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:4:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:4:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;          |demux8:\inst:5:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:5:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:5:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:5:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:5:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:5:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:5:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:5:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:5:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:5:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;          |demux8:\inst:6:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:6:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:6:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:6:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:6:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:6:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:6:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:6:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:6:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:6:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;          |demux8:\inst:7:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:7:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:7:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:7:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:7:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:7:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:7:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:7:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:7:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:7:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;          |demux8:\inst:8:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:8:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:8:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:8:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:8:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:8:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:8:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:8:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:8:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:8:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;          |demux8:\inst:9:inst1|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:9:inst1                                        ; demux8                 ; work         ;
;             |demux4:inst2|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:9:inst1|demux4:inst2                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:9:inst1|demux4:inst2|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:9:inst1|demux4:inst2|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:9:inst1|demux4:inst2|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;             |demux4:inst3|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:9:inst1|demux4:inst3                           ; demux4                 ; work         ;
;                |demux2:inst1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:9:inst1|demux4:inst3|demux2:inst1              ; demux2                 ; work         ;
;                   |AND_2:inst3|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:9:inst1|demux4:inst3|demux2:inst1|AND_2:inst3  ; AND_2                  ; work         ;
;                   |AND_2:inst4|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|demux8bit16:write_demux|demux8:\inst:9:inst1|demux4:inst3|demux2:inst1|AND_2:inst4  ; AND_2                  ; work         ;
;       |mux8bit16:read_mux1|              ; 64 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1                                                                 ; mux8bit16              ; work         ;
;          |mux8:\inst:0:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:0:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:0:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:0:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:10:inst1|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:10:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:10:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:10:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:11:inst1|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:11:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:11:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:11:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:12:inst1|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:12:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:12:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:12:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:13:inst1|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:13:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:13:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:13:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:14:inst1|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:14:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:14:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:14:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:15:inst1|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:15:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:15:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:15:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:1:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:1:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:1:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:1:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:2:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:2:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:2:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:2:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:3:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:3:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:3:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:3:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:4:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:4:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:4:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:4:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:5:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:5:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:5:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:5:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:6:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:6:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:6:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:6:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:7:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:7:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:7:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:7:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:8:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:8:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:8:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:8:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:9:inst1|            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:9:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:9:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:9:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;       |mux8bit16:read_mux2|              ; 80 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2                                                                 ; mux8bit16              ; work         ;
;          |mux8:\inst:0:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:0:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:0:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:0:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:10:inst1|           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:10:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:10:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:10:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:11:inst1|           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:11:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:11:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:11:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:12:inst1|           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:12:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:12:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:12:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:13:inst1|           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:13:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:13:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:13:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:14:inst1|           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:14:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:14:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:14:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:15:inst1|           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:15:inst1                                             ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:15:inst1|mux2:inst3                                  ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:15:inst1|mux2:inst3|OR_2:inst4                       ; OR_2                   ; work         ;
;          |mux8:\inst:1:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:1:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:1:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:1:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:2:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:2:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:2:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:2:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:3:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:3:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:3:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:3:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:4:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:4:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:4:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:4:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:5:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:5:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:5:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:5:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:6:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:6:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:6:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:6:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:7:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:7:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:7:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:7:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:8:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:8:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:8:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:8:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;          |mux8:\inst:9:inst1|            ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:9:inst1                                              ; mux8                   ; work         ;
;             |mux2:inst3|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:9:inst1|mux2:inst3                                   ; mux2                   ; work         ;
;                |OR_2:inst4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:9:inst1|mux2:inst3|OR_2:inst4                        ; OR_2                   ; work         ;
;       |register16bit:\registers:0:reg|   ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg                                                      ; register16bit          ; work         ;
;          |dff_reset:\reg_b:0:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:0:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:10:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:10:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:11:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:11:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:12:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:12:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:13:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:13:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:14:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:14:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:15:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:15:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:1:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:1:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:2:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:2:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:3:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:3:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:4:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:4:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:5:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:5:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:6:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:6:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:7:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:7:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:8:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:8:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:9:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:9:reg_dff                           ; dff_reset              ; work         ;
;       |register16bit:\registers:1:reg|   ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg                                                      ; register16bit          ; work         ;
;          |dff_reset:\reg_b:0:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:0:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:10:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:10:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:11:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:11:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:12:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:12:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:13:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:13:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:14:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:14:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:15:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:15:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:1:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:1:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:2:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:2:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:3:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:3:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:4:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:4:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:5:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:5:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:6:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:6:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:7:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:7:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:8:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:8:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:9:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:1:reg|dff_reset:\reg_b:9:reg_dff                           ; dff_reset              ; work         ;
;       |register16bit:\registers:2:reg|   ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg                                                      ; register16bit          ; work         ;
;          |dff_reset:\reg_b:0:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:0:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:10:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:10:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:11:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:11:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:12:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:12:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:13:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:13:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:14:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:14:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:15:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:15:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:1:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:1:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:2:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:2:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:3:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:3:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:4:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:4:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:5:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:5:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:6:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:6:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:7:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:7:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:8:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:8:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:9:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:2:reg|dff_reset:\reg_b:9:reg_dff                           ; dff_reset              ; work         ;
;       |register16bit:\registers:3:reg|   ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg                                                      ; register16bit          ; work         ;
;          |dff_reset:\reg_b:0:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:0:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:10:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:10:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:11:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:11:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:12:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:12:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:13:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:13:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:14:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:14:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:15:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:15:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:1:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:1:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:2:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:2:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:3:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:3:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:4:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:4:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:5:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:5:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:6:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:6:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:7:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:7:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:8:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:8:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:9:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:3:reg|dff_reset:\reg_b:9:reg_dff                           ; dff_reset              ; work         ;
;       |register16bit:\registers:4:reg|   ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg                                                      ; register16bit          ; work         ;
;          |dff_reset:\reg_b:0:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:0:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:10:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:10:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:11:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:11:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:12:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:12:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:13:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:13:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:14:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:14:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:15:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:15:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:1:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:1:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:2:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:2:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:3:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:3:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:4:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:4:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:5:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:5:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:6:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:6:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:7:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:7:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:8:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:8:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:9:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:4:reg|dff_reset:\reg_b:9:reg_dff                           ; dff_reset              ; work         ;
;       |register16bit:\registers:5:reg|   ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg                                                      ; register16bit          ; work         ;
;          |dff_reset:\reg_b:0:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:0:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:10:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:10:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:11:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:11:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:12:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:12:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:13:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:13:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:14:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:14:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:15:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:15:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:1:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:1:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:2:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:2:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:3:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:3:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:4:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:4:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:5:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:5:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:6:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:6:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:7:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:7:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:8:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:8:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:9:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:5:reg|dff_reset:\reg_b:9:reg_dff                           ; dff_reset              ; work         ;
;       |register16bit:\registers:6:reg|   ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg                                                      ; register16bit          ; work         ;
;          |dff_reset:\reg_b:0:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:0:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:10:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:10:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:11:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:11:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:12:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:12:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:13:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:13:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:14:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:14:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:15:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:15:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:1:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:1:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:2:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:2:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:3:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:3:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:4:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:4:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:5:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:5:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:6:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:6:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:7:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:7:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:8:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:8:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:9:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:6:reg|dff_reset:\reg_b:9:reg_dff                           ; dff_reset              ; work         ;
;       |register16bit:\registers:7:reg|   ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg                                                      ; register16bit          ; work         ;
;          |dff_reset:\reg_b:0:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:0:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:10:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:10:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:11:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:11:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:12:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:12:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:13:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:13:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:14:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:14:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:15:reg_dff|   ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:15:reg_dff                          ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:1:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:1:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:2:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:2:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:3:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:3:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:4:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:4:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:5:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:5:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:6:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:6:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:7:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:7:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:8:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:8:reg_dff                           ; dff_reset              ; work         ;
;          |dff_reset:\reg_b:9:reg_dff|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|register_file:rf_inst|register16bit:\registers:7:reg|dff_reset:\reg_b:9:reg_dff                           ; dff_reset              ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fsm|next_state                                                                                                                                                                                                                                                                                        ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name           ; next_state.err ; next_state.s16 ; next_state.s15 ; next_state.s14 ; next_state.s13 ; next_state.s12 ; next_state.s11 ; next_state.s10 ; next_state.s9 ; next_state.s8 ; next_state.s7 ; next_state.s6 ; next_state.s5 ; next_state.s4 ; next_state.s3 ; next_state.s2 ; next_state.s1 ; next_state.s0 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; next_state.s0  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; next_state.s1  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; next_state.s2  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; next_state.s3  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; next_state.s4  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s5  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s6  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s7  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s8  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s9  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s10 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s11 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s12 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s13 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s14 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s15 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.s16 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; next_state.err ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fsm|present_state                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name              ; present_state.err ; present_state.s16 ; present_state.s15 ; present_state.s14 ; present_state.s13 ; present_state.s12 ; present_state.s11 ; present_state.s10 ; present_state.s9 ; present_state.s8 ; present_state.s7 ; present_state.s6 ; present_state.s5 ; present_state.s4 ; present_state.s3 ; present_state.s2 ; present_state.s1 ; present_state.s0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; present_state.s0  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; present_state.s1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; present_state.s2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; present_state.s3  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; present_state.s4  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s5  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s6  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s7  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s8  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s9  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s10 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s11 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s12 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s13 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s14 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s15 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.s16 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.err ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-------------------------------------------------------+------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal          ; Free of Timing Hazards ;
+-------------------------------------------------------+------------------------------+------------------------+
; memory:memory_inst|reg[209][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[153][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[145][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[217][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[197][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[141][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[133][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[205][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[193][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[137][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[129][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[201][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[213][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[157][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[149][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[221][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[113][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[53][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[49][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[117][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[105][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[45][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[41][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[109][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[97][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[37][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[33][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[101][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[121][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[61][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[57][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[125][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[81][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[25][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[17][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[89][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[69][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[13][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[5][0]                          ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[77][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[65][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[9][0]                          ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[1][0]                          ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[73][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[85][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[29][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[21][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[93][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[241][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[181][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[177][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[245][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[233][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[173][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[169][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[237][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[225][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[165][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[161][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[229][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[249][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[189][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[185][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[253][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[227][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[203][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[195][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[235][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[167][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[143][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[135][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[175][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[163][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[139][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[131][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[171][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[207][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[231][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[199][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[239][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[91][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[59][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[27][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[123][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[87][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[55][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[23][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[119][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[83][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[51][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[19][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[115][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[95][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[63][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[31][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[127][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[75][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[43][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[11][0]                         ; memory:memory_inst|reg[1][0] ; yes                    ;
; memory:memory_inst|reg[107][0]                        ; memory:memory_inst|reg[1][0] ; yes                    ;
; Number of user-specified and inferred latches = 2048  ;                              ;                        ;
+-------------------------------------------------------+------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; state_num[5..31]                       ; Stuck at GND due to stuck port data_in ;
; mem_add[8..15]                         ; Lost fanout                            ;
; counter[3..9,11..31]                   ; Merged with counter[10]                ;
; shift1a[8,9,11..14]                    ; Merged with shift1a[10]                ;
; Total Number of Removed Registers = 69 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 423   ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 380   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; counter[1]                             ; 15      ;
; counter[2]                             ; 15      ;
; counter[10]                            ; 43      ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fsm|se16_9_a[6]                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fsm|t1_di[12]                                                                             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |fsm|shift1a[0]                                                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fsm|se16_6_a[5]                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |fsm|mem_add[6]                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |fsm|rf_a1[2]                                                                              ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |fsm|pc_di[15]                                                                             ;
; 11:1               ; 16 bits   ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; Yes        ; |fsm|t2_di[2]                                                                              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fsm|rf_d3[4]                                                                              ;
; 9:1                ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |fsm|alu_b[9]                                                                              ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |fsm|alu_a[10]                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |fsm|rf_d3[1]                                                                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; Yes        ; |fsm|rf_d3[12]                                                                             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |fsm|rf_a3[2]                                                                              ;
; 24:1               ; 3 bits    ; 48 LEs        ; 15 LEs               ; 33 LEs                 ; Yes        ; |fsm|alu_sel[1]                                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:9:inst1|mux2:inst3|OR_2:inst4|Y                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fsm|memory:memory_inst|Mux14                                                              ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |fsm|alu:alu_inst|mux8bit16:mux|mux8:\inst:0:inst1|mux2:inst3|OR_2:inst4|Y                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |fsm|register_file:rf_inst|mux8bit16:read_mux1|mux8:\inst:14:inst1|mux2:inst3|OR_2:inst4|Y ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |fsm|register_file:rf_inst|mux8bit16:read_mux2|mux8:\inst:4:inst1|mux2:inst3|OR_2:inst4|Y  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |fsm|memory:memory_inst|Mux9                                                               ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |fsm|memory:memory_inst|Mux3                                                               ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |fsm|memory:memory_inst|Mux15                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |fsm|memory:memory_inst|Mux10                                                              ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |fsm|Selector138                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |fsm|Selector142                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |fsm|Selector144                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |fsm|Selector147                                                                           ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |fsm|memory:memory_inst|Mux15                                                              ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |fsm|memory:memory_inst|Mux15                                                              ;
; 128:1              ; 8 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |fsm|memory:memory_inst|Mux15                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "register16bit:t2_inst" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Stuck at GND           ;
+-------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "register16bit:t1_inst" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Stuck at GND           ;
+-------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "register16bit:pc_inst" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Stuck at GND           ;
+-------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "register16bit:ir_inst" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Stuck at GND           ;
+-------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:rf_inst"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; reset     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_inp0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_inp1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_outp1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst17"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst16"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_inst|multiplier:mul|sixteen_bit_full_adder:inst15"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cf   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 328                         ;
; cycloneiii_ff         ; 423                         ;
;     ENA               ; 318                         ;
;     ENA SCLR          ; 19                          ;
;     ENA SLD           ; 43                          ;
;     plain             ; 43                          ;
; cycloneiii_lcell_comb ; 6519                        ;
;     normal            ; 6519                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 161                         ;
;         3 data inputs ; 2297                        ;
;         4 data inputs ; 4057                        ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 5.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 04 16:32:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 49
    Info (12022): Found design unit 3: AND_2-Equations File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 61
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 72
    Info (12022): Found design unit 5: OR_2-Equations File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 83
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 94
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 106
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 117
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 128
    Info (12023): Found entity 1: INVERTER File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 45
    Info (12023): Found entity 2: AND_2 File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 57
    Info (12023): Found entity 3: NAND_2 File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 68
    Info (12023): Found entity 4: OR_2 File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 79
    Info (12023): Found entity 5: NOR_2 File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 90
    Info (12023): Found entity 6: XOR_2 File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 102
    Info (12023): Found entity 7: XNOR_2 File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 113
    Info (12023): Found entity 8: HALF_ADDER File: C:/intelFPGA_lite/jass2.0/Gates.vhdl Line: 124
Info (12021): Found 2 design units, including 1 entities, in source file zero_padding.vhd
    Info (12022): Found design unit 1: zero_padding-struct File: C:/intelFPGA_lite/jass2.0/zero_padding.vhd Line: 13
    Info (12023): Found entity 1: zero_padding File: C:/intelFPGA_lite/jass2.0/zero_padding.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file zero_flag.vhd
    Info (12022): Found design unit 1: zero_flag-struct File: C:/intelFPGA_lite/jass2.0/zero_flag.vhd Line: 12
    Info (12023): Found entity 1: zero_flag File: C:/intelFPGA_lite/jass2.0/zero_flag.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sixteen_bit_full_adder.vhd
    Info (12022): Found design unit 1: sixteen_bit_full_adder-struct File: C:/intelFPGA_lite/jass2.0/sixteen_bit_full_adder.vhd Line: 14
    Info (12023): Found entity 1: sixteen_bit_full_adder File: C:/intelFPGA_lite/jass2.0/sixteen_bit_full_adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sign_ext_six.vhd
    Info (12022): Found design unit 1: sign_ext_six-struct File: C:/intelFPGA_lite/jass2.0/sign_ext_six.vhd Line: 13
    Info (12023): Found entity 1: sign_ext_six File: C:/intelFPGA_lite/jass2.0/sign_ext_six.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sign_ext_nine.vhd
    Info (12022): Found design unit 1: sign_ext_nine-struct File: C:/intelFPGA_lite/jass2.0/sign_ext_nine.vhd Line: 13
    Info (12023): Found entity 1: sign_ext_nine File: C:/intelFPGA_lite/jass2.0/sign_ext_nine.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shift_one.vhd
    Info (12022): Found design unit 1: shift_one-struct File: C:/intelFPGA_lite/jass2.0/shift_one.vhd Line: 13
    Info (12023): Found entity 1: shift_one File: C:/intelFPGA_lite/jass2.0/shift_one.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shift_eight.vhd
    Info (12022): Found design unit 1: shift_eight-design File: C:/intelFPGA_lite/jass2.0/shift_eight.vhd Line: 13
    Info (12023): Found entity 1: shift_eight File: C:/intelFPGA_lite/jass2.0/shift_eight.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: register_file-struct File: C:/intelFPGA_lite/jass2.0/RegisterFile.vhd Line: 17
    Info (12023): Found entity 1: register_file File: C:/intelFPGA_lite/jass2.0/RegisterFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register16bit.vhd
    Info (12022): Found design unit 1: register16bit-struct File: C:/intelFPGA_lite/jass2.0/register16bit.vhd Line: 14
    Info (12023): Found entity 1: register16bit File: C:/intelFPGA_lite/jass2.0/register16bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux8.vhd
    Info (12022): Found design unit 1: mux8-struct File: C:/intelFPGA_lite/jass2.0/mux8.vhd Line: 12
    Info (12023): Found entity 1: mux8 File: C:/intelFPGA_lite/jass2.0/mux8.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiplier.vhd
    Info (12022): Found design unit 1: multiplier-struct File: C:/intelFPGA_lite/jass2.0/multiplier.vhd Line: 12
    Info (12023): Found entity 1: multiplier File: C:/intelFPGA_lite/jass2.0/multiplier.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-behav File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 12
    Info (12023): Found entity 1: memory File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-struct File: C:/intelFPGA_lite/jass2.0/full_adder.vhd Line: 12
    Info (12023): Found entity 1: full_adder File: C:/intelFPGA_lite/jass2.0/full_adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: fsm-design File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 34
    Info (12023): Found entity 1: fsm File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 7
Info (12021): Found 5 design units, including 2 entities, in source file flipflop.vhd
    Info (12022): Found design unit 1: Flipflops File: C:/intelFPGA_lite/jass2.0/Flipflop.vhd Line: 3
    Info (12022): Found design unit 2: dff_set-behav File: C:/intelFPGA_lite/jass2.0/Flipflop.vhd Line: 16
    Info (12022): Found design unit 3: dff_reset-behav File: C:/intelFPGA_lite/jass2.0/Flipflop.vhd Line: 33
    Info (12023): Found entity 1: dff_set File: C:/intelFPGA_lite/jass2.0/Flipflop.vhd Line: 14
    Info (12023): Found entity 2: dff_reset File: C:/intelFPGA_lite/jass2.0/Flipflop.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file demux8.vhd
    Info (12022): Found design unit 1: demux8-struct File: C:/intelFPGA_lite/jass2.0/demux8.vhd Line: 16
    Info (12023): Found entity 1: demux8 File: C:/intelFPGA_lite/jass2.0/demux8.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file demux4.vhd
    Info (12022): Found design unit 1: demux4-struct File: C:/intelFPGA_lite/jass2.0/demux4.vhd Line: 15
    Info (12023): Found entity 1: demux4 File: C:/intelFPGA_lite/jass2.0/demux4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file demux2.vhd
    Info (12022): Found design unit 1: demux2-struct File: C:/intelFPGA_lite/jass2.0/demux2.vhd Line: 17
    Info (12023): Found entity 1: demux2 File: C:/intelFPGA_lite/jass2.0/demux2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bitwise_or.vhd
    Info (12022): Found design unit 1: bitwise_OR-struct File: C:/intelFPGA_lite/jass2.0/bitwise_OR.vhd Line: 12
    Info (12023): Found entity 1: bitwise_OR File: C:/intelFPGA_lite/jass2.0/bitwise_OR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bitwise_imp.vhd
    Info (12022): Found design unit 1: bitwise_IMP-struct File: C:/intelFPGA_lite/jass2.0/bitwise_IMP.vhd Line: 12
    Info (12023): Found entity 1: bitwise_IMP File: C:/intelFPGA_lite/jass2.0/bitwise_IMP.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bitwise_and.vhd
    Info (12022): Found design unit 1: bitwise_AND-struct File: C:/intelFPGA_lite/jass2.0/bitwise_AND.vhd Line: 12
    Info (12023): Found entity 1: bitwise_AND File: C:/intelFPGA_lite/jass2.0/bitwise_AND.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-struct File: C:/intelFPGA_lite/jass2.0/alu.vhd Line: 15
    Info (12023): Found entity 1: alu File: C:/intelFPGA_lite/jass2.0/alu.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file 16bit8to1mux.vhd
    Info (12022): Found design unit 1: mux8bit16-struct File: C:/intelFPGA_lite/jass2.0/16bit8to1mux.vhd Line: 13
    Info (12023): Found entity 1: mux8bit16 File: C:/intelFPGA_lite/jass2.0/16bit8to1mux.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file 16bit1to8demux.vhd
    Info (12022): Found design unit 1: demux8bit16-struct File: C:/intelFPGA_lite/jass2.0/16bit1to8demux.vhd Line: 14
    Info (12023): Found entity 1: demux8bit16 File: C:/intelFPGA_lite/jass2.0/16bit1to8demux.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file 4to1mux.vhd
    Info (12022): Found design unit 1: mux4-struct File: C:/intelFPGA_lite/jass2.0/4to1mux.vhd Line: 11
    Info (12023): Found entity 1: mux4 File: C:/intelFPGA_lite/jass2.0/4to1mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file 2to1mux.vhd
    Info (12022): Found design unit 1: mux2-struct File: C:/intelFPGA_lite/jass2.0/2to1mux.vhd Line: 11
    Info (12023): Found entity 1: mux2 File: C:/intelFPGA_lite/jass2.0/2to1mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: testbench-design File: C:/intelFPGA_lite/jass2.0/testbench.vhd Line: 10
    Info (12023): Found entity 1: testbench File: C:/intelFPGA_lite/jass2.0/testbench.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file 16bit2x1mux.vhd
    Info (12022): Found design unit 1: mux2bit16-struct File: C:/intelFPGA_lite/jass2.0/16bit2x1mux.vhd Line: 14
    Info (12023): Found entity 1: mux2bit16 File: C:/intelFPGA_lite/jass2.0/16bit2x1mux.vhd Line: 7
Info (12127): Elaborating entity "fsm" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal "t1_rst" because signal was never assigned a value File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal "t2_rst" because signal was never assigned a value File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at fsm.vhd(39): object "alu_cf" assigned a value but never read File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal "rf_rst" because signal was never assigned a value File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal "ir_rst" because signal was never assigned a value File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal "pc_rst" because signal was never assigned a value File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at fsm.vhd(39): used explicit default value for signal "fsm_rst" because signal was never assigned a value File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at fsm.vhd(53): used explicit default value for signal "rf_d3_1" because signal was never assigned a value File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at fsm.vhd(54): used explicit default value for signal "rf_d3_2" because signal was never assigned a value File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 54
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst" File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 93
Info (12128): Elaborating entity "sixteen_bit_full_adder" for hierarchy "alu:alu_inst|sixteen_bit_full_adder:adder" File: C:/intelFPGA_lite/jass2.0/alu.vhd Line: 71
Info (12128): Elaborating entity "XOR_2" for hierarchy "alu:alu_inst|sixteen_bit_full_adder:adder|XOR_2:\for_add:0:inst1" File: C:/intelFPGA_lite/jass2.0/sixteen_bit_full_adder.vhd Line: 23
Info (12128): Elaborating entity "full_adder" for hierarchy "alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst2" File: C:/intelFPGA_lite/jass2.0/sixteen_bit_full_adder.vhd Line: 26
Info (12128): Elaborating entity "NAND_2" for hierarchy "alu:alu_inst|sixteen_bit_full_adder:adder|full_adder:inst2|NAND_2:inst3" File: C:/intelFPGA_lite/jass2.0/full_adder.vhd Line: 19
Info (12128): Elaborating entity "bitwise_OR" for hierarchy "alu:alu_inst|bitwise_OR:log_or" File: C:/intelFPGA_lite/jass2.0/alu.vhd Line: 72
Info (12128): Elaborating entity "OR_2" for hierarchy "alu:alu_inst|bitwise_OR:log_or|OR_2:\for_and:0:inst1" File: C:/intelFPGA_lite/jass2.0/bitwise_OR.vhd Line: 15
Info (12128): Elaborating entity "bitwise_AND" for hierarchy "alu:alu_inst|bitwise_AND:log_and" File: C:/intelFPGA_lite/jass2.0/alu.vhd Line: 73
Info (12128): Elaborating entity "AND_2" for hierarchy "alu:alu_inst|bitwise_AND:log_and|AND_2:\for_and:0:inst1" File: C:/intelFPGA_lite/jass2.0/bitwise_AND.vhd Line: 15
Info (12128): Elaborating entity "bitwise_IMP" for hierarchy "alu:alu_inst|bitwise_IMP:log_imp" File: C:/intelFPGA_lite/jass2.0/alu.vhd Line: 74
Info (12128): Elaborating entity "INVERTER" for hierarchy "alu:alu_inst|bitwise_IMP:log_imp|INVERTER:\for_and:0:inst1" File: C:/intelFPGA_lite/jass2.0/bitwise_IMP.vhd Line: 16
Info (12128): Elaborating entity "multiplier" for hierarchy "alu:alu_inst|multiplier:mul" File: C:/intelFPGA_lite/jass2.0/alu.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at multiplier.vhd(38): object "temp1" assigned a value but never read File: C:/intelFPGA_lite/jass2.0/multiplier.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at multiplier.vhd(38): object "temp2" assigned a value but never read File: C:/intelFPGA_lite/jass2.0/multiplier.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at multiplier.vhd(38): object "temp3" assigned a value but never read File: C:/intelFPGA_lite/jass2.0/multiplier.vhd Line: 38
Info (12128): Elaborating entity "zero_padding" for hierarchy "alu:alu_inst|multiplier:mul|zero_padding:inst5" File: C:/intelFPGA_lite/jass2.0/multiplier.vhd Line: 47
Info (12128): Elaborating entity "shift_one" for hierarchy "alu:alu_inst|multiplier:mul|shift_one:inst9" File: C:/intelFPGA_lite/jass2.0/multiplier.vhd Line: 52
Info (12128): Elaborating entity "mux8bit16" for hierarchy "alu:alu_inst|mux8bit16:mux" File: C:/intelFPGA_lite/jass2.0/alu.vhd Line: 76
Info (12128): Elaborating entity "mux8" for hierarchy "alu:alu_inst|mux8bit16:mux|mux8:\inst:0:inst1" File: C:/intelFPGA_lite/jass2.0/16bit8to1mux.vhd Line: 24
Info (12128): Elaborating entity "mux4" for hierarchy "alu:alu_inst|mux8bit16:mux|mux8:\inst:0:inst1|mux4:inst1" File: C:/intelFPGA_lite/jass2.0/mux8.vhd Line: 28
Info (12128): Elaborating entity "mux2" for hierarchy "alu:alu_inst|mux8bit16:mux|mux8:\inst:0:inst1|mux4:inst1|mux2:inst1" File: C:/intelFPGA_lite/jass2.0/4to1mux.vhd Line: 18
Info (12128): Elaborating entity "zero_flag" for hierarchy "alu:alu_inst|zero_flag:zflag" File: C:/intelFPGA_lite/jass2.0/alu.vhd Line: 77
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:rf_inst" File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 94
Info (12128): Elaborating entity "register16bit" for hierarchy "register_file:rf_inst|register16bit:\registers:0:reg" File: C:/intelFPGA_lite/jass2.0/RegisterFile.vhd Line: 64
Info (12128): Elaborating entity "mux2bit16" for hierarchy "register_file:rf_inst|register16bit:\registers:0:reg|mux2bit16:mux" File: C:/intelFPGA_lite/jass2.0/register16bit.vhd Line: 32
Info (12128): Elaborating entity "dff_reset" for hierarchy "register_file:rf_inst|register16bit:\registers:0:reg|dff_reset:\reg_b:0:reg_dff" File: C:/intelFPGA_lite/jass2.0/register16bit.vhd Line: 36
Info (12128): Elaborating entity "demux8" for hierarchy "register_file:rf_inst|demux8:en_demux" File: C:/intelFPGA_lite/jass2.0/RegisterFile.vhd Line: 67
Info (12128): Elaborating entity "demux2" for hierarchy "register_file:rf_inst|demux8:en_demux|demux2:inst1" File: C:/intelFPGA_lite/jass2.0/demux8.vhd Line: 37
Info (12128): Elaborating entity "demux4" for hierarchy "register_file:rf_inst|demux8:en_demux|demux4:inst2" File: C:/intelFPGA_lite/jass2.0/demux8.vhd Line: 38
Info (12128): Elaborating entity "demux8bit16" for hierarchy "register_file:rf_inst|demux8bit16:write_demux" File: C:/intelFPGA_lite/jass2.0/RegisterFile.vhd Line: 68
Info (12128): Elaborating entity "sign_ext_six" for hierarchy "sign_ext_six:se16_6_inst" File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 97
Info (12128): Elaborating entity "sign_ext_nine" for hierarchy "sign_ext_nine:se16_9_inst" File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 98
Info (12128): Elaborating entity "shift_eight" for hierarchy "shift_eight:shift_eight_inst" File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 100
Info (12128): Elaborating entity "memory" for hierarchy "memory:memory_inst" File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 104
Warning (10492): VHDL Process Statement warning at memory.vhd(23): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 23
Warning (10492): VHDL Process Statement warning at memory.vhd(24): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 24
Warning (10492): VHDL Process Statement warning at memory.vhd(26): signal "Mem_In" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 26
Warning (10492): VHDL Process Statement warning at memory.vhd(27): signal "Mem_In" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 27
Warning (10631): VHDL Process Statement warning at memory.vhd(20): inferring latch(es) for signal or variable "reg", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[255][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[255][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[255][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[255][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[255][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[255][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[255][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[255][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[254][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[254][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[254][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[254][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[254][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[254][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[254][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[254][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[253][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[253][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[253][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[253][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[253][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[253][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[253][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[253][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[252][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[252][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[252][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[252][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[252][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[252][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[252][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[252][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[251][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[251][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[251][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[251][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[251][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[251][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[251][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[251][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[250][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[250][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[250][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[250][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[250][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[250][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[250][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[250][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[249][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[249][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[249][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[249][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[249][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[249][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[249][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[249][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[248][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[248][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[248][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[248][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[248][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[248][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[248][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[248][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[247][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[247][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[247][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[247][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[247][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[247][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[247][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[247][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[246][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[246][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[246][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[246][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[246][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[246][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[246][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[246][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[245][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[245][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[245][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[245][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[245][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[245][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[245][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[245][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[244][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[244][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[244][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[244][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[244][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[244][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[244][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[244][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[243][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[243][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[243][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[243][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[243][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[243][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[243][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[243][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[242][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[242][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[242][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[242][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[242][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[242][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[242][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[242][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[241][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[241][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[241][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[241][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[241][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[241][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[241][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[241][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[240][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[240][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[240][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[240][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[240][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[240][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[240][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[240][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[239][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[239][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[239][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[239][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[239][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[239][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[239][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[239][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[238][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[238][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[238][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[238][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[238][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[238][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[238][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[238][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[237][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[237][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[237][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[237][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[237][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[237][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[237][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[237][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[236][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[236][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[236][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[236][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[236][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[236][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[236][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[236][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[235][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[235][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[235][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[235][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[235][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[235][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[235][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[235][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[234][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[234][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[234][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[234][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[234][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[234][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[234][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[234][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[233][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[233][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[233][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[233][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[233][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[233][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[233][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[233][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[232][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[232][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[232][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[232][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[232][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[232][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[232][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[232][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[231][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[231][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[231][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[231][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[231][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[231][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[231][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[231][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[230][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[230][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[230][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[230][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[230][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[230][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[230][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[230][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[229][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[229][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[229][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[229][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[229][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[229][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[229][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[229][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[228][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[228][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[228][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[228][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[228][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[228][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[228][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[228][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[227][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[227][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[227][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[227][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[227][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[227][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[227][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[227][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[226][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[226][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[226][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[226][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[226][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[226][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[226][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[226][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[225][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[225][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[225][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[225][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[225][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[225][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[225][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[225][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[224][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[224][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[224][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[224][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[224][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[224][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[224][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[224][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[223][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[223][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[223][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[223][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[223][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[223][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[223][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[223][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[222][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[222][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[222][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[222][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[222][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[222][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[222][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[222][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[221][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[221][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[221][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[221][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[221][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[221][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[221][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[221][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[220][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[220][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[220][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[220][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[220][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[220][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[220][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[220][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[219][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[219][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[219][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[219][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[219][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[219][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[219][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[219][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[218][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[218][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[218][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[218][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[218][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[218][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[218][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[218][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[217][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[217][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[217][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[217][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[217][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[217][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[217][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[217][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[216][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[216][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[216][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[216][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[216][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[216][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[216][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[216][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[215][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[215][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[215][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[215][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[215][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[215][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[215][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[215][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[214][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[214][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[214][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[214][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[214][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[214][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[214][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[214][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[213][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[213][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[213][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[213][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[213][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[213][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[213][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[213][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[212][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[212][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[212][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[212][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[212][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[212][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[212][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[212][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[211][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[211][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[211][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[211][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[211][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[211][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[211][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[211][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[210][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[210][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[210][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[210][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[210][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[210][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[210][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[210][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[209][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[209][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[209][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[209][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[209][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[209][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[209][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[209][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[208][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[208][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[208][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[208][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[208][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[208][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[208][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[208][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[207][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[207][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[207][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[207][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[207][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[207][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[207][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[207][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[206][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[206][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[206][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[206][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[206][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[206][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[206][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[206][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[205][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[205][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[205][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[205][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[205][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[205][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[205][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[205][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[204][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[204][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[204][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[204][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[204][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[204][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[204][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[204][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[203][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[203][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[203][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[203][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[203][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[203][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[203][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[203][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[202][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[202][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[202][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[202][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[202][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[202][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[202][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[202][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[201][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[201][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[201][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[201][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[201][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[201][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[201][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[201][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[200][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[200][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[200][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[200][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[200][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[200][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[200][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[200][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[199][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[199][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[199][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[199][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[199][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[199][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[199][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[199][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[198][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[198][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[198][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[198][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[198][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[198][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[198][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[198][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[197][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[197][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[197][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[197][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[197][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[197][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[197][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[197][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[196][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[196][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[196][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[196][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[196][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[196][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[196][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[196][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[195][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[195][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[195][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[195][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[195][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[195][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[195][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[195][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[194][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[194][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[194][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[194][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[194][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[194][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[194][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[194][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[193][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[193][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[193][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[193][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[193][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[193][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[193][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[193][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[192][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[192][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[192][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[192][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[192][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[192][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[192][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[192][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[191][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[191][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[191][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[191][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[191][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[191][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[191][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[191][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[190][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[190][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[190][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[190][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[190][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[190][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[190][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[190][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[189][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[189][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[189][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[189][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[189][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[189][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[189][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[189][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[188][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[188][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[188][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[188][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[188][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[188][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[188][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[188][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[187][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[187][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[187][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[187][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[187][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[187][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[187][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[187][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[186][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[186][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[186][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[186][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[186][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[186][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[186][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[186][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[185][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[185][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[185][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[185][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[185][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[185][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[185][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[185][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[184][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[184][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[184][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[184][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[184][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[184][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[184][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[184][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[183][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[183][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[183][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[183][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[183][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[183][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[183][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[183][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[182][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[182][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[182][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[182][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[182][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[182][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[182][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[182][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[181][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[181][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[181][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[181][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[181][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[181][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[181][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[181][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[180][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[180][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[180][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[180][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[180][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[180][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[180][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[180][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[179][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[179][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[179][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[179][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[179][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[179][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[179][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[179][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[178][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[178][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[178][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[178][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[178][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[178][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[178][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[178][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[177][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[177][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[177][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[177][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[177][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[177][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[177][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[177][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[176][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[176][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[176][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[176][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[176][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[176][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[176][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[176][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[175][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[175][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[175][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[175][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[175][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[175][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[175][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[175][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[174][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[174][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[174][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[174][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[174][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[174][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[174][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[174][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[173][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[173][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[173][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[173][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[173][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[173][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[173][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[173][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[172][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[172][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[172][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[172][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[172][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[172][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[172][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[172][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[171][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[171][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[171][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[171][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[171][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[171][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[171][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[171][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[170][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[170][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[170][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[170][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[170][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[170][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[170][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[170][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[169][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[169][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[169][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[169][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[169][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[169][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[169][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[169][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[168][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[168][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[168][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[168][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[168][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[168][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[168][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[168][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[167][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[167][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[167][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[167][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[167][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[167][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[167][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[167][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[166][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[166][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[166][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[166][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[166][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[166][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[166][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[166][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[165][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[165][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[165][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[165][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[165][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[165][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[165][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[165][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[164][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[164][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[164][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[164][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[164][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[164][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[164][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[164][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[163][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[163][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[163][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[163][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[163][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[163][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[163][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[163][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[162][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[162][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[162][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[162][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[162][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[162][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[162][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[162][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[161][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[161][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[161][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[161][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[161][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[161][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[161][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[161][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[160][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[160][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[160][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[160][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[160][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[160][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[160][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[160][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[159][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[159][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[159][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[159][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[159][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[159][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[159][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[159][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[158][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[158][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[158][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[158][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[158][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[158][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[158][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[158][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[157][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[157][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[157][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[157][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[157][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[157][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[157][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[157][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[156][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[156][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[156][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[156][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[156][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[156][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[156][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[156][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[155][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[155][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[155][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[155][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[155][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[155][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[155][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[155][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[154][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[154][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[154][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[154][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[154][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[154][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[154][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[154][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[153][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[153][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[153][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[153][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[153][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[153][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[153][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[153][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[152][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[152][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[152][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[152][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[152][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[152][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[152][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[152][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[151][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[151][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[151][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[151][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[151][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[151][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[151][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[151][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[150][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[150][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[150][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[150][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[150][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[150][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[150][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[150][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[149][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[149][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[149][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[149][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[149][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[149][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[149][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[149][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[148][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[148][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[148][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[148][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[148][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[148][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[148][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[148][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[147][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[147][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[147][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[147][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[147][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[147][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[147][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[147][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[146][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[146][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[146][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[146][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[146][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[146][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[146][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[146][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[145][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[145][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[145][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[145][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[145][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[145][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[145][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[145][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[144][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[144][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[144][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[144][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[144][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[144][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[144][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[144][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[143][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[143][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[143][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[143][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[143][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[143][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[143][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[143][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[142][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[142][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[142][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[142][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[142][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[142][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[142][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[142][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[141][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[141][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[141][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[141][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[141][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[141][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[141][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[141][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[140][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[140][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[140][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[140][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[140][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[140][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[140][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[140][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[139][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[139][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[139][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[139][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[139][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[139][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[139][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[139][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[138][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[138][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[138][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[138][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[138][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[138][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[138][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[138][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[137][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[137][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[137][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[137][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[137][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[137][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[137][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[137][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[136][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[136][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[136][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[136][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[136][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[136][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[136][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[136][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[135][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[135][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[135][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[135][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[135][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[135][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[135][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[135][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[134][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[134][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[134][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[134][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[134][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[134][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[134][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[134][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[133][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[133][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[133][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[133][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[133][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[133][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[133][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[133][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[132][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[132][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[132][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[132][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[132][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[132][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[132][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[132][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[131][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[131][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[131][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[131][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[131][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[131][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[131][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[131][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[130][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[130][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[130][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[130][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[130][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[130][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[130][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[130][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[129][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[129][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[129][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[129][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[129][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[129][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[129][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[129][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[128][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[128][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[128][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[128][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[128][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[128][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[128][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[128][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[127][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[127][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[127][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[127][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[127][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[127][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[127][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[127][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[126][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[126][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[126][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[126][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[126][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[126][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[126][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[126][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[125][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[125][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[125][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[125][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[125][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[125][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[125][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[125][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[124][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[124][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[124][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[124][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[124][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[124][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[124][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[124][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[123][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[123][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[123][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[123][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[123][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[123][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[123][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[123][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[122][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[122][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[122][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[122][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[122][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[122][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[122][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[122][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[121][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[121][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[121][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[121][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[121][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[121][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[121][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[121][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[120][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[120][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[120][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[120][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[120][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[120][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[120][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[120][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[119][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[119][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[119][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[119][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[119][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[119][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[119][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[119][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[118][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[118][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[118][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[118][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[118][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[118][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[118][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[118][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[117][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[117][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[117][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[117][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[117][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[117][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[117][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[117][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[116][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[116][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[116][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[116][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[116][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[116][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[116][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[116][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[115][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[115][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[115][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[115][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[115][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[115][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[115][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[115][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[114][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[114][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[114][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[114][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[114][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[114][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[114][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[114][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[113][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[113][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[113][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[113][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[113][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[113][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[113][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[113][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[112][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[112][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[112][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[112][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[112][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[112][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[112][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[112][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[111][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[111][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[111][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[111][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[111][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[111][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[111][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[111][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[110][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[110][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[110][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[110][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[110][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[110][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[110][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[110][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[109][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[109][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[109][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[109][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[109][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[109][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[109][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[109][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[108][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[108][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[108][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[108][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[108][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[108][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[108][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[108][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[107][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[107][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[107][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[107][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[107][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[107][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[107][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[107][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[106][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[106][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[106][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[106][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[106][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[106][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[106][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[106][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[105][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[105][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[105][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[105][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[105][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[105][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[105][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[105][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[104][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[104][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[104][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[104][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[104][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[104][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[104][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[104][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[103][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[103][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[103][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[103][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[103][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[103][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[103][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[103][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[102][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[102][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[102][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[102][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[102][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[102][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[102][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[102][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[101][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[101][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[101][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[101][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[101][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[101][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[101][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[101][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[100][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[100][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[100][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[100][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[100][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[100][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[100][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[100][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[99][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[99][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[99][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[99][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[99][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[99][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[99][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[99][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[98][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[98][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[98][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[98][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[98][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[98][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[98][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[98][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[97][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[97][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[97][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[97][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[97][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[97][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[97][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[97][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[96][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[96][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[96][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[96][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[96][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[96][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[96][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[96][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[95][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[95][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[95][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[95][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[95][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[95][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[95][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[95][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[94][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[94][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[94][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[94][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[94][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[94][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[94][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[94][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[93][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[93][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[93][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[93][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[93][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[93][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[93][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[93][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[92][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[92][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[92][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[92][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[92][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[92][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[92][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[92][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[91][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[91][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[91][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[91][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[91][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[91][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[91][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[91][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[90][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[90][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[90][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[90][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[90][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[90][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[90][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[90][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[89][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[89][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[89][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[89][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[89][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[89][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[89][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[89][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[88][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[88][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[88][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[88][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[88][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[88][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[88][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[88][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[87][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[87][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[87][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[87][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[87][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[87][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[87][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[87][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[86][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[86][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[86][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[86][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[86][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[86][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[86][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[86][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[85][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[85][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[85][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[85][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[85][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[85][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[85][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[85][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[84][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[84][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[84][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[84][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[84][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[84][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[84][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[84][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[83][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[83][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[83][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[83][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[83][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[83][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[83][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[83][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[82][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[82][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[82][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[82][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[82][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[82][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[82][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[82][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[81][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[81][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[81][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[81][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[81][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[81][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[81][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[81][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[80][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[80][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[80][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[80][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[80][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[80][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[80][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[80][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[79][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[79][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[79][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[79][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[79][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[79][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[79][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[79][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[78][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[78][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[78][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[78][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[78][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[78][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[78][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[78][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[77][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[77][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[77][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[77][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[77][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[77][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[77][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[77][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[76][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[76][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[76][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[76][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[76][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[76][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[76][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[76][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[75][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[75][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[75][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[75][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[75][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[75][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[75][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[75][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[74][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[74][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[74][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[74][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[74][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[74][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[74][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[74][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[73][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[73][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[73][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[73][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[73][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[73][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[73][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[73][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[72][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[72][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[72][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[72][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[72][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[72][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[72][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[72][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[71][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[71][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[71][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[71][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[71][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[71][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[71][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[71][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[70][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[70][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[70][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[70][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[70][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[70][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[70][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[70][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[69][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[69][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[69][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[69][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[69][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[69][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[69][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[69][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[68][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[68][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[68][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[68][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[68][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[68][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[68][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[68][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[67][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[67][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[67][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[67][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[67][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[67][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[67][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[67][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[66][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[66][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[66][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[66][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[66][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[66][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[66][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[66][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[65][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[65][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[65][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[65][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[65][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[65][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[65][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[65][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[64][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[64][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[64][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[64][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[64][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[64][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[64][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[64][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[63][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[63][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[63][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[63][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[63][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[63][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[63][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[63][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[62][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[62][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[62][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[62][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[62][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[62][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[62][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[62][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[61][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[61][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[61][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[61][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[61][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[61][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[61][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[61][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[60][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[60][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[60][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[60][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[60][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[60][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[60][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[60][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[59][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[59][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[59][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[59][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[59][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[59][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[59][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[59][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[58][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[58][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[58][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[58][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[58][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[58][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[58][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[58][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[57][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[57][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[57][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[57][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[57][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[57][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[57][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[57][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[56][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[56][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[56][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[56][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[56][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[56][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[56][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[56][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[55][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[55][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[55][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[55][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[55][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[55][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[55][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[55][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[54][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[54][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[54][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[54][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[54][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[54][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[54][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[54][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[53][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[53][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[53][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[53][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[53][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[53][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[53][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[53][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[52][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[52][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[52][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[52][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[52][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[52][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[52][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[52][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[51][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[51][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[51][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[51][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[51][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[51][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[51][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[51][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[50][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[50][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[50][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[50][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[50][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[50][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[50][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[50][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[49][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[49][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[49][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[49][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[49][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[49][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[49][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[49][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[48][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[48][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[48][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[48][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[48][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[48][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[48][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[48][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[47][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[47][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[47][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[47][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[47][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[47][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[47][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[47][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[46][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[46][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[46][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[46][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[46][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[46][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[46][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[46][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[45][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[45][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[45][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[45][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[45][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[45][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[45][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[45][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[44][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[44][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[44][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[44][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[44][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[44][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[44][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[44][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[43][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[43][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[43][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[43][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[43][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[43][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[43][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[43][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[42][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[42][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[42][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[42][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[42][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[42][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[42][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[42][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[41][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[41][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[41][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[41][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[41][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[41][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[41][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[41][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[40][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[40][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[40][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[40][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[40][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[40][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[40][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[40][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[39][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[39][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[39][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[39][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[39][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[39][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[39][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[39][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[38][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[38][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[38][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[38][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[38][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[38][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[38][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[38][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[37][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[37][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[37][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[37][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[37][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[37][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[37][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[37][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[36][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[36][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[36][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[36][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[36][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[36][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[36][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[36][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[35][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[35][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[35][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[35][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[35][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[35][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[35][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[35][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[34][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[34][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[34][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[34][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[34][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[34][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[34][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[34][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[33][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[33][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[33][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[33][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[33][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[33][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[33][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[33][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[32][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[32][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[32][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[32][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[32][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[32][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[32][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[32][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[31][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[31][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[31][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[31][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[31][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[31][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[31][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[31][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[30][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[30][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[30][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[30][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[30][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[30][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[30][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[30][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[29][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[29][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[29][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[29][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[29][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[29][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[29][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[29][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[28][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[28][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[28][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[28][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[28][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[28][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[28][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[28][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[27][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[27][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[27][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[27][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[27][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[27][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[27][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[27][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[26][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[26][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[26][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[26][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[26][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[26][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[26][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[26][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[25][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[25][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[25][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[25][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[25][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[25][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[25][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[25][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[24][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[24][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[24][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[24][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[24][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[24][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[24][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[24][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[23][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[23][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[23][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[23][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[23][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[23][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[23][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[23][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[22][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[22][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[22][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[22][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[22][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[22][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[22][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[22][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[21][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[21][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[21][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[21][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[21][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[21][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[21][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[21][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[20][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[20][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[20][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[20][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[20][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[20][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[20][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[20][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[19][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[19][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[19][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[19][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[19][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[19][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[19][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[19][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[18][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[18][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[18][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[18][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[18][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[18][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[18][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[18][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[17][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[17][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[17][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[17][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[17][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[17][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[17][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[17][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[16][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[16][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[16][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[16][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[16][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[16][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[16][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[16][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[15][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[15][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[15][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[15][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[15][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[15][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[15][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[15][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[14][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[14][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[14][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[14][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[14][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[14][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[14][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[14][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[13][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[13][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[13][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[13][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[13][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[13][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[13][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[13][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[12][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[12][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[12][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[12][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[12][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[12][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[12][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[12][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[11][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[11][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[11][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[11][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[11][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[11][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[11][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[11][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[10][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[10][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[10][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[10][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[10][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[10][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[10][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[10][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[9][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[9][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[9][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[9][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[9][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[9][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[9][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[9][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[8][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[8][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[8][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[8][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[8][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[8][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[8][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[8][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[7][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[7][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[7][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[7][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[7][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[7][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[7][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[7][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[6][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[6][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[6][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[6][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[6][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[6][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[6][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[6][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[5][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[5][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[5][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[5][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[5][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[5][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[5][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[5][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[4][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[4][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[4][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[4][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[4][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[4][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[4][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[4][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[3][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[3][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[3][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[3][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[3][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[3][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[3][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[3][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[2][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[2][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[2][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[2][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[2][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[2][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[2][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[2][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[1][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[1][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[1][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[1][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[1][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[1][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[1][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[1][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[0][0]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[0][1]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[0][2]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[0][3]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[0][4]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[0][5]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[0][6]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Info (10041): Inferred latch for "reg[0][7]" at memory.vhd(20) File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
Warning (13012): Latch memory:memory_inst|reg[209][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[153][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[145][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[217][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[197][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[141][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[133][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[205][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[193][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[137][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[129][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[201][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[213][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[157][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[149][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[221][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[113][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[53][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[49][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[117][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[105][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[45][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[41][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[109][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[97][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[37][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[33][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[101][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[121][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[61][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[57][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[125][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[81][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[25][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[17][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[89][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[69][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[13][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[5][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[77][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[65][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[9][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[1][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[73][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[85][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[29][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[21][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[93][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[241][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[181][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[177][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[245][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[233][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[173][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[169][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[237][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[225][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[165][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[161][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[229][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[249][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[189][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[185][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[253][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[227][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[203][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[195][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[235][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[167][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[143][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[135][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[175][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[163][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[139][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[131][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[171][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[207][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[231][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[199][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[239][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[91][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[59][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[27][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[123][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[87][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[55][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[23][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[119][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[83][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[51][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[19][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[115][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[95][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[63][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[31][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[127][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[75][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[43][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[11][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[107][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[71][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[39][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[7][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[103][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[67][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[35][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[3][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[99][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[79][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[47][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[15][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[111][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[215][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[243][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[211][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[247][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[187][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[159][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[155][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[191][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[151][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[179][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[147][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[183][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[223][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[251][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[219][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[255][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[202][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[198][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[194][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[206][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[150][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[154][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[146][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[158][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[134][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[138][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[130][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[142][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[218][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[214][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[210][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[222][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[106][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[102][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[98][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[110][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[54][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[58][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[50][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[62][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[38][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[42][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[34][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[46][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[122][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[118][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[114][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[126][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[74][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[70][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[66][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[78][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[22][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[26][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[18][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[30][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[6][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[10][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[2][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[14][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[90][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[86][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[82][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[94][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[234][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[230][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[226][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[238][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[182][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[186][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[178][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[190][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[166][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[170][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[162][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[174][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[250][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[246][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[242][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[254][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[168][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[152][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[136][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[184][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[104][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[88][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[72][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[120][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[40][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[24][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[8][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[56][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[232][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[216][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[200][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[248][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[144][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[80][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[16][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[208][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[176][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[112][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[48][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[240][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[164][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[148][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[132][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[180][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[84][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[100][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[68][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[116][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[36][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[20][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[4][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[52][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[212][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[228][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[196][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[244][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[172][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[156][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[140][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[188][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[92][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[108][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[76][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[124][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[44][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[28][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[12][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[60][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[220][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[236][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[204][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[252][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[64][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[192][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[128][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[160][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[96][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[32][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[224][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[0][0] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[153][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[141][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[137][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[157][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[177][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[165][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[161][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[181][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[145][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[133][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[129][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[149][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[185][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[173][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[169][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[189][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[85][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[77][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[69][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[93][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[113][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[105][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[97][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[121][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[81][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[73][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[65][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[89][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[117][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[109][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[101][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[125][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[25][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[41][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[9][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[57][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[21][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[37][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[5][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[53][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[17][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[33][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[1][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[49][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[29][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[45][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[13][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[61][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[217][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[241][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[209][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[249][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[229][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[205][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[197][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[237][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[201][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[225][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[193][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[233][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[221][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[245][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[213][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[253][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[211][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[155][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[147][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[219][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[199][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[143][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[135][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[207][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[195][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[139][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[131][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[203][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[215][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[159][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[151][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[223][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[115][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[55][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[51][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[119][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[107][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[47][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[43][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[111][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[99][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[39][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[35][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[103][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[123][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[63][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[59][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[127][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[71][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[23][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[7][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[87][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[75][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[27][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[11][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[91][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[67][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[19][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[3][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[83][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[79][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[31][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[15][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[95][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[231][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[183][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[167][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[247][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[235][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[187][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[171][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[251][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[227][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[179][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[163][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[243][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[239][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[191][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[175][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[255][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[150][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[154][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[146][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[158][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[170][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[166][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[162][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[174][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[134][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[138][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[130][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[142][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[186][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[182][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[178][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[190][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[106][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[102][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[98][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[110][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[86][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[90][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[82][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[94][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[70][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[74][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[66][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[78][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[122][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[118][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[114][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[126][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[22][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[26][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[18][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[30][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[42][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[38][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[34][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[46][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[6][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[10][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[2][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[14][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[58][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[54][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[50][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[62][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[234][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[230][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[226][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[238][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[214][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[218][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[210][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[222][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[198][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[202][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[194][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[206][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[250][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[246][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[242][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[254][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[144][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[80][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[16][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[208][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[176][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[112][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[48][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[240][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[168][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[152][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[136][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[184][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[104][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[88][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[72][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[120][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[40][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[24][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[8][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[56][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[232][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[216][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[200][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[248][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[164][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[148][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[132][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[180][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[84][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[100][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[68][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[116][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[36][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[20][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[4][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[52][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[212][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[228][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[196][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[244][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[172][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[156][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[140][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[188][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[92][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[108][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[76][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[124][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[44][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[28][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[12][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[60][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[220][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[236][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[204][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[252][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[128][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[64][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[192][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[160][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[96][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[32][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[224][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[0][1] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[201][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[225][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[193][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[233][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[141][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[165][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[133][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[173][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[137][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[161][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[129][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[169][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[229][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[205][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[197][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[237][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[113][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[85][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[81][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[117][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[57][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[29][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[25][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[61][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[49][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[21][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[17][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[53][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[121][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[93][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[89][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[125][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[69][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[37][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[5][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[101][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[73][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[41][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[9][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[105][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[65][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[33][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[1][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[97][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[77][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[45][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[13][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[109][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[213][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[181][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[149][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[245][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[217][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[185][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[153][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[249][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[209][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[177][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[145][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[241][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[221][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[189][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[157][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[253][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[151][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[167][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[135][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[183][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[155][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[171][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[139][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[187][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[147][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[163][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[131][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[179][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[159][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[175][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[143][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[191][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[87][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[79][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[71][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[95][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[115][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[107][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[99][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[123][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[83][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[75][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[67][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[91][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[119][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[111][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[103][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[127][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[27][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[15][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[11][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[31][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[51][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[39][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[35][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[55][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[19][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[7][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[3][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[23][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[59][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[47][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[43][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[63][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[219][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[215][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[211][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[223][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[231][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[235][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[227][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[239][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[199][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[203][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[195][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[207][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[251][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[247][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[243][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[255][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[202][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[198][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[194][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[206][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[150][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[154][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[146][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[158][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[134][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[138][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[130][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[142][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[218][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[214][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[210][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[222][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[106][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[102][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[98][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[110][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[54][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[58][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[50][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[62][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[38][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[42][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[34][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[46][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[122][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[118][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[114][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[126][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[74][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[70][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[66][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[78][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[22][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[26][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[18][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[30][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[6][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[10][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[2][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[14][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[90][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[86][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[82][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[94][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[234][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[230][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[226][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[238][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[182][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[186][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[178][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[190][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[166][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[170][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[162][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[174][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[250][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[246][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[242][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[254][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[168][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[152][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[136][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[184][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[88][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[104][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[72][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[120][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[40][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[24][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[8][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[56][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[216][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[232][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[200][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[248][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[144][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[80][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[16][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[208][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[176][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[112][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[48][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[240][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[164][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[148][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[132][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[180][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[84][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[100][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[68][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[116][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[36][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[20][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[4][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[52][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[212][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[228][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[196][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[244][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[172][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[156][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[140][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[188][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[92][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[108][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[76][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[124][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[44][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[28][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[12][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[60][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[220][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[236][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[204][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[252][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[64][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[192][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[128][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[160][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[96][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[32][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[224][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[0][2] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[209][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[153][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[145][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[217][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[197][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[141][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[133][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[205][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[193][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[137][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[129][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[201][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[213][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[157][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[149][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[221][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[113][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[53][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[49][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[117][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[105][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[45][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[41][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[109][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[97][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[37][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[33][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[101][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[121][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[61][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[57][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[125][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[69][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[21][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[5][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[85][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[73][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[25][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[9][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[89][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[65][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[17][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[1][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[81][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[77][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[29][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[13][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[93][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[233][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[185][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[169][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[249][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[229][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[181][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[165][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[245][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[225][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[177][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[161][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[241][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[237][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[189][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[173][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[253][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[167][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[199][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[135][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[231][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[203][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[171][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[139][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[235][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[195][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[163][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[131][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[227][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[175][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[207][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[143][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[239][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[115][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[91][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[83][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[123][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[55][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[31][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[23][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[63][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[51][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[27][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[19][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[59][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[119][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[95][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[87][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[127][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[43][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[15][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[11][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[47][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[99][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[71][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[67][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[103][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[35][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[7][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[3][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[39][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[107][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[79][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[75][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[111][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[159][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[187][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[155][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[191][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[215][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[243][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[211][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[247][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[151][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[179][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[147][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[183][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[223][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[251][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[219][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[255][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[170][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[166][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[162][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[174][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[150][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[154][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[146][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[158][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[134][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[138][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[130][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[142][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[186][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[182][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[178][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[190][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[106][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[102][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[98][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[110][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[86][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[90][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[82][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[94][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[70][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[74][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[66][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[78][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[122][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[118][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[114][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[126][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[42][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[38][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[34][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[46][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[22][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[26][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[18][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[30][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[6][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[10][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[2][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[14][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[58][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[54][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[50][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[62][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[234][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[230][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[226][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[238][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[214][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[218][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[210][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[222][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[198][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[202][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[194][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[206][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[250][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[246][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[242][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[254][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[144][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[80][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[16][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[208][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[176][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[112][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[48][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[240][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[168][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[152][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[136][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[184][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[88][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[104][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[72][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[120][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[40][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[24][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[8][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[56][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[216][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[232][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[200][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[248][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[164][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[148][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[132][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[180][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[84][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[100][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[68][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[116][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[36][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[20][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[4][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[52][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[212][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[228][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[196][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[244][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[172][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[156][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[140][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[188][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[92][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[108][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[76][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[124][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[44][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[28][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[12][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[60][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[220][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[236][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[204][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[252][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[128][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[64][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[192][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[160][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[96][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[32][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[224][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[0][3] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[141][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[153][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[137][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[157][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[177][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[165][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[161][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[181][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[145][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[133][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[129][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[149][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[173][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[185][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[169][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[189][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[89][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[105][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[73][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[121][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[85][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[101][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[69][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[117][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[81][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[97][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[65][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[113][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[93][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[109][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[77][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[125][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[21][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[13][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[5][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[29][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[49][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[41][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[33][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[57][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[17][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[9][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[1][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[25][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[53][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[45][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[37][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[61][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[233][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[241][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[225][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[249][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[205][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[213][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[197][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[221][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[201][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[209][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[193][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[217][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[237][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[245][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[229][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[253][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[199][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[143][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[135][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[207][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[155][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[211][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[147][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[219][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[195][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[139][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[131][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[203][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[215][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[159][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[151][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[223][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[107][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[59][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[43][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[123][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[103][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[55][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[39][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[119][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[99][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[51][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[35][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[115][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[111][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[63][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[47][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[127][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[75][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[15][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[11][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[79][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[83][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[23][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[19][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[87][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[67][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[7][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[3][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[71][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[91][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[31][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[27][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[95][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[183][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[243][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[179][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[247][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[175][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[235][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[171][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[239][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[167][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[227][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[163][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[231][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[191][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[251][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[187][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[255][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[202][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[198][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[194][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[206][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[150][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[154][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[146][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[158][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[134][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[138][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[130][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[142][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[218][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[214][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[210][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[222][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[106][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[102][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[98][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[110][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[54][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[58][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[50][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[62][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[38][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[42][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[34][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[46][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[122][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[118][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[114][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[126][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[74][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[70][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[66][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[78][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[22][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[26][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[18][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[30][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[6][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[10][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[2][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[14][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[90][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[86][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[82][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[94][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[234][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[230][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[226][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[238][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[182][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[186][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[178][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[190][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[166][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[170][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[162][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[174][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[250][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[246][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[242][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[254][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[168][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[152][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[136][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[184][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[88][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[104][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[72][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[120][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[40][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[24][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[8][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[56][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[216][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[232][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[200][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[248][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[144][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[80][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[16][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[208][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[176][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[112][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[48][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[240][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[196][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[148][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[132][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[212][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[100][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[52][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[36][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[116][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[68][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[20][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[4][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[84][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[228][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[180][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[164][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[244][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[172][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[156][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[140][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[188][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[108][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[92][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[76][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[124][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[44][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[28][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[12][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[60][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[236][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[220][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[204][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[252][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[64][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[192][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[128][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[160][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[96][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[32][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[224][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[0][4] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[169][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[141][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[137][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[173][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[225][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[197][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[193][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[229][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[161][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[133][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[129][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[165][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[205][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[233][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[201][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[237][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[53][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[29][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[21][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[61][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[113][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[89][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[81][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[121][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[49][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[25][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[17][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[57][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[117][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[93][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[85][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[125][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[41][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[73][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[9][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[105][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[37][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[69][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[5][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[101][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[33][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[65][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[1][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[97][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[45][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[77][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[13][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[109][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[217][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[185][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[153][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[249][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[181][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[213][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[149][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[245][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[209][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[177][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[145][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[241][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[221][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[189][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[157][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[253][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[155][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[143][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[139][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[159][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[167][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[179][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[163][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[183][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[147][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[135][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[131][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[151][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[175][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[187][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[171][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[191][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[87][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[79][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[71][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[95][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[115][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[107][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[99][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[123][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[83][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[75][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[67][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[91][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[119][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[111][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[103][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[127][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[27][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[43][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[11][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[59][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[23][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[39][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[7][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[55][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[19][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[35][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[3][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[51][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[31][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[47][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[15][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[63][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[235][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[219][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[203][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[251][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[215][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[231][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[199][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[247][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[211][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[227][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[195][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[243][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[239][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[223][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[207][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[255][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[170][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[166][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[162][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[174][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[150][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[154][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[146][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[158][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[134][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[138][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[130][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[142][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[186][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[182][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[178][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[190][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[106][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[102][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[98][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[110][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[86][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[90][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[82][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[94][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[70][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[74][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[66][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[78][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[122][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[118][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[114][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[126][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[42][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[38][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[34][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[46][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[22][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[26][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[18][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[30][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[6][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[10][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[2][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[14][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[58][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[54][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[50][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[62][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[234][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[230][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[226][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[238][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[214][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[218][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[210][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[222][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[198][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[202][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[194][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[206][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[250][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[246][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[242][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[254][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[144][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[80][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[16][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[208][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[176][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[112][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[48][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[240][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[168][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[152][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[136][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[184][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[88][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[104][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[72][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[120][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[40][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[24][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[8][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[56][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[216][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[232][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[200][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[248][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[196][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[148][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[132][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[212][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[100][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[52][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[36][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[116][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[68][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[20][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[4][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[84][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[228][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[180][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[164][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[244][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[172][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[156][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[140][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[188][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[108][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[92][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[76][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[124][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[44][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[28][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[12][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[60][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[220][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[236][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[204][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[252][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[128][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[64][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[192][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[160][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[96][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[32][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[224][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[0][5] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[141][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[201][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[137][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[205][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[149][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[209][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[145][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[213][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[133][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[193][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[129][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[197][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[157][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[217][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[153][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[221][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[105][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[57][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[41][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[121][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[101][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[53][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[37][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[117][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[97][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[49][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[33][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[113][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[109][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[61][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[45][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[125][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[69][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[13][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[5][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[77][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[81][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[25][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[17][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[89][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[65][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[9][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[1][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[73][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[85][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[29][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[21][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[93][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[173][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[181][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[165][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[189][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[233][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[241][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[225][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[249][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[169][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[177][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[161][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[185][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[237][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[245][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[229][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[253][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[203][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[227][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[195][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[235][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[143][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[167][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[135][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[175][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[139][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[163][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[131][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[171][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[231][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[207][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[199][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[239][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[31][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[59][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[27][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[63][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[115][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[87][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[83][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[119][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[51][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[23][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[19][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[55][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[95][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[123][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[91][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[127][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[43][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[75][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[11][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[107][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[39][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[71][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[7][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[103][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[35][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[67][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[3][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[99][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[47][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[79][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[15][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[111][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[215][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[183][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[151][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[247][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[219][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[187][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[155][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[251][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[211][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[179][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[147][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[243][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[191][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[223][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[159][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[255][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[202][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[198][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[194][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[206][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[150][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[154][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[146][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[158][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[134][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[138][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[130][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[142][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[218][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[214][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[210][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[222][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[106][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[102][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[98][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[110][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[54][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[58][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[50][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[62][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[38][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[42][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[34][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[46][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[122][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[118][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[114][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[126][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[74][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[70][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[66][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[78][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[22][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[26][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[18][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[30][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[6][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[10][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[2][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[14][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[90][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[86][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[82][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[94][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[234][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[230][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[226][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[238][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[182][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[186][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[178][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[190][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[166][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[170][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[162][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[174][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[250][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[246][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[242][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[254][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[168][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[152][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[136][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[184][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[88][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[104][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[72][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[120][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[40][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[24][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[8][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[56][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[216][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[232][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[200][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[248][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[144][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[80][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[16][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[208][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[176][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[112][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[48][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[240][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[196][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[148][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[132][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[212][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[100][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[52][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[36][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[116][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[68][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[20][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[4][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[84][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[228][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[180][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[164][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[244][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[172][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[156][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[140][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[188][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[108][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[92][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[76][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[124][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[44][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[28][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[12][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[60][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[236][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[220][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[204][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[252][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[64][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[192][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[128][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[160][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[96][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[32][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[224][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[0][6] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[165][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[149][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[133][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[181][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[153][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[169][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[137][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[185][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[145][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[161][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[129][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[177][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[173][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[157][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[141][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[189][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[85][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[77][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[69][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[93][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[113][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[105][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[97][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[121][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[81][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[73][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[65][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[89][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[117][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[109][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[101][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[125][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[25][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[13][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[9][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[29][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[49][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[37][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[33][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[53][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[17][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[5][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[1][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[21][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[57][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[45][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[41][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[61][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[217][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[213][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[209][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[221][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[229][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[233][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[225][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[237][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[197][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[201][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[193][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[205][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[249][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[245][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[241][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[253][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[155][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[211][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[147][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[219][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[143][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[199][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[135][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[207][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[139][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[195][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[131][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[203][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[215][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[159][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[151][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[223][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[107][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[47][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[43][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[111][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[115][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[55][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[51][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[119][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[99][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[39][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[35][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[103][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[63][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[123][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[59][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[127][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[71][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[23][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[7][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[87][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[75][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[27][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[11][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[91][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[67][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[19][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[3][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[83][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[79][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[31][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[15][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[95][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[183][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[231][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[167][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[247][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[187][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[235][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[171][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[251][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[179][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[227][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[163][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[243][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[239][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[191][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[175][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[255][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[1] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[154][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[150][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[146][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[158][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[170][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[166][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[162][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[174][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[138][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[134][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[130][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[142][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[186][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[182][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[178][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[190][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[114][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[86][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[82][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[118][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[106][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[78][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[74][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[110][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[98][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[70][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[66][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[102][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[122][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[94][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[90][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[126][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[50][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[22][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[18][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[54][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[42][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[14][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[10][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[46][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[34][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[6][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[2][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[38][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[58][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[30][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[26][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[62][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[242][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[214][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[210][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[246][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[234][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[206][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[202][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[238][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[226][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[198][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[194][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[230][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[250][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[222][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[218][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[254][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[144][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[80][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[16][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[208][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[176][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[112][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[48][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[240][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[168][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[152][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[136][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[184][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[88][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[104][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[72][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[120][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[40][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[24][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[8][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[56][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[216][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[232][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[200][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[248][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[196][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[148][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[132][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[212][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[100][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[52][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[36][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[116][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[68][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[20][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[4][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[84][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[228][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[180][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[164][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[244][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[172][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[156][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[140][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[188][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[108][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[92][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[76][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[124][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[44][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[28][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[12][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[60][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[220][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[236][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[204][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[252][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[128][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[64][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[192][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[160][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[96][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[32][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[224][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13012): Latch memory:memory_inst|reg[0][7] has unsafe behavior File: C:/intelFPGA_lite/jass2.0/memory.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_add[0] File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 121
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "test_state_num[5]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[6]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[7]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[8]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[9]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[10]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[11]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[12]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[13]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[14]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[15]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[16]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[17]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[18]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[19]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[20]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[21]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[22]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[23]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[24]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[25]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[26]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[27]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[28]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[29]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[30]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
    Warning (13410): Pin "test_state_num[31]" is stuck at GND File: C:/intelFPGA_lite/jass2.0/fsm.vhd Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7125 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 327 output pins
    Info (21061): Implemented 6797 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4142 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Wed Dec 04 16:32:26 2024
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:15


