<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/X86Assembler.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="ProbeStack.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="testmasm.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/X86Assembler.h</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  13  * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS&#39;&#39; AND ANY
  14  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  15  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  16  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR
  17  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  18  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  19  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  20  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
  21  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  22  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  23  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  24  */
  25 
  26 #pragma once
  27 
  28 #if ENABLE(ASSEMBLER) &amp;&amp; (CPU(X86) || CPU(X86_64))
  29 
  30 #include &quot;AssemblerBuffer.h&quot;
  31 #include &quot;AssemblerCommon.h&quot;
  32 #include &quot;JITCompilationEffort.h&quot;

  33 #include &lt;limits.h&gt;
  34 #include &lt;stdint.h&gt;
  35 #include &lt;wtf/Assertions.h&gt;
  36 #include &lt;wtf/Vector.h&gt;
  37 
  38 namespace JSC {
  39 
  40 inline bool CAN_SIGN_EXTEND_8_32(int32_t value) { return value == (int32_t)(signed char)value; }
  41 
<span class="line-modified">  42 namespace X86Registers {</span>
  43 
  44 #if COMPILER(MSVC)
  45 #define JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE
  46 #else
  47 #define JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE : int8_t
  48 #endif
  49 


  50 typedef enum JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE {
<span class="line-modified">  51     eax,</span>
<span class="line-removed">  52     ecx,</span>
<span class="line-removed">  53     edx,</span>
<span class="line-removed">  54     ebx,</span>
<span class="line-removed">  55     esp,</span>
<span class="line-removed">  56     ebp,</span>
<span class="line-removed">  57     esi,</span>
<span class="line-removed">  58     edi,</span>
<span class="line-removed">  59 #if CPU(X86_64)</span>
<span class="line-removed">  60     r8,</span>
<span class="line-removed">  61     r9,</span>
<span class="line-removed">  62     r10,</span>
<span class="line-removed">  63     r11,</span>
<span class="line-removed">  64     r12,</span>
<span class="line-removed">  65     r13,</span>
<span class="line-removed">  66     r14,</span>
<span class="line-removed">  67     r15,</span>
<span class="line-removed">  68 #endif</span>
  69     InvalidGPRReg = -1,
  70 } RegisterID;
  71 
  72 typedef enum JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE {
<span class="line-modified">  73     eip,</span>
<span class="line-removed">  74     eflags</span>
  75 } SPRegisterID;
  76 
  77 typedef enum JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE {
<span class="line-modified">  78     xmm0,</span>
<span class="line-removed">  79     xmm1,</span>
<span class="line-removed">  80     xmm2,</span>
<span class="line-removed">  81     xmm3,</span>
<span class="line-removed">  82     xmm4,</span>
<span class="line-removed">  83     xmm5,</span>
<span class="line-removed">  84     xmm6,</span>
<span class="line-removed">  85     xmm7,</span>
<span class="line-removed">  86 #if CPU(X86_64)</span>
<span class="line-removed">  87     xmm8,</span>
<span class="line-removed">  88     xmm9,</span>
<span class="line-removed">  89     xmm10,</span>
<span class="line-removed">  90     xmm11,</span>
<span class="line-removed">  91     xmm12,</span>
<span class="line-removed">  92     xmm13,</span>
<span class="line-removed">  93     xmm14,</span>
<span class="line-removed">  94     xmm15,</span>
<span class="line-removed">  95 #endif</span>
  96     InvalidFPRReg = -1,
  97 } XMMRegisterID;
  98 
<span class="line-modified">  99 } // namespace X86Register</span>


 100 
 101 class X86Assembler {
 102 public:
 103     typedef X86Registers::RegisterID RegisterID;
 104 
 105     static constexpr RegisterID firstRegister() { return X86Registers::eax; }
 106     static constexpr RegisterID lastRegister()
 107     {
 108 #if CPU(X86_64)
 109         return X86Registers::r15;
 110 #else
 111         return X86Registers::edi;
 112 #endif
 113     }
 114     static constexpr unsigned numberOfRegisters() { return lastRegister() - firstRegister() + 1; }
 115 
 116     typedef X86Registers::SPRegisterID SPRegisterID;
 117 
 118     static constexpr SPRegisterID firstSPRegister() { return X86Registers::eip; }
 119     static constexpr SPRegisterID lastSPRegister() { return X86Registers::eflags; }
 120     static constexpr unsigned numberOfSPRegisters() { return lastSPRegister() - firstSPRegister() + 1; }
 121 
 122     typedef X86Registers::XMMRegisterID XMMRegisterID;
 123     typedef XMMRegisterID FPRegisterID;
 124 
 125     static constexpr FPRegisterID firstFPRegister() { return X86Registers::xmm0; }
 126     static constexpr FPRegisterID lastFPRegister()
 127     {
 128 #if CPU(X86_64)
 129         return X86Registers::xmm15;
 130 #else
 131         return X86Registers::xmm7;
 132 #endif
 133     }
 134     static constexpr unsigned numberOfFPRegisters() { return lastFPRegister() - firstFPRegister() + 1; }
 135 
 136     static const char* gprName(RegisterID id)
 137     {
 138         ASSERT(id &gt;= firstRegister() &amp;&amp; id &lt;= lastRegister());
 139         static const char* const nameForRegister[numberOfRegisters()] = {
<span class="line-modified"> 140 #if CPU(X86_64)</span>
<span class="line-modified"> 141             &quot;rax&quot;, &quot;rcx&quot;, &quot;rdx&quot;, &quot;rbx&quot;,</span>
<span class="line-modified"> 142             &quot;rsp&quot;, &quot;rbp&quot;, &quot;rsi&quot;, &quot;rdi&quot;,</span>
<span class="line-removed"> 143             &quot;r8&quot;, &quot;r9&quot;, &quot;r10&quot;, &quot;r11&quot;,</span>
<span class="line-removed"> 144             &quot;r12&quot;, &quot;r13&quot;, &quot;r14&quot;, &quot;r15&quot;</span>
<span class="line-removed"> 145 #else</span>
<span class="line-removed"> 146             &quot;eax&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;ebx&quot;,</span>
<span class="line-removed"> 147             &quot;esp&quot;, &quot;ebp&quot;, &quot;esi&quot;, &quot;edi&quot;,</span>
<span class="line-removed"> 148 #endif</span>
 149         };
 150         return nameForRegister[id];
 151     }
 152 
 153     static const char* sprName(SPRegisterID id)
 154     {
 155         ASSERT(id &gt;= firstSPRegister() &amp;&amp; id &lt;= lastSPRegister());
 156         static const char* const nameForRegister[numberOfSPRegisters()] = {
<span class="line-modified"> 157 #if CPU(X86_64)</span>
<span class="line-modified"> 158             &quot;rip&quot;, &quot;rflags&quot;</span>
<span class="line-modified"> 159 #else</span>
<span class="line-removed"> 160             &quot;eip&quot;, &quot;eflags&quot;</span>
<span class="line-removed"> 161 #endif</span>
 162         };
 163         return nameForRegister[id];
 164     }
 165 
 166     static const char* fprName(FPRegisterID reg)
 167     {
 168         ASSERT(reg &gt;= firstFPRegister() &amp;&amp; reg &lt;= lastFPRegister());
 169         static const char* const nameForRegister[numberOfFPRegisters()] = {
<span class="line-modified"> 170             &quot;xmm0&quot;, &quot;xmm1&quot;, &quot;xmm2&quot;, &quot;xmm3&quot;,</span>
<span class="line-modified"> 171             &quot;xmm4&quot;, &quot;xmm5&quot;, &quot;xmm6&quot;, &quot;xmm7&quot;,</span>
<span class="line-modified"> 172 #if CPU(X86_64)</span>
<span class="line-removed"> 173             &quot;xmm8&quot;, &quot;xmm9&quot;, &quot;xmm10&quot;, &quot;xmm11&quot;,</span>
<span class="line-removed"> 174             &quot;xmm12&quot;, &quot;xmm13&quot;, &quot;xmm14&quot;, &quot;xmm15&quot;</span>
<span class="line-removed"> 175 #endif</span>
 176         };
 177         return nameForRegister[reg];
 178     }
 179 
 180     typedef enum {
 181         ConditionO,
 182         ConditionNO,
 183         ConditionB,
 184         ConditionAE,
 185         ConditionE,
 186         ConditionNE,
 187         ConditionBE,
 188         ConditionA,
 189         ConditionS,
 190         ConditionNS,
 191         ConditionP,
 192         ConditionNP,
 193         ConditionL,
 194         ConditionGE,
 195         ConditionLE,
</pre>
<hr />
<pre>
 318         OP2_CVTSS2SD_VsdWsd = 0x5A,
 319         OP2_SUBSD_VsdWsd    = 0x5C,
 320         OP2_DIVSD_VsdWsd    = 0x5E,
 321         OP2_MOVMSKPD_VdEd   = 0x50,
 322         OP2_SQRTSD_VsdWsd   = 0x51,
 323         OP2_ANDPS_VpdWpd    = 0x54,
 324         OP2_ANDNPD_VpdWpd   = 0x55,
 325         OP2_ORPS_VpdWpd     = 0x56,
 326         OP2_XORPD_VpdWpd    = 0x57,
 327         OP2_MOVD_VdEd       = 0x6E,
 328         OP2_MOVD_EdVd       = 0x7E,
 329         OP2_JCC_rel32       = 0x80,
 330         OP_SETCC            = 0x90,
 331         OP2_CPUID           = 0xA2,
 332         OP2_3BYTE_ESCAPE_AE = 0xAE,
 333         OP2_IMUL_GvEv       = 0xAF,
 334         OP2_CMPXCHGb        = 0xB0,
 335         OP2_CMPXCHG         = 0xB1,
 336         OP2_MOVZX_GvEb      = 0xB6,
 337         OP2_POPCNT          = 0xB8,


 338         OP2_BSF             = 0xBC,
 339         OP2_TZCNT           = 0xBC,
 340         OP2_BSR             = 0xBD,
 341         OP2_LZCNT           = 0xBD,
 342         OP2_MOVSX_GvEb      = 0xBE,
 343         OP2_MOVZX_GvEw      = 0xB7,
 344         OP2_MOVSX_GvEw      = 0xBF,
 345         OP2_XADDb           = 0xC0,
 346         OP2_XADD            = 0xC1,
 347         OP2_PEXTRW_GdUdIb   = 0xC5,
 348         OP2_BSWAP           = 0xC8,
 349         OP2_PSLLQ_UdqIb     = 0x73,
 350         OP2_PSRLQ_UdqIb     = 0x73,
 351         OP2_POR_VdqWdq      = 0XEB,
 352     } TwoByteOpcodeID;
 353 
 354     typedef enum {
 355         OP3_ROUNDSS_VssWssIb = 0x0A,
 356         OP3_ROUNDSD_VsdWsdIb = 0x0B,
 357         OP3_LFENCE           = 0xE8,
</pre>
<hr />
<pre>
 406         GROUP2_OP_SHR = 5,
 407         GROUP2_OP_SAR = 7,
 408 
 409         GROUP3_OP_TEST = 0,
 410         GROUP3_OP_NOT  = 2,
 411         GROUP3_OP_NEG  = 3,
 412         GROUP3_OP_DIV = 6,
 413         GROUP3_OP_IDIV = 7,
 414 
 415         GROUP5_OP_CALLN = 2,
 416         GROUP5_OP_JMPN  = 4,
 417         GROUP5_OP_PUSH  = 6,
 418 
 419         GROUP11_MOV = 0,
 420 
 421         GROUP14_OP_PSLLQ = 6,
 422         GROUP14_OP_PSRLQ = 2,
 423 
 424         ESCAPE_D9_FSTP_singleReal = 3,
 425         ESCAPE_DD_FSTP_doubleReal = 3,


 426     } GroupOpcodeID;
 427 
 428     class X86InstructionFormatter;
 429 public:
 430 
 431     X86Assembler()
 432         : m_indexOfLastWatchpoint(INT_MIN)
 433         , m_indexOfTailOfLastWatchpoint(INT_MIN)
 434     {
 435     }
 436 
 437     AssemblerBuffer&amp; buffer() { return m_formatter.m_buffer; }
 438 
 439     // Stack operations:
 440 
 441     void push_r(RegisterID reg)
 442     {
 443         m_formatter.oneByteOp(OP_PUSH_EAX, reg);
 444     }
 445 
</pre>
<hr />
<pre>
2173         m_formatter.oneByteOp64(OP_GROUP3_EvIz, GROUP3_OP_TEST, base, index, scale, offset);
2174         m_formatter.immediate32(imm);
2175     }
2176 #endif
2177 
2178     void testw_rr(RegisterID src, RegisterID dst)
2179     {
2180         m_formatter.prefix(PRE_OPERAND_SIZE);
2181         m_formatter.oneByteOp(OP_TEST_EvGv, src, dst);
2182     }
2183 
2184     void testb_i8r(int imm, RegisterID dst)
2185     {
2186         if (dst == X86Registers::eax)
2187             m_formatter.oneByteOp(OP_TEST_ALIb);
2188         else
2189             m_formatter.oneByteOp8(OP_GROUP3_EbIb, GROUP3_OP_TEST, dst);
2190         m_formatter.immediate8(imm);
2191     }
2192 


















































2193     void setCC_r(Condition cond, RegisterID dst)
2194     {
2195         m_formatter.twoByteOp8(setccOpcode(cond), (GroupOpcodeID)0, dst);
2196     }
2197 
2198     void sete_r(RegisterID dst)
2199     {
2200         m_formatter.twoByteOp8(setccOpcode(ConditionE), (GroupOpcodeID)0, dst);
2201     }
2202 
2203     void setz_r(RegisterID dst)
2204     {
2205         sete_r(dst);
2206     }
2207 
2208     void setne_r(RegisterID dst)
2209     {
2210         m_formatter.twoByteOp8(setccOpcode(ConditionNE), (GroupOpcodeID)0, dst);
2211     }
2212 
</pre>
</td>
<td>
<hr />
<pre>
  13  * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS&#39;&#39; AND ANY
  14  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  15  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  16  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR
  17  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  18  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  19  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  20  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
  21  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  22  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  23  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  24  */
  25 
  26 #pragma once
  27 
  28 #if ENABLE(ASSEMBLER) &amp;&amp; (CPU(X86) || CPU(X86_64))
  29 
  30 #include &quot;AssemblerBuffer.h&quot;
  31 #include &quot;AssemblerCommon.h&quot;
  32 #include &quot;JITCompilationEffort.h&quot;
<span class="line-added">  33 #include &quot;RegisterInfo.h&quot;</span>
  34 #include &lt;limits.h&gt;
  35 #include &lt;stdint.h&gt;
  36 #include &lt;wtf/Assertions.h&gt;
  37 #include &lt;wtf/Vector.h&gt;
  38 
  39 namespace JSC {
  40 
  41 inline bool CAN_SIGN_EXTEND_8_32(int32_t value) { return value == (int32_t)(signed char)value; }
  42 
<span class="line-modified">  43 namespace RegisterNames {</span>
  44 
  45 #if COMPILER(MSVC)
  46 #define JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE
  47 #else
  48 #define JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE : int8_t
  49 #endif
  50 
<span class="line-added">  51 #define REGISTER_ID(id, name, res, cs) id,</span>
<span class="line-added">  52 </span>
  53 typedef enum JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE {
<span class="line-modified">  54     FOR_EACH_GP_REGISTER(REGISTER_ID)</span>

















  55     InvalidGPRReg = -1,
  56 } RegisterID;
  57 
  58 typedef enum JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE {
<span class="line-modified">  59     FOR_EACH_SP_REGISTER(REGISTER_ID)</span>

  60 } SPRegisterID;
  61 
  62 typedef enum JSC_X86_ASM_REGISTER_ID_ENUM_BASE_TYPE {
<span class="line-modified">  63     FOR_EACH_FP_REGISTER(REGISTER_ID)</span>

















  64     InvalidFPRReg = -1,
  65 } XMMRegisterID;
  66 
<span class="line-modified">  67 #undef REGISTER_ID</span>
<span class="line-added">  68 </span>
<span class="line-added">  69 } // namespace X86Registers</span>
  70 
  71 class X86Assembler {
  72 public:
  73     typedef X86Registers::RegisterID RegisterID;
  74 
  75     static constexpr RegisterID firstRegister() { return X86Registers::eax; }
  76     static constexpr RegisterID lastRegister()
  77     {
  78 #if CPU(X86_64)
  79         return X86Registers::r15;
  80 #else
  81         return X86Registers::edi;
  82 #endif
  83     }
  84     static constexpr unsigned numberOfRegisters() { return lastRegister() - firstRegister() + 1; }
  85 
  86     typedef X86Registers::SPRegisterID SPRegisterID;
  87 
  88     static constexpr SPRegisterID firstSPRegister() { return X86Registers::eip; }
  89     static constexpr SPRegisterID lastSPRegister() { return X86Registers::eflags; }
  90     static constexpr unsigned numberOfSPRegisters() { return lastSPRegister() - firstSPRegister() + 1; }
  91 
  92     typedef X86Registers::XMMRegisterID XMMRegisterID;
  93     typedef XMMRegisterID FPRegisterID;
  94 
  95     static constexpr FPRegisterID firstFPRegister() { return X86Registers::xmm0; }
  96     static constexpr FPRegisterID lastFPRegister()
  97     {
  98 #if CPU(X86_64)
  99         return X86Registers::xmm15;
 100 #else
 101         return X86Registers::xmm7;
 102 #endif
 103     }
 104     static constexpr unsigned numberOfFPRegisters() { return lastFPRegister() - firstFPRegister() + 1; }
 105 
 106     static const char* gprName(RegisterID id)
 107     {
 108         ASSERT(id &gt;= firstRegister() &amp;&amp; id &lt;= lastRegister());
 109         static const char* const nameForRegister[numberOfRegisters()] = {
<span class="line-modified"> 110 #define REGISTER_NAME(id, name, res, cs) name,</span>
<span class="line-modified"> 111         FOR_EACH_GP_REGISTER(REGISTER_NAME)</span>
<span class="line-modified"> 112 #undef REGISTER_NAME</span>






 113         };
 114         return nameForRegister[id];
 115     }
 116 
 117     static const char* sprName(SPRegisterID id)
 118     {
 119         ASSERT(id &gt;= firstSPRegister() &amp;&amp; id &lt;= lastSPRegister());
 120         static const char* const nameForRegister[numberOfSPRegisters()] = {
<span class="line-modified"> 121 #define REGISTER_NAME(id, name, res, cs) name,</span>
<span class="line-modified"> 122         FOR_EACH_SP_REGISTER(REGISTER_NAME)</span>
<span class="line-modified"> 123 #undef REGISTER_NAME</span>


 124         };
 125         return nameForRegister[id];
 126     }
 127 
 128     static const char* fprName(FPRegisterID reg)
 129     {
 130         ASSERT(reg &gt;= firstFPRegister() &amp;&amp; reg &lt;= lastFPRegister());
 131         static const char* const nameForRegister[numberOfFPRegisters()] = {
<span class="line-modified"> 132 #define REGISTER_NAME(id, name, res, cs) name,</span>
<span class="line-modified"> 133         FOR_EACH_FP_REGISTER(REGISTER_NAME)</span>
<span class="line-modified"> 134 #undef REGISTER_NAME</span>



 135         };
 136         return nameForRegister[reg];
 137     }
 138 
 139     typedef enum {
 140         ConditionO,
 141         ConditionNO,
 142         ConditionB,
 143         ConditionAE,
 144         ConditionE,
 145         ConditionNE,
 146         ConditionBE,
 147         ConditionA,
 148         ConditionS,
 149         ConditionNS,
 150         ConditionP,
 151         ConditionNP,
 152         ConditionL,
 153         ConditionGE,
 154         ConditionLE,
</pre>
<hr />
<pre>
 277         OP2_CVTSS2SD_VsdWsd = 0x5A,
 278         OP2_SUBSD_VsdWsd    = 0x5C,
 279         OP2_DIVSD_VsdWsd    = 0x5E,
 280         OP2_MOVMSKPD_VdEd   = 0x50,
 281         OP2_SQRTSD_VsdWsd   = 0x51,
 282         OP2_ANDPS_VpdWpd    = 0x54,
 283         OP2_ANDNPD_VpdWpd   = 0x55,
 284         OP2_ORPS_VpdWpd     = 0x56,
 285         OP2_XORPD_VpdWpd    = 0x57,
 286         OP2_MOVD_VdEd       = 0x6E,
 287         OP2_MOVD_EdVd       = 0x7E,
 288         OP2_JCC_rel32       = 0x80,
 289         OP_SETCC            = 0x90,
 290         OP2_CPUID           = 0xA2,
 291         OP2_3BYTE_ESCAPE_AE = 0xAE,
 292         OP2_IMUL_GvEv       = 0xAF,
 293         OP2_CMPXCHGb        = 0xB0,
 294         OP2_CMPXCHG         = 0xB1,
 295         OP2_MOVZX_GvEb      = 0xB6,
 296         OP2_POPCNT          = 0xB8,
<span class="line-added"> 297         OP2_GROUP_BT_EvIb   = 0xBA,</span>
<span class="line-added"> 298         OP2_BT_EvEv         = 0xA3,</span>
 299         OP2_BSF             = 0xBC,
 300         OP2_TZCNT           = 0xBC,
 301         OP2_BSR             = 0xBD,
 302         OP2_LZCNT           = 0xBD,
 303         OP2_MOVSX_GvEb      = 0xBE,
 304         OP2_MOVZX_GvEw      = 0xB7,
 305         OP2_MOVSX_GvEw      = 0xBF,
 306         OP2_XADDb           = 0xC0,
 307         OP2_XADD            = 0xC1,
 308         OP2_PEXTRW_GdUdIb   = 0xC5,
 309         OP2_BSWAP           = 0xC8,
 310         OP2_PSLLQ_UdqIb     = 0x73,
 311         OP2_PSRLQ_UdqIb     = 0x73,
 312         OP2_POR_VdqWdq      = 0XEB,
 313     } TwoByteOpcodeID;
 314 
 315     typedef enum {
 316         OP3_ROUNDSS_VssWssIb = 0x0A,
 317         OP3_ROUNDSD_VsdWsdIb = 0x0B,
 318         OP3_LFENCE           = 0xE8,
</pre>
<hr />
<pre>
 367         GROUP2_OP_SHR = 5,
 368         GROUP2_OP_SAR = 7,
 369 
 370         GROUP3_OP_TEST = 0,
 371         GROUP3_OP_NOT  = 2,
 372         GROUP3_OP_NEG  = 3,
 373         GROUP3_OP_DIV = 6,
 374         GROUP3_OP_IDIV = 7,
 375 
 376         GROUP5_OP_CALLN = 2,
 377         GROUP5_OP_JMPN  = 4,
 378         GROUP5_OP_PUSH  = 6,
 379 
 380         GROUP11_MOV = 0,
 381 
 382         GROUP14_OP_PSLLQ = 6,
 383         GROUP14_OP_PSRLQ = 2,
 384 
 385         ESCAPE_D9_FSTP_singleReal = 3,
 386         ESCAPE_DD_FSTP_doubleReal = 3,
<span class="line-added"> 387 </span>
<span class="line-added"> 388         GROUP_BT_OP_BT = 4,</span>
 389     } GroupOpcodeID;
 390 
 391     class X86InstructionFormatter;
 392 public:
 393 
 394     X86Assembler()
 395         : m_indexOfLastWatchpoint(INT_MIN)
 396         , m_indexOfTailOfLastWatchpoint(INT_MIN)
 397     {
 398     }
 399 
 400     AssemblerBuffer&amp; buffer() { return m_formatter.m_buffer; }
 401 
 402     // Stack operations:
 403 
 404     void push_r(RegisterID reg)
 405     {
 406         m_formatter.oneByteOp(OP_PUSH_EAX, reg);
 407     }
 408 
</pre>
<hr />
<pre>
2136         m_formatter.oneByteOp64(OP_GROUP3_EvIz, GROUP3_OP_TEST, base, index, scale, offset);
2137         m_formatter.immediate32(imm);
2138     }
2139 #endif
2140 
2141     void testw_rr(RegisterID src, RegisterID dst)
2142     {
2143         m_formatter.prefix(PRE_OPERAND_SIZE);
2144         m_formatter.oneByteOp(OP_TEST_EvGv, src, dst);
2145     }
2146 
2147     void testb_i8r(int imm, RegisterID dst)
2148     {
2149         if (dst == X86Registers::eax)
2150             m_formatter.oneByteOp(OP_TEST_ALIb);
2151         else
2152             m_formatter.oneByteOp8(OP_GROUP3_EbIb, GROUP3_OP_TEST, dst);
2153         m_formatter.immediate8(imm);
2154     }
2155 
<span class="line-added">2156     void bt_ir(int bitOffset, RegisterID testValue)</span>
<span class="line-added">2157     {</span>
<span class="line-added">2158         ASSERT(-128 &lt;= bitOffset &amp;&amp; bitOffset &lt; 128);</span>
<span class="line-added">2159         m_formatter.twoByteOp(OP2_GROUP_BT_EvIb, GROUP_BT_OP_BT, testValue);</span>
<span class="line-added">2160         m_formatter.immediate8(bitOffset);</span>
<span class="line-added">2161     }</span>
<span class="line-added">2162 </span>
<span class="line-added">2163     void bt_im(int bitOffset, int offset, RegisterID base)</span>
<span class="line-added">2164     {</span>
<span class="line-added">2165         ASSERT(-128 &lt;= bitOffset &amp;&amp; bitOffset &lt; 128);</span>
<span class="line-added">2166         m_formatter.twoByteOp(OP2_GROUP_BT_EvIb, GROUP_BT_OP_BT, base, offset);</span>
<span class="line-added">2167         m_formatter.immediate8(bitOffset);</span>
<span class="line-added">2168     }</span>
<span class="line-added">2169 </span>
<span class="line-added">2170     void bt_ir(RegisterID bitOffset, RegisterID testValue)</span>
<span class="line-added">2171     {</span>
<span class="line-added">2172         m_formatter.twoByteOp(OP2_BT_EvEv, bitOffset, testValue);</span>
<span class="line-added">2173     }</span>
<span class="line-added">2174 </span>
<span class="line-added">2175     void bt_im(RegisterID bitOffset, int offset, RegisterID base)</span>
<span class="line-added">2176     {</span>
<span class="line-added">2177         m_formatter.twoByteOp(OP2_BT_EvEv, bitOffset, base, offset);</span>
<span class="line-added">2178     }</span>
<span class="line-added">2179 </span>
<span class="line-added">2180 #if CPU(X86_64)</span>
<span class="line-added">2181     void btw_ir(int bitOffset, RegisterID testValue)</span>
<span class="line-added">2182     {</span>
<span class="line-added">2183         ASSERT(-128 &lt;= bitOffset &amp;&amp; bitOffset &lt; 128);</span>
<span class="line-added">2184         m_formatter.twoByteOp64(OP2_GROUP_BT_EvIb, GROUP_BT_OP_BT, testValue);</span>
<span class="line-added">2185         m_formatter.immediate8(bitOffset);</span>
<span class="line-added">2186     }</span>
<span class="line-added">2187 </span>
<span class="line-added">2188     void btw_im(int bitOffset, int offset, RegisterID base)</span>
<span class="line-added">2189     {</span>
<span class="line-added">2190         ASSERT(-128 &lt;= bitOffset &amp;&amp; bitOffset &lt; 128);</span>
<span class="line-added">2191         m_formatter.twoByteOp64(OP2_GROUP_BT_EvIb, GROUP_BT_OP_BT, base, offset);</span>
<span class="line-added">2192         m_formatter.immediate8(bitOffset);</span>
<span class="line-added">2193     }</span>
<span class="line-added">2194 </span>
<span class="line-added">2195     void btw_ir(RegisterID bitOffset, RegisterID testValue)</span>
<span class="line-added">2196     {</span>
<span class="line-added">2197         m_formatter.twoByteOp64(OP2_BT_EvEv, bitOffset, testValue);</span>
<span class="line-added">2198     }</span>
<span class="line-added">2199 </span>
<span class="line-added">2200     void btw_im(RegisterID bitOffset, int offset, RegisterID base)</span>
<span class="line-added">2201     {</span>
<span class="line-added">2202         m_formatter.twoByteOp64(OP2_BT_EvEv, bitOffset, base, offset);</span>
<span class="line-added">2203     }</span>
<span class="line-added">2204 #endif</span>
<span class="line-added">2205 </span>
2206     void setCC_r(Condition cond, RegisterID dst)
2207     {
2208         m_formatter.twoByteOp8(setccOpcode(cond), (GroupOpcodeID)0, dst);
2209     }
2210 
2211     void sete_r(RegisterID dst)
2212     {
2213         m_formatter.twoByteOp8(setccOpcode(ConditionE), (GroupOpcodeID)0, dst);
2214     }
2215 
2216     void setz_r(RegisterID dst)
2217     {
2218         sete_r(dst);
2219     }
2220 
2221     void setne_r(RegisterID dst)
2222     {
2223         m_formatter.twoByteOp8(setccOpcode(ConditionNE), (GroupOpcodeID)0, dst);
2224     }
2225 
</pre>
</td>
</tr>
</table>
<center><a href="ProbeStack.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="testmasm.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>