

================================================================
== Vivado HLS Report for 'linebuffer_Block_pr'
================================================================
* Date:           Sun Mar 15 19:01:26 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      6.31|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    5|    5|         3|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: buffer_1_1_value_V_4 (3)  [1/1] 0.00ns
newFuncRoot:0  %buffer_1_1_value_V_4 = alloca i32

ST_1: buffer_1_1_value_V_9 (4)  [1/1] 0.00ns
newFuncRoot:1  %buffer_1_1_value_V_9 = alloca i32

ST_1: buffer_1_1_value_V_10 (5)  [1/1] 0.00ns
newFuncRoot:2  %buffer_1_1_value_V_10 = alloca i32

ST_1: buffer_1_1_value_V_11 (6)  [1/1] 0.00ns
newFuncRoot:3  %buffer_1_1_value_V_11 = alloca i32

ST_1: StgValue_10 (7)  [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecMemCore(i32* %in_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (8)  [1/1] 0.00ns
newFuncRoot:5  call void (...)* @_ssdm_op_SpecMemCore(i128* %out_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (9)  [1/1] 0.00ns
newFuncRoot:6  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_13 (10)  [1/1] 0.00ns
newFuncRoot:7  call void (...)* @_ssdm_op_SpecInterface(i128* %out_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: tmp_2 (11)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:491->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
newFuncRoot:8  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str22)

ST_1: StgValue_15 (12)  [1/1] 1.59ns  loc: ../../../lib_files/Linebuffer.h:349->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
newFuncRoot:9  br label %.preheader23.i.i.i.i


 <State 2>: 6.31ns
ST_2: indvar_flatten (14)  [1/1] 0.00ns
.preheader23.i.i.i.i:0  %indvar_flatten = phi i3 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %._crit_edge.i.i.i.i ]

ST_2: idx_1_0_i_i_i_i (15)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.i.i.i.i:1  %idx_1_0_i_i_i_i = phi i2 [ 0, %newFuncRoot ], [ %idx_1_0_i_i_i_i_t_mi, %._crit_edge.i.i.i.i ]

ST_2: idx_0_0_i_i_i_i (16)  [1/1] 0.00ns
.preheader23.i.i.i.i:2  %idx_0_0_i_i_i_i = phi i2 [ 0, %newFuncRoot ], [ %idx_0, %._crit_edge.i.i.i.i ]

ST_2: exitcond_flatten (17)  [1/1] 2.07ns
.preheader23.i.i.i.i:3  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_2: indvar_flatten_next (18)  [1/1] 2.26ns
.preheader23.i.i.i.i:4  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_2: StgValue_21 (19)  [1/1] 0.00ns
.preheader23.i.i.i.i:5  br i1 %exitcond_flatten, label %"linebuffer_4D<2ul, 2ul, 1ul, 1ul, 1ul, 1ul, 1ul, 2ul, 2ul, 1ul, 1ul, int>.exit", label %.preheader23.preheader.i.i.i.i

ST_2: tmp_1 (26)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:5  %tmp_1 = icmp eq i2 %idx_0_0_i_i_i_i, -2

ST_2: idx_0_0_i_i_i_i_mid2 (27)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:6  %idx_0_0_i_i_i_i_mid2 = select i1 %tmp_1, i2 0, i2 %idx_0_0_i_i_i_i

ST_2: tmp_5 (37)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:16  %tmp_5 = trunc i2 %idx_0_0_i_i_i_i_mid2 to i1

ST_2: idx_0 (59)  [1/1] 2.17ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
._crit_edge.i.i.i.i:1  %idx_0 = add i2 %idx_0_0_i_i_i_i_mid2, 1


 <State 3>: 4.24ns
ST_3: tmp_7_mid1 (28)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:358->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:7  %tmp_7_mid1 = icmp eq i2 %idx_1_0_i_i_i_i, 0

ST_3: tmp_4 (29)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:358->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:8  %tmp_4 = icmp eq i2 %idx_1_0_i_i_i_i, 1

ST_3: tmp_7_mid2 (30)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:358->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (grouped into LUT with out node or_cond_i_i_i_i)
.preheader23.preheader.i.i.i.i:9  %tmp_7_mid2 = select i1 %tmp_1, i1 %tmp_7_mid1, i1 %tmp_4

ST_3: idx_s (31)  [1/1] 2.17ns  loc: ../../../lib_files/Linebuffer.h:349->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:10  %idx_s = add i2 1, %idx_1_0_i_i_i_i

ST_3: idx_1_0_i_i_i_i_t_mi (32)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:11  %idx_1_0_i_i_i_i_t_mi = select i1 %tmp_1, i2 %idx_s, i2 %idx_1_0_i_i_i_i

ST_3: tmp (33)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:12  %tmp = trunc i2 %idx_1_0_i_i_i_i_t_mi to i1

ST_3: tmp_value_V_1 (36)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:354->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:15  %tmp_value_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_value_V)

ST_3: tmp_s (46)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:358->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:25  %tmp_s = icmp eq i2 %idx_0_0_i_i_i_i_mid2, 1

ST_3: or_cond_i_i_i_i (47)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:358->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (out node of the LUT)
.preheader23.preheader.i.i.i.i:26  %or_cond_i_i_i_i = and i1 %tmp_7_mid2, %tmp_s

ST_3: StgValue_35 (52)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:358->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:31  br i1 %or_cond_i_i_i_i, label %.preheader22.i.i.i.i.preheader.0, label %._crit_edge.i.i.i.i


 <State 4>: 4.52ns
ST_4: buffer_1_1_value_V_13 (21)  [1/1] 0.00ns
.preheader23.preheader.i.i.i.i:0  %buffer_1_1_value_V_13 = load i32* %buffer_1_1_value_V_4

ST_4: buffer_1_1_value_V_14 (22)  [1/1] 0.00ns
.preheader23.preheader.i.i.i.i:1  %buffer_1_1_value_V_14 = load i32* %buffer_1_1_value_V_9

ST_4: buffer_1_1_value_V_15 (23)  [1/1] 0.00ns
.preheader23.preheader.i.i.i.i:2  %buffer_1_1_value_V_15 = load i32* %buffer_1_1_value_V_10

ST_4: buffer_1_1_value_V_16 (24)  [1/1] 0.00ns
.preheader23.preheader.i.i.i.i:3  %buffer_1_1_value_V_16 = load i32* %buffer_1_1_value_V_11

ST_4: empty (25)  [1/1] 0.00ns
.preheader23.preheader.i.i.i.i:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: tmp_3 (34)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:13  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

ST_4: StgValue_42 (35)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:353->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: buffer_1_1_value_V_1 (38)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:356->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (grouped into LUT with out node buffer_1_1_value_V_5)
.preheader23.preheader.i.i.i.i:17  %buffer_1_1_value_V_1 = select i1 %tmp_5, i32 %tmp_value_V_1, i32 %buffer_1_1_value_V_16

ST_4: buffer_1_1_value_V_2 (39)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:356->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (grouped into LUT with out node buffer_1_1_value_V_6)
.preheader23.preheader.i.i.i.i:18  %buffer_1_1_value_V_2 = select i1 %tmp_5, i32 %buffer_1_1_value_V_15, i32 %tmp_value_V_1

ST_4: buffer_1_1_value_V (40)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:356->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (grouped into LUT with out node buffer_1_1_value_V_7)
.preheader23.preheader.i.i.i.i:19  %buffer_1_1_value_V = select i1 %tmp_5, i32 %tmp_value_V_1, i32 %buffer_1_1_value_V_14

ST_4: buffer_1_1_value_V_3 (41)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:356->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (grouped into LUT with out node buffer_1_1_value_V_8)
.preheader23.preheader.i.i.i.i:20  %buffer_1_1_value_V_3 = select i1 %tmp_5, i32 %buffer_1_1_value_V_13, i32 %tmp_value_V_1

ST_4: buffer_1_1_value_V_5 (42)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (out node of the LUT)
.preheader23.preheader.i.i.i.i:21  %buffer_1_1_value_V_5 = select i1 %tmp, i32 %buffer_1_1_value_V_1, i32 %buffer_1_1_value_V_16

ST_4: buffer_1_1_value_V_6 (43)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (out node of the LUT)
.preheader23.preheader.i.i.i.i:22  %buffer_1_1_value_V_6 = select i1 %tmp, i32 %buffer_1_1_value_V_2, i32 %buffer_1_1_value_V_15

ST_4: buffer_1_1_value_V_7 (44)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (out node of the LUT)
.preheader23.preheader.i.i.i.i:23  %buffer_1_1_value_V_7 = select i1 %tmp, i32 %buffer_1_1_value_V_14, i32 %buffer_1_1_value_V

ST_4: buffer_1_1_value_V_8 (45)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530 (out node of the LUT)
.preheader23.preheader.i.i.i.i:24  %buffer_1_1_value_V_8 = select i1 %tmp, i32 %buffer_1_1_value_V_13, i32 %buffer_1_1_value_V_3

ST_4: StgValue_51 (48)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:27  store i32 %buffer_1_1_value_V_5, i32* %buffer_1_1_value_V_11

ST_4: StgValue_52 (49)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:28  store i32 %buffer_1_1_value_V_6, i32* %buffer_1_1_value_V_10

ST_4: StgValue_53 (50)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:29  store i32 %buffer_1_1_value_V_7, i32* %buffer_1_1_value_V_9

ST_4: StgValue_54 (51)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader23.preheader.i.i.i.i:30  store i32 %buffer_1_1_value_V_8, i32* %buffer_1_1_value_V_4

ST_4: tmp_value_V (54)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:369->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader22.i.i.i.i.preheader.0:0  %tmp_value_V = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %buffer_1_1_value_V_5, i32 %buffer_1_1_value_V_6, i32 %buffer_1_1_value_V_7, i32 %buffer_1_1_value_V_8)

ST_4: StgValue_56 (55)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:371->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader22.i.i.i.i.preheader.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_stream_V_value_V, i128 %tmp_value_V)

ST_4: StgValue_57 (56)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:372->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
.preheader22.i.i.i.i.preheader.0:2  br label %._crit_edge.i.i.i.i

ST_4: empty_22 (58)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:373->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
._crit_edge.i.i.i.i:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_3)

ST_4: StgValue_59 (60)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
._crit_edge.i.i.i.i:2  br label %.preheader23.i.i.i.i


 <State 5>: 0.00ns
ST_5: empty_23 (62)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:493->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530
linebuffer_4D<2ul, 2ul, 1ul, 1ul, 1ul, 1ul, 1ul, 2ul, 2ul, 1ul, 1ul, int>.exit:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str22, i32 %tmp_2)

ST_5: StgValue_61 (63)  [1/1] 0.00ns
linebuffer_4D<2ul, 2ul, 1ul, 1ul, 1ul, 1ul, 1ul, 2ul, 2ul, 1ul, 1ul, int>.exit:1  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [14]  (1.59 ns)

 <State 2>: 6.31ns
The critical path consists of the following:
	'phi' operation ('idx_0') with incoming values : ('idx_0', ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530) [16]  (0 ns)
	'icmp' operation ('tmp_1', ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530) [26]  (2.07 ns)
	'select' operation ('idx_0_0_i_i_i_i_mid2', ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530) [27]  (2.07 ns)
	'add' operation ('idx_0', ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530) [59]  (2.17 ns)

 <State 3>: 4.24ns
The critical path consists of the following:
	'add' operation ('idx_s', ../../../lib_files/Linebuffer.h:349->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530) [31]  (2.17 ns)
	'select' operation ('idx_1_0_i_i_i_i_t_mi', ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530) [32]  (2.07 ns)

 <State 4>: 4.52ns
The critical path consists of the following:
	'load' operation ('buffer_1_1_value_V_13') on local variable 'buffer[1][1].value.V' [21]  (0 ns)
	'select' operation ('buffer[1][1].value.V', ../../../lib_files/Linebuffer.h:350->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530) [45]  (2.07 ns)
	fifo write on port 'out_stream_V_value_V' (../../../lib_files/Linebuffer.h:371->../../../lib_files/Linebuffer.h:403->../../../lib_files/Linebuffer.h:492->../../../lib_files/Linebuffer.h:505->../../../lib_files/Linebuffer.h:530) [55]  (2.45 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
