
Fatbin elf code:
================
arch = sm_100a
code version = [1,8]
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_100
code version = [8,7]
host = linux
compile_size = 64bit
compressed
ptxasOptions = -O3  

//
//
//
//
//
//

.version 8.7
.target sm_100
.address_size 64

//
//

.visible .entry _Z24benchmarkTMEMLoadLatencyPyS_Pj(
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2
)
{
.reg .pred %p<4>;
.reg .b32 %r<208>;
.reg .b64 %rd<20>;
//
.shared .align 4 .b8 _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem[128];
mov.u32 %r34, %tid.x;
setp.gt.u32 %p1, %r34, 31;
@%p1 bra $L__BB0_2;
mov.u32 %r35, _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem;
mov.b32 %r36, 512;
//
tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%r35], %r36;
//
$L__BB0_2:
ld.param.u64 %rd18, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2];
setp.gt.u32 %p2, %r34, 31;
bar.sync 0;
ld.shared.u32 %r1, [_ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem];
add.s32 %r168, %r1, 128;
cvta.to.global.u64 %rd8, %rd18;
mul.wide.u32 %rd9, %r34, 4;
add.s64 %rd10, %rd8, %rd9;
ld.global.u32 %r38, [%rd10];
ld.global.u32 %r2, [%rd10+512];
ld.global.u32 %r3, [%rd10+1024];
ld.global.u32 %r4, [%rd10+1536];
ld.global.u32 %r5, [%rd10+2048];
ld.global.u32 %r6, [%rd10+2560];
ld.global.u32 %r7, [%rd10+3072];
ld.global.u32 %r8, [%rd10+3584];
ld.global.u32 %r9, [%rd10+4096];
ld.global.u32 %r10, [%rd10+4608];
ld.global.u32 %r11, [%rd10+5120];
ld.global.u32 %r12, [%rd10+5632];
ld.global.u32 %r13, [%rd10+6144];
ld.global.u32 %r14, [%rd10+6656];
ld.global.u32 %r15, [%rd10+7168];
ld.global.u32 %r16, [%rd10+7680];
ld.global.u32 %r17, [%rd10+8192];
ld.global.u32 %r18, [%rd10+8704];
ld.global.u32 %r19, [%rd10+9216];
ld.global.u32 %r20, [%rd10+9728];
ld.global.u32 %r21, [%rd10+10240];
ld.global.u32 %r22, [%rd10+10752];
ld.global.u32 %r23, [%rd10+11264];
ld.global.u32 %r24, [%rd10+11776];
ld.global.u32 %r25, [%rd10+12288];
ld.global.u32 %r26, [%rd10+12800];
ld.global.u32 %r27, [%rd10+13312];
ld.global.u32 %r28, [%rd10+13824];
ld.global.u32 %r29, [%rd10+14336];
ld.global.u32 %r30, [%rd10+14848];
ld.global.u32 %r31, [%rd10+15360];
ld.global.u32 %r32, [%rd10+15872];
//
tcgen05.st.sync.aligned.32x32b.x32.b32[%r1],{%r38, %r2, %r3, %r4, %r5, %r6, %r7, %r8, %r9, %r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17, %r18, %r19, %r20, %r21, %r22, %r23, %r24, %r25, %r26, %r27, %r28, %r29, %r30, %r31, %r32};

//
//
tcgen05.st.sync.aligned.32x32b.x32.b32[%r168],{%r38, %r2, %r3, %r4, %r5, %r6, %r7, %r8, %r9, %r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17, %r18, %r19, %r20, %r21, %r22, %r23, %r24, %r25, %r26, %r27, %r28, %r29, %r30, %r31, %r32};

//
//
tcgen05.wait::st.sync.aligned; 
//
bar.sync 0;
bar.sync 0;
bar.warp.sync -1;
//
mov.u64 %rd6, %clock64;
//
//
tcgen05.st.sync.aligned.32x32b.x32.b32[%r1],{%r38, %r2, %r3, %r4, %r5, %r6, %r7, %r8, %r9, %r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17, %r18, %r19, %r20, %r21, %r22, %r23, %r24, %r25, %r26, %r27, %r28, %r29, %r30, %r31, %r32};

//
//
tcgen05.ld.sync.aligned.32x32b.x32.b32{%r136, %r137, %r138, %r139, %r140, %r141, %r142, %r143, %r144, %r145, %r146, %r147, %r148, %r149, %r150, %r151, %r152, %r153, %r154, %r155, %r156, %r157, %r158, %r159, %r160, %r161, %r162, %r163, %r164, %r165, %r166, %r167},[%r168];

//
//
tcgen05.wait::st.sync.aligned; 
//
//
tcgen05.ld.sync.aligned.32x32b.x32.b32{%r169, %r170, %r171, %r172, %r173, %r174, %r175, %r176, %r177, %r178, %r179, %r180, %r181, %r182, %r183, %r184, %r185, %r186, %r187, %r188, %r189, %r190, %r191, %r192, %r193, %r194, %r195, %r196, %r197, %r198, %r199, %r200},[%r1];

//
//
tcgen05.wait::ld.sync.aligned; 
//
add.s32 %r203, %r169, %r136;
add.s32 %r33, %r203, %r38;
//
mov.u64 %rd7, %clock64;
//
bar.sync 0;
@%p2 bra $L__BB0_4;
mov.b32 %r205, 512;
//
{
tcgen05.dealloc.cta_group::1.sync.aligned.b32 %r1, %r205; 
}
//
$L__BB0_4:
bar.sync 0;
setp.ne.s32 %p3, %r34, 0;
@%p3 bra $L__BB0_6;
ld.param.u64 %rd17, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1];
ld.param.u64 %rd16, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0];
cvta.to.global.u64 %rd11, %rd16;
st.global.u64 [%rd11], %rd6;
cvta.to.global.u64 %rd12, %rd17;
st.global.u64 [%rd12], %rd7;
$L__BB0_6:
ld.param.u64 %rd19, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2];
cvta.to.global.u64 %rd13, %rd19;
mov.u32 %r207, %tid.x;
mul.wide.u32 %rd14, %r207, 4;
add.s64 %rd15, %rd13, %rd14;
st.global.u32 [%rd15], %r33;
st.global.u32 [%rd15+512], %r2;
st.global.u32 [%rd15+1024], %r3;
st.global.u32 [%rd15+1536], %r4;
st.global.u32 [%rd15+2048], %r5;
st.global.u32 [%rd15+2560], %r6;
st.global.u32 [%rd15+3072], %r7;
st.global.u32 [%rd15+3584], %r8;
st.global.u32 [%rd15+4096], %r9;
st.global.u32 [%rd15+4608], %r10;
st.global.u32 [%rd15+5120], %r11;
st.global.u32 [%rd15+5632], %r12;
st.global.u32 [%rd15+6144], %r13;
st.global.u32 [%rd15+6656], %r14;
st.global.u32 [%rd15+7168], %r15;
st.global.u32 [%rd15+7680], %r16;
st.global.u32 [%rd15+8192], %r17;
st.global.u32 [%rd15+8704], %r18;
st.global.u32 [%rd15+9216], %r19;
st.global.u32 [%rd15+9728], %r20;
st.global.u32 [%rd15+10240], %r21;
st.global.u32 [%rd15+10752], %r22;
st.global.u32 [%rd15+11264], %r23;
st.global.u32 [%rd15+11776], %r24;
st.global.u32 [%rd15+12288], %r25;
st.global.u32 [%rd15+12800], %r26;
st.global.u32 [%rd15+13312], %r27;
st.global.u32 [%rd15+13824], %r28;
st.global.u32 [%rd15+14336], %r29;
st.global.u32 [%rd15+14848], %r30;
st.global.u32 [%rd15+15360], %r31;
st.global.u32 [%rd15+15872], %r32;
ret;

}


Fatbin elf code:
================
arch = sm_100a
code version = [1,8]
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_100a
code version = [8,7]
host = linux
compile_size = 64bit
compressed
ptxasOptions = -O3  

//
//
//
//
//
//

.version 8.7
.target sm_100a
.address_size 64

//
//

.visible .entry _Z24benchmarkTMEMLoadLatencyPyS_Pj(
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2
)
{
.reg .pred %p<4>;
.reg .b32 %r<208>;
.reg .b64 %rd<20>;
//
.shared .align 4 .b8 _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem[128];
mov.u32 %r34, %tid.x;
setp.gt.u32 %p1, %r34, 31;
@%p1 bra $L__BB0_2;
mov.u32 %r35, _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem;
mov.b32 %r36, 512;
//
tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%r35], %r36;
//
$L__BB0_2:
ld.param.u64 %rd18, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2];
setp.gt.u32 %p2, %r34, 31;
bar.sync 0;
ld.shared.u32 %r1, [_ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem];
add.s32 %r168, %r1, 128;
cvta.to.global.u64 %rd8, %rd18;
mul.wide.u32 %rd9, %r34, 4;
add.s64 %rd10, %rd8, %rd9;
ld.global.u32 %r38, [%rd10];
ld.global.u32 %r2, [%rd10+512];
ld.global.u32 %r3, [%rd10+1024];
ld.global.u32 %r4, [%rd10+1536];
ld.global.u32 %r5, [%rd10+2048];
ld.global.u32 %r6, [%rd10+2560];
ld.global.u32 %r7, [%rd10+3072];
ld.global.u32 %r8, [%rd10+3584];
ld.global.u32 %r9, [%rd10+4096];
ld.global.u32 %r10, [%rd10+4608];
ld.global.u32 %r11, [%rd10+5120];
ld.global.u32 %r12, [%rd10+5632];
ld.global.u32 %r13, [%rd10+6144];
ld.global.u32 %r14, [%rd10+6656];
ld.global.u32 %r15, [%rd10+7168];
ld.global.u32 %r16, [%rd10+7680];
ld.global.u32 %r17, [%rd10+8192];
ld.global.u32 %r18, [%rd10+8704];
ld.global.u32 %r19, [%rd10+9216];
ld.global.u32 %r20, [%rd10+9728];
ld.global.u32 %r21, [%rd10+10240];
ld.global.u32 %r22, [%rd10+10752];
ld.global.u32 %r23, [%rd10+11264];
ld.global.u32 %r24, [%rd10+11776];
ld.global.u32 %r25, [%rd10+12288];
ld.global.u32 %r26, [%rd10+12800];
ld.global.u32 %r27, [%rd10+13312];
ld.global.u32 %r28, [%rd10+13824];
ld.global.u32 %r29, [%rd10+14336];
ld.global.u32 %r30, [%rd10+14848];
ld.global.u32 %r31, [%rd10+15360];
ld.global.u32 %r32, [%rd10+15872];
//
tcgen05.st.sync.aligned.32x32b.x32.b32[%r1],{%r38, %r2, %r3, %r4, %r5, %r6, %r7, %r8, %r9, %r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17, %r18, %r19, %r20, %r21, %r22, %r23, %r24, %r25, %r26, %r27, %r28, %r29, %r30, %r31, %r32};

//
//
tcgen05.st.sync.aligned.32x32b.x32.b32[%r168],{%r38, %r2, %r3, %r4, %r5, %r6, %r7, %r8, %r9, %r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17, %r18, %r19, %r20, %r21, %r22, %r23, %r24, %r25, %r26, %r27, %r28, %r29, %r30, %r31, %r32};

//
//
tcgen05.wait::st.sync.aligned; 
//
bar.sync 0;
bar.sync 0;
bar.warp.sync -1;
//
mov.u64 %rd6, %clock64;
//
//
tcgen05.st.sync.aligned.32x32b.x32.b32[%r1],{%r38, %r2, %r3, %r4, %r5, %r6, %r7, %r8, %r9, %r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17, %r18, %r19, %r20, %r21, %r22, %r23, %r24, %r25, %r26, %r27, %r28, %r29, %r30, %r31, %r32};

//
//
tcgen05.ld.sync.aligned.32x32b.x32.b32{%r136, %r137, %r138, %r139, %r140, %r141, %r142, %r143, %r144, %r145, %r146, %r147, %r148, %r149, %r150, %r151, %r152, %r153, %r154, %r155, %r156, %r157, %r158, %r159, %r160, %r161, %r162, %r163, %r164, %r165, %r166, %r167},[%r168];

//
//
tcgen05.wait::st.sync.aligned; 
//
//
tcgen05.ld.sync.aligned.32x32b.x32.b32{%r169, %r170, %r171, %r172, %r173, %r174, %r175, %r176, %r177, %r178, %r179, %r180, %r181, %r182, %r183, %r184, %r185, %r186, %r187, %r188, %r189, %r190, %r191, %r192, %r193, %r194, %r195, %r196, %r197, %r198, %r199, %r200},[%r1];

//
//
tcgen05.wait::ld.sync.aligned; 
//
add.s32 %r203, %r169, %r136;
add.s32 %r33, %r203, %r38;
//
mov.u64 %rd7, %clock64;
//
bar.sync 0;
@%p2 bra $L__BB0_4;
mov.b32 %r205, 512;
//
{
tcgen05.dealloc.cta_group::1.sync.aligned.b32 %r1, %r205; 
}
//
$L__BB0_4:
bar.sync 0;
setp.ne.s32 %p3, %r34, 0;
@%p3 bra $L__BB0_6;
ld.param.u64 %rd17, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1];
ld.param.u64 %rd16, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0];
cvta.to.global.u64 %rd11, %rd16;
st.global.u64 [%rd11], %rd6;
cvta.to.global.u64 %rd12, %rd17;
st.global.u64 [%rd12], %rd7;
$L__BB0_6:
ld.param.u64 %rd19, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2];
cvta.to.global.u64 %rd13, %rd19;
mov.u32 %r207, %tid.x;
mul.wide.u32 %rd14, %r207, 4;
add.s64 %rd15, %rd13, %rd14;
st.global.u32 [%rd15], %r33;
st.global.u32 [%rd15+512], %r2;
st.global.u32 [%rd15+1024], %r3;
st.global.u32 [%rd15+1536], %r4;
st.global.u32 [%rd15+2048], %r5;
st.global.u32 [%rd15+2560], %r6;
st.global.u32 [%rd15+3072], %r7;
st.global.u32 [%rd15+3584], %r8;
st.global.u32 [%rd15+4096], %r9;
st.global.u32 [%rd15+4608], %r10;
st.global.u32 [%rd15+5120], %r11;
st.global.u32 [%rd15+5632], %r12;
st.global.u32 [%rd15+6144], %r13;
st.global.u32 [%rd15+6656], %r14;
st.global.u32 [%rd15+7168], %r15;
st.global.u32 [%rd15+7680], %r16;
st.global.u32 [%rd15+8192], %r17;
st.global.u32 [%rd15+8704], %r18;
st.global.u32 [%rd15+9216], %r19;
st.global.u32 [%rd15+9728], %r20;
st.global.u32 [%rd15+10240], %r21;
st.global.u32 [%rd15+10752], %r22;
st.global.u32 [%rd15+11264], %r23;
st.global.u32 [%rd15+11776], %r24;
st.global.u32 [%rd15+12288], %r25;
st.global.u32 [%rd15+12800], %r26;
st.global.u32 [%rd15+13312], %r27;
st.global.u32 [%rd15+13824], %r28;
st.global.u32 [%rd15+14336], %r29;
st.global.u32 [%rd15+14848], %r30;
st.global.u32 [%rd15+15360], %r31;
st.global.u32 [%rd15+15872], %r32;
ret;

}

