// Seed: 3512227471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_5 = 0;
  inout wire id_3;
  input wire id_2;
  output wor id_1;
  wire  id_8;
  logic id_9;
  assign id_1 = -1;
  assign id_7 = id_6;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    output wor id_5,
    output uwire id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    input wire id_10,
    input tri1 id_11,
    output uwire id_12,
    output tri0 id_13,
    input tri1 id_14,
    input tri0 id_15
);
  wire id_17;
  nand primCall (id_13, id_0, id_10, id_11, id_15, id_17, id_9, id_7, id_3, id_14, id_4, id_1);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
