INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/imports/Downloads/delay_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_delay
INFO: [VRFC 10-311] analyzing module delay_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/new/simple_arithmetic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_arithmetic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/new/advanced_arithmetic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module advanced_arithmetic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sources_1/new/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sim_1/new/tb_simple_arithmetic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_simple_arithmetic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sim_1/new/tb_advanced_arithmetic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_advanced_arithmetic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sim_1/new/tb_accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.srcs/sim_1/new/tb_matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_matmul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab4/lab4.gen/sources_1/ip/c_addsub_6/sim/c_addsub_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_6'
