{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"ADJ",
				"ADJ_SEL"
			],
			[
				"cnt",
				"cnt_to"
			],
			[
				"adj",
				"adj_incr"
			],
			[
				"cdiv",
				"cdiv_next"
			],
			[
				"is_b",
				"is_btnSEND_posedge"
			],
			[
				"margin",
				"margin-top"
			],
			[
				"Re",
				"ResponsiveHoverButton"
			],
			[
				"align",
				"align-content"
			],
			[
				"proj",
				"projimgMswords"
			],
			[
				"img",
				"imgUrl"
			],
			[
				"flex",
				"flex-basis"
			],
			[
				"on",
				"onMouseLeaveHandler"
			],
			[
				"onM",
				"onMouseEnterHandler"
			],
			[
				"inde",
				"text-indent"
			],
			[
				"background-c",
				"background-color"
			],
			[
				"class",
				"className"
			],
			[
				"projimg",
				"projimgMinisce"
			],
			[
				"siz",
				"font-size"
			],
			[
				"transform",
				"text-transform"
			]
		]
	},
	"buffers":
	[
		{
			"file": "archel.v",
			"settings":
			{
				"buffer_size": 7584,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "clockdiv.v",
			"settings":
			{
				"buffer_size": 1154,
				"encoding": "Western (Windows 1252)",
				"line_ending": "Unix"
			}
		},
		{
			"file": "alu_16.v",
			"settings":
			{
				"buffer_size": 5787,
				"line_ending": "Unix"
			}
		},
		{
			"file": "insn_mem_16x256.v",
			"settings":
			{
				"buffer_size": 356,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			}
		},
		{
			"file": "data_mem_16x256.v",
			"settings":
			{
				"buffer_size": 851,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			}
		},
		{
			"file": "register_file_16x16.v",
			"settings":
			{
				"buffer_size": 991,
				"encoding": "UTF-8",
				"line_ending": "Unix",
				"name": "module regfile_16x16 (clk, rst, ra1, ra2, rd1, rd2"
			}
		},
		{
			"file": "program.archel",
			"settings":
			{
				"buffer_size": 101,
				"encoding": "UTF-8",
				"line_ending": "Unix",
				"name": "0001000100000011"
			}
		},
		{
			"file": "tb_archel.v",
			"settings":
			{
				"buffer_size": 1385,
				"line_ending": "Windows"
			}
		},
		{
			"file": "alu_cell.v",
			"settings":
			{
				"buffer_size": 700,
				"line_ending": "Unix"
			}
		},
		{
			"file": ".gitignore",
			"settings":
			{
				"buffer_size": 99,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			}
		},
		{
			"file": "mux_16_4.v",
			"settings":
			{
				"buffer_size": 358,
				"line_ending": "Unix"
			}
		},
		{
			"file": "alu_cell_last.v",
			"settings":
			{
				"buffer_size": 744,
				"line_ending": "Unix"
			}
		},
		{
			"file": "control.v",
			"settings":
			{
				"buffer_size": 2276,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			}
		},
		{
			"file": "debouncer.v",
			"settings":
			{
				"buffer_size": 511,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			}
		},
		{
			"file": "adder.v",
			"settings":
			{
				"buffer_size": 249,
				"line_ending": "Unix"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 104.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"install",
				"Package Control: Install Package"
			],
			[
				"Package Control: ",
				"Package Control: Install Package"
			]
		],
		"width": 412.0
	},
	"console":
	{
		"height": 0.0,
		"history":
		[
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/archel/ipcore_dir/register_file_16x16.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_F/tb.v",
		"/C/Users/Mike/.gitconfig",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/archel/demo/trivial.coe",
		"/C/Users/Mike/archel/mux_16_4.v",
		"/C/Users/Mike/archel/instructions.v",
		"/C/Users/Mike/archel/debouncer.v",
		"/C/Users/Mike/archel/control.v",
		"/C/Users/Mike/archel/clockdiv.v",
		"/C/Users/Mike/archel/alu_cell_last.v",
		"/C/Users/Mike/archel/alu_cell.v",
		"/C/Users/Mike/archel/alu_16.v",
		"/C/Users/Mike/archel/adder.v",
		"/C/Users/Mike/archel/archel.v",
		"/C/Users/Mike/archel/ipcore_dir/data_mem_16x256.v",
		"/E/CS M152A/lab3_B/ssdec.v",
		"/E/CS M152A/lab3_B/cntrx.v",
		"/E/CS M152A/lab2_F/nexys3.v",
		"/E/CS M152A/lab3_B/sscntr.v",
		"/E/CS M152A/lab3_B/clockdiv.v",
		"/E/CS M152A/lab3_B/lab3.v",
		"/C/Users/Mike/AppData/Local/Temp/tb-2.v",
		"/E/CS M152A/lab3_B/tb_ssdec.v",
		"/C/Users/Mike/AppData/Local/Temp/tb_ssdec.v",
		"/E/CS M152A/lab3_B/tb_cntrx.v",
		"/C/Users/Mike/AppData/Local/Temp/7sdec.v",
		"/C/Users/Mike/AppData/Local/Temp/tb-1.v",
		"/D/Archive/Fun & Random/2018-04 incomplete wizard poem",
		"/C/Users/Mike/AppData/Local/Temp/tb.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_maria/nexys3.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_maria/seq.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_maria/model_uart.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_maria/nexys3.ucf",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_maria/tb.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_maria/seq.code",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_maria/seq.code.pseudocode",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_maria/seq.code.bak",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/lab2_maria/model_uart (copy).v",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS M152A/lab2/src/tb/model_uart.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS 111/lab0/README",
		"/C/Users/Mike/Dropbox/UCLA Courses/hours-estimate.md",
		"/C/Users/Mike/Dropbox/Dev/quasimik.github.io/src/App.js",
		"/C/Users/Mike/Dropbox/Dev/quasimik.github.io/src/App.css",
		"/C/Users/Mike/Dropbox/Dev/quasimik.github.io/src/ResponsiveHoverButton.js",
		"/C/Users/Mike/Dropbox/Dev/quasimik.github.io/src/ResponsiveHoverButton.css",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS 111/lab0/P0_check.sh",
		"/E/Programs/Dev-CppPortable/dev-cpp-license.txt",
		"/E/IF FOUND.txt",
		"/C/Users/Mike/Dropbox/Dev/SBHacks/index.html",
		"/C/Users/Mike/Dropbox/Dev/nostalgia/README.md",
		"/C/Users/Mike/Dropbox/Dev/microbit/package-lock.json",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS 131/read this lec 2",
		"/C/Users/Mike/Dropbox/Dev/kode101-website/public/index.html",
		"/C/Users/Mike/Dropbox/Dev/kode101-website/public/css/index.css",
		"/C/Users/Mike/Dropbox/Dev/Familia/index.html",
		"/C/Users/Mike/Dropbox/Dev/Familia/team.html",
		"/C/Users/Mike/Desktop/shenzhen key.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/ascii_morse.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/Solution 1 (No modifications to ports)/led_fsm.sv",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/Solution 1 (No modifications to ports)/design2.sv",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/Solution 1 (No modifications to ports)/code_reg.sv",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/Solution 2 (Modifications to ports)/led_fsm.sv",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/Solution 2 (Modifications to ports)/design2.sv",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/Solution 2 (Modifications to ports)/code_reg.sv",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/led_fsm.sv",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/code_reg.sv",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA2/design2/design2.sv",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 5/besyt367.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 5/4BL-In-Lab-5.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 4/lab 4 notes",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 7/03-Unknown-Double.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 7/02-Double-Slit-Known.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 7/01-Single-Slit-B0.04.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 7/00-Calibration.txt",
		"/C/Users/Mike/Documents/My Games/SHENZHEN IO/76561198002385233/custom_puzzles/c989411922396888.lua",
		"/C/Users/Mike/Desktop/a.md",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 7/lab data",
		"/X/Websites/websites.txt",
		"/C/Users/Mike/Desktop/asdf",
		"/C/Users/Mike/Desktop/a.html",
		"/C/Users/Mike/AppData/Local/Temp/Master-Theorem.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 3/lab3/Waveforms.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/PHYSICS 4BL/Exp 3/lab 3 notes",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA1/solutions/dassign1_3.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA1/solutions/dassign1_3.tb",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA1/solutions/dassign1_2.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA1/solutions/dassign1_2.tb",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA1/solutions/dassign1_1.v",
		"/C/Users/Mike/Dropbox/Dev/letterpress-mcts/notes",
		"/C/Users/Mike/Desktop/a.js",
		"/C/Users/Mike/Desktop/F-1 Check In Docs/List of Other Docs.txt",
		"/C/Users/Mike/Dropbox/Minisce/Mockups/HTML/index.html",
		"/C/Users/Mike/AppData/Roaming/SumatraPDF/SumatraPDF-settings.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA1/solutions/dassign1_1.tb",
		"/C/Users/Mike/Dropbox/UCLA Courses/_.Old/16-17 02 Winter/CS 32/Project 3/report.txt",
		"/C/Users/Mike/Dropbox/UCLA Courses/_.Old/16-17 02 Winter/CS 32/Project 3/CS 32 Project 3, Winter 2017.html",
		"/C/Users/Mike/Dropbox/UCLA Courses/ECE M16/Homework + Answers/DA1/dassign1/dassign1_1.v",
		"/C/Users/Mike/Dropbox/UCLA Courses/CS 180/Textbook Answers/Algorithm Design (Kleinberg Tardos 2005) - Solutions/pdf-password.txt",
		"/C/Users/Mike/Desktop/a.txt",
		"/D/Events, Receipts, Statements/2017-10 Microsoft Scholarship Applications/microsoft scholarship.html",
		"/C/Users/Mike/Desktop/aoc/ex",
		"/C/Users/Mike/Desktop/aoc/in",
		"/C/Users/Mike/Desktop/microsoft scholarship",
		"/C/Users/Mike/Desktop/aoc/in4.txt",
		"/C/Users/Mike/Desktop/in",
		"/D/Events, Receipts, Statements/2017-11 Jerry Chen Charity Foundation Scholarship Application/Application.txt",
		"/D/bf634cf4578845b1337c10b8e5ef719b/EN-US/setupres.dll.mui",
		"/D/bf634cf4578845b1337c10b8e5ef719b/amd64/epp.msi",
		"/D/bf634cf4578845b1337c10b8e5ef719b/amd64/setup.exe",
		"/C/Users/Mike/Desktop/mcts",
		"/C/Users/Mike/Desktop/CS CSE Requisite Chart.html",
		"/C/Users/Mike/Desktop/Return from Leave of Absence_Readmissions.htm",
		"/C/Users/Mike/Google Drive/Kode 101/Courses/G6 MKR1 - Maker_ Builder/Solutions/microbit-MKR1-09-raindrop-player-only.hex",
		"/E/AUTO_RST.CFG",
		"/C/Users/Mike/AppData/Local/Temp/500s_3board.txt",
		"/C/Users/Mike/AppData/Local/Temp/test.log",
		"/D/bf634cf4578845b1337c10b8e5ef719b/setup.ini",
		"/D/Archive/AV Recordings, Screencasts, Conversations/Audio Recordings/Recordings.db",
		"/C/Users/Mike/Desktop/practicecfg.cfg",
		"/D/Archive/AV Recordings, Screencasts, Conversations/Audio Recordings/SyncAnchor.plist",
		"/C/Users/Mike/Desktop/University Applications [Google Drive].lnk",
		"/D/Archive/Miscellaneous/Favorites.m3u",
		"/C/Users/Mike/Dropbox/Dev/kode101-website/css/index.css",
		"/C/Users/Mike/Dropbox/Dev/kode101-website/about.html",
		"/C/Users/Mike/Dropbox/Dev/kode101-website/courses.html",
		"/C/Users/Mike/Dropbox/Dev/kode101-website/index.html",
		"/C/Users/Mike/AppData/Roaming/Sublime Text 3/Packages/HexViewer/Default (Windows).sublime-keymap",
		"/C/Users/Mike/AppData/Roaming/Sublime Text 3/Packages/User/Default (Windows).sublime-keymap"
	],
	"find":
	{
		"height": 32.0
	},
	"find_in_files":
	{
		"height": 111.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": true,
		"find_history":
		[
			"CLK",
			"clr",
			"0000000000000000",
			"sc",
			"EXMEM_WA_reg",
			"MEMWB_WA_reg",
			"EXMEM_regwraddr",
			"MEMWB_regwraddr",
			"MEMWB_WA",
			"EXMEM_WA",
			"IDEX_rt",
			"[2:0]",
			"RESET_db",
			"reset_db",
			"RESET_db",
			"PAUSE_db",
			"pause_db",
			"PAUSE_db",
			"clk",
			"is_paused",
			"CLK",
			"clk_adj_inc",
			"clk_inc",
			"sel_this",
			"clk_sseg_mux",
			"clk_adj_blink",
			"clk_adj_inc",
			"clk_inc",
			"CLK_INC",
			"clk_inc",
			"CLK_7SEG_MUX",
			"clk_7seg_mux",
			"ADJ_SEL",
			"^    ",
			"input",
			"1hz",
			"cdiv_1hz",
			"pulse",
			"cdiv",
			"cdiv_next",
			"tsksevenseg",
			"^  ([^ ])",
			"i",
			"tskRunPUSH",
			"tskRunADD",
			"i_inst_SEND",
			"i_inst_valid",
			"btnS",
			"justif",
			"#",
			"backg",
			"breakpoint",
			"mobileAndBelow",
			"breakpoint",
			".rhb-txt-ctnr",
			"padding",
			"250",
			"margin",
			"attrs",
			"ctr",
			"  .projects {\n    padding: 30px;\n  }",
			"  .project-title {\n    font-size: 1.2em;\n  }",
			"tag",
			"attr",
			"rhbSize",
			"Merriweather",
			"Lato",
			"Mirza",
			"proj",
			"icon",
			"conn",
			"icon",
			"6.219",
			" ",
			"harbor",
			"great deal",
			"”",
			"“",
			"variant",
			"color"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"1111111111111111",
			"  ",
			"   $1",
			"ctnr",
			"\t",
			"\""
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "archel.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 7584,
						"regions":
						{
						},
						"selection":
						[
							[
								804,
								804
							]
						],
						"settings":
						{
							"WordCount":
							{
								"changes": 0,
								"count": 373,
								"modified": false,
								"selection": false,
								"status": -1,
								"syntax": "plain text"
							},
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 69.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "clockdiv.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1154,
						"regions":
						{
						},
						"selection":
						[
							[
								731,
								731
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 345.0,
						"zoom_level": 1.0
					},
					"stack_index": 8,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "alu_16.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 5787,
						"regions":
						{
						},
						"selection":
						[
							[
								935,
								935
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 621.0,
						"zoom_level": 1.0
					},
					"stack_index": 9,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "insn_mem_16x256.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 356,
						"regions":
						{
						},
						"selection":
						[
							[
								95,
								95
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 10,
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "data_mem_16x256.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 851,
						"regions":
						{
						},
						"selection":
						[
							[
								130,
								130
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 11,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "register_file_16x16.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 991,
						"regions":
						{
						},
						"selection":
						[
							[
								931,
								931
							]
						],
						"settings":
						{
							"auto_name": "module regfile_16x16 (clk, rst, ra1, ra2, rd1, rd2",
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 276.0,
						"zoom_level": 1.0
					},
					"stack_index": 6,
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "program.archel",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 101,
						"regions":
						{
						},
						"selection":
						[
							[
								101,
								101
							]
						],
						"settings":
						{
							"auto_name": "0001000100000011",
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 7,
					"file": "tb_archel.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1385,
						"regions":
						{
						},
						"selection":
						[
							[
								1332,
								1332
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 1012.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 8,
					"file": "alu_cell.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 700,
						"regions":
						{
						},
						"selection":
						[
							[
								442,
								442
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 12,
					"type": "text"
				},
				{
					"buffer": 9,
					"file": ".gitignore",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 99,
						"regions":
						{
						},
						"selection":
						[
							[
								99,
								99
							]
						],
						"settings":
						{
							"syntax": "Packages/Git Formats/Git Ignore.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 7,
					"type": "text"
				},
				{
					"buffer": 10,
					"file": "mux_16_4.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 358,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 14,
					"type": "text"
				},
				{
					"buffer": 11,
					"file": "alu_cell_last.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 744,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				},
				{
					"buffer": 12,
					"file": "control.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2276,
						"regions":
						{
						},
						"selection":
						[
							[
								236,
								236
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 13,
					"type": "text"
				},
				{
					"buffer": 13,
					"file": "debouncer.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 511,
						"regions":
						{
						},
						"selection":
						[
							[
								371,
								371
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				},
				{
					"buffer": 14,
					"file": "adder.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 249,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 32.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"output.hex_viewer_inspector":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "",
	"replace":
	{
		"height": 60.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 150.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
