<root><simulation><result_generated_time />2023-05-13 01:17:36<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 7, 'OX': 7, 'IY': 15, 'IX': 15, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 576}<im2col_enable />False<total_MAC_operation />254016<total_data_size_element />{'W': 5184, 'I': 129600, 'O': 28224}<total_data_reuse />{'W': 49, 'I': 1.96, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'FY_3', 'K_4']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [21, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('C', 1), ('FY', 3), ('K', 1)], [('C', 1)]], [], []]<I />[[[('K', 1)], []], [[('C', 1), ('FY', 3)], [('C', 1), ('OY', 7)]], [], []]<O />[[[('C', 1), ('FY', 3)], [('C', 1)]], [[('K', 1)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FX', 3)], [], []]<I />[[('OX', 7), ('FX', 3)], [], []]<O />[[('OX', 7), ('FX', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [2.33, 0.84, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [120, 1800, 1800], 'O': [56, 392, 392], 'O_partial': [56, 0, 0], 'O_final': [0, 392, 392]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.23, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.0, 0.0], 'I': [0.23, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [120, 1800, 1800], 'O': [56, 392, 392], 'O_partial': [56, 0, 0], 'O_final': [0, 392, 392]}<total_unit_count />{'W': [21, 3, 1, 1], 'I': [21, 21, 1, 1], 'O': [21, 7, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [9, 15, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [2.3333333333333335, 1.4, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5184, 5184], [5184, 5184], [5184, 0]]<I />[[152064, 181440], [129600, 129600], [129600, 0]]<O />[[(56448, 84672), (28224, 0)], [(0, 28224), (28224, 0)], [(0, 28224), (0, 0)]]<O_partial />[[(56448, 84672), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (28224, 0)], [(0, 28224), (28224, 0)], [(0, 28224), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[648, 648], [81, 81], [20, 0]]<I />[[19008, 22680], [2025, 2025], [506, 0]]<O />[[(7056, 10584), (3528, 0)], [(0, 441), (441, 0)], [(0, 110), (0, 0)]]<O_partial />[([7056, 10584], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [3528, 0]), ([0, 441], [441, 0]), ([0, 110], [0, 0])]</mem_access_count_word><mac_count><active />254016<idle />12132288</mac_count></basic_info><energy><total_energy />1163268.7<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[0.0, 403.2, 691.1999999999999]<O />[0.0, 115.2, 172.79999999999998]</mem_energy_breakdown><MAC_energy><active_MAC />555279.0<idle_MAC />606614.4<total />1161893.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0154<utilization_without_data_loading />0.0205<utilization_spatial />0.0205<utilization_temporal_with_data_loading />0.75<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />16128<latency_cycle_without_data_loading />12096<ideal_computing_cycle />12096<data_loading><load_cycle_total />4032<load_cycle_individual />{'W': [576, 576, 0], 'I': [2304, 2304, 0]}<load_cycle_combined />{'W': 1152, 'I': 2880}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-11520], [-12096, -12096], [-12096, -12096]], 'I': [[-11520], [-12096, -12096], [-12096, -12096]], 'O': [[-12096], [-11520, -11520], [-11520, -12096]]}<mem_stall_cycle_shared />{'W': [[-11520], [-12096, 0], [0, 0]], 'I': [[-11520], [-12096, 0], [0, 0]], 'O': [[-12096], [-11520, -11520], [-11520, -12096]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [120, 1800, 1800], 'O': [56, 392, 392], 'O_partial': [56, 0, 0], 'O_final': [0, 392, 392]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [1800, 1800, 1800], 'O': [392, 392, 392]}<loop_cycles_each_level />{'W': [21, 21, 21], 'I': [21, 21, 21], 'O': [21, 21, 21]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [3.4, 3.4], [3.4, 3.4]], 'I': [[4.8, 5.7], [85.7, 85.7], [85.7, 85.7]], 'O': [[8.0, 2.7], [18.7, 18.7], [18.7, 18.7]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [3.4, 3.4], [3.4, 3.4]], 'I': [[4.8, 17.1], [257.1, 85.7], [85.7, 85.7]], 'O': [[8.0, 8.0], [56.0, 18.7], [18.7, 18.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [3.4, 3.4], [3.4, 0]], 'I': [[4.8, 5.7], [85.7, 85.7], [85.7, 0]], 'O': [[8.0, 2.7], [18.7, 18.7], [18.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [107.8, 107.8], [89.1, 18.7]], 'I': [[4.8, 5.7], [107.8, 107.8], [89.1, 18.7]], 'O': [[8.0, 2.7], [107.8, 107.8], [89.1, 18.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 21], [21, 21, 1], [21, 21, 1]], 'I': [[1, 1, 21], [21, 21, 1], [21, 21, 1]], 'O': [[1, 1, 21], [21, 21, 1], [21, 21, 1]]}<trans_time_real />{'W': [[0, 1, 21], [[0, 21, 1], [0, 21, 1]], [[0, 21, 1], [0, 21, 1]]], 'I': [[0, 1, 21], [[2, 21, 1], [4, 21, 1]], [[4, 21, 1], [1, 21, 1]]], 'O': [[0, 1, 21], [[1, 21, 1], [1, 21, 1]], [[1, 21, 1], [0, 21, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, -21], [-21, -21]], 'I': [[-1], [-19, -17], [-17, -20]], 'O': [[-1], [-20, -20], [-20, -21]]}<single_stall_count />{'W': [20, 0, 0], 'I': [20, 0, 0], 'O': [21, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1, 1]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-21, -21], [-20, -21]], 1: [[-21, -21], [-20, -20]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.3<mem_area />120.3<mem_area_percentage />99.2 %</area></results><elapsed_time_second />0</simulation></root>