# General (no section) â€“ part must stay at top
part=xck26-sfvc784-2LV-c

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=dti_core_ovr
clock=200
clock_uncertainty=2%

# Design sources
syn.file=./source/dti_core_ovr.cpp
syn.file=./source/hls_stub.h
syn.file=./source/step_propagators.cpp
syn.file=./source/step_propagators.h

# Testbench files
tb.file=./testbench/step_propagators_tb.cpp
tb.file=./testbench/test_utils.cpp
tb.file=./testbench/test_utils.h
tb.file=./testbench/validation_data_main
